
robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b054  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  0800b168  0800b168  0001b168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b830  0800b830  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b830  0800b830  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b830  0800b830  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b830  0800b830  0001b830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b834  0800b834  0001b834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b838  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d0  200001d8  0800ba10  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ba8  0800ba10  00020ba8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f4ba  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ae7  00000000  00000000  0003f6fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000b00c  00000000  00000000  000441e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010d0  00000000  00000000  0004f1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011e4  00000000  00000000  000502c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001c055  00000000  00000000  000514ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000232e8  00000000  00000000  0006d501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00095220  00000000  00000000  000907e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004a3c  00000000  00000000  00125a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  0012a448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b14c 	.word	0x0800b14c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800b14c 	.word	0x0800b14c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_f2iz>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800112c:	d30f      	bcc.n	800114e <__aeabi_f2iz+0x2a>
 800112e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001132:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001136:	d90d      	bls.n	8001154 <__aeabi_f2iz+0x30>
 8001138:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800113c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001140:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001144:	fa23 f002 	lsr.w	r0, r3, r2
 8001148:	bf18      	it	ne
 800114a:	4240      	negne	r0, r0
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr
 8001154:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001158:	d101      	bne.n	800115e <__aeabi_f2iz+0x3a>
 800115a:	0242      	lsls	r2, r0, #9
 800115c:	d105      	bne.n	800116a <__aeabi_f2iz+0x46>
 800115e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001162:	bf08      	it	eq
 8001164:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	4605      	mov	r5, r0
 8001174:	460c      	mov	r4, r1
 8001176:	2200      	movs	r2, #0
 8001178:	2300      	movs	r3, #0
 800117a:	4628      	mov	r0, r5
 800117c:	4621      	mov	r1, r4
 800117e:	f7ff fc27 	bl	80009d0 <__aeabi_dcmplt>
 8001182:	b928      	cbnz	r0, 8001190 <__aeabi_d2lz+0x20>
 8001184:	4628      	mov	r0, r5
 8001186:	4621      	mov	r1, r4
 8001188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800118c:	f000 b80a 	b.w	80011a4 <__aeabi_d2ulz>
 8001190:	4628      	mov	r0, r5
 8001192:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001196:	f000 f805 	bl	80011a4 <__aeabi_d2ulz>
 800119a:	4240      	negs	r0, r0
 800119c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a0:	bd38      	pop	{r3, r4, r5, pc}
 80011a2:	bf00      	nop

080011a4 <__aeabi_d2ulz>:
 80011a4:	b5d0      	push	{r4, r6, r7, lr}
 80011a6:	2200      	movs	r2, #0
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <__aeabi_d2ulz+0x34>)
 80011aa:	4606      	mov	r6, r0
 80011ac:	460f      	mov	r7, r1
 80011ae:	f7ff f99d 	bl	80004ec <__aeabi_dmul>
 80011b2:	f7ff fc73 	bl	8000a9c <__aeabi_d2uiz>
 80011b6:	4604      	mov	r4, r0
 80011b8:	f7ff f91e 	bl	80003f8 <__aeabi_ui2d>
 80011bc:	2200      	movs	r2, #0
 80011be:	4b07      	ldr	r3, [pc, #28]	; (80011dc <__aeabi_d2ulz+0x38>)
 80011c0:	f7ff f994 	bl	80004ec <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4630      	mov	r0, r6
 80011ca:	4639      	mov	r1, r7
 80011cc:	f7fe ffd6 	bl	800017c <__aeabi_dsub>
 80011d0:	f7ff fc64 	bl	8000a9c <__aeabi_d2uiz>
 80011d4:	4621      	mov	r1, r4
 80011d6:	bdd0      	pop	{r4, r6, r7, pc}
 80011d8:	3df00000 	.word	0x3df00000
 80011dc:	41f00000 	.word	0x41f00000

080011e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011e2:	4811      	ldr	r0, [pc, #68]	; (8001228 <MX_ADC1_Init+0x48>)
 80011e4:	4a11      	ldr	r2, [pc, #68]	; (800122c <MX_ADC1_Init+0x4c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80011e6:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 80011e8:	2401      	movs	r4, #1
  hadc1.Instance = ADC1;
 80011ea:	6002      	str	r2, [r0, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ec:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 80011f0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80011f4:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011f6:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011f8:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011fa:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fc:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011fe:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001200:	6104      	str	r4, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001202:	f002 f993 	bl	800352c <HAL_ADC_Init>
 8001206:	b108      	cbz	r0, 800120c <MX_ADC1_Init+0x2c>
  {
    Error_Handler();
 8001208:	f000 fa52 	bl	80016b0 <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800120c:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800120e:	4806      	ldr	r0, [pc, #24]	; (8001228 <MX_ADC1_Init+0x48>)
 8001210:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001212:	e9cd 4401 	strd	r4, r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001216:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001218:	f002 f842 	bl	80032a0 <HAL_ADC_ConfigChannel>
 800121c:	b108      	cbz	r0, 8001222 <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 800121e:	f000 fa47 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001222:	b004      	add	sp, #16
 8001224:	bd10      	pop	{r4, pc}
 8001226:	bf00      	nop
 8001228:	200001f4 	.word	0x200001f4
 800122c:	40012400 	.word	0x40012400

08001230 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001230:	b510      	push	{r4, lr}
 8001232:	4604      	mov	r4, r0
 8001234:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	2210      	movs	r2, #16
 8001238:	2100      	movs	r1, #0
 800123a:	a802      	add	r0, sp, #8
 800123c:	f007 f832 	bl	80082a4 <memset>
  if(adcHandle->Instance==ADC1)
 8001240:	6822      	ldr	r2, [r4, #0]
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_ADC_MspInit+0x64>)
 8001244:	429a      	cmp	r2, r3
 8001246:	d123      	bne.n	8001290 <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001248:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800124c:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BATTERY_VOLTAGE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800124e:	4812      	ldr	r0, [pc, #72]	; (8001298 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001254:	619a      	str	r2, [r3, #24]
 8001256:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8001258:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800125a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800125e:	9200      	str	r2, [sp, #0]
 8001260:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	699a      	ldr	r2, [r3, #24]
 8001264:	f042 0204 	orr.w	r2, r2, #4
 8001268:	619a      	str	r2, [r3, #24]
 800126a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126c:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001276:	2303      	movs	r3, #3
 8001278:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800127c:	f002 fbaa 	bl	80039d4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001280:	2012      	movs	r0, #18
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	f002 f9e3 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800128a:	2012      	movs	r0, #18
 800128c:	f002 fa10 	bl	80036b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001290:	b006      	add	sp, #24
 8001292:	bd10      	pop	{r4, pc}
 8001294:	40012400 	.word	0x40012400
 8001298:	40010800 	.word	0x40010800

0800129c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800129c:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <MX_DMA_Init+0x4c>)
{
 800129e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012a0:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80012a2:	2103      	movs	r1, #3
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012a4:	f042 0201 	orr.w	r2, r2, #1
 80012a8:	615a      	str	r2, [r3, #20]
 80012aa:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80012ac:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80012b4:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012b6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80012b8:	f002 f9ca 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80012bc:	200e      	movs	r0, #14
 80012be:	f002 f9f7 	bl	80036b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2103      	movs	r1, #3
 80012c6:	200f      	movs	r0, #15
 80012c8:	f002 f9c2 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80012cc:	200f      	movs	r0, #15
 80012ce:	f002 f9ef 	bl	80036b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2101      	movs	r1, #1
 80012d6:	2011      	movs	r0, #17
 80012d8:	f002 f9ba 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80012dc:	2011      	movs	r0, #17

}
 80012de:	b003      	add	sp, #12
 80012e0:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80012e4:	f002 b9e4 	b.w	80036b0 <HAL_NVIC_EnableIRQ>
 80012e8:	40021000 	.word	0x40021000

080012ec <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	2210      	movs	r2, #16
{
 80012ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012f2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	eb0d 0002 	add.w	r0, sp, r2
 80012f8:	2100      	movs	r1, #0
 80012fa:	f006 ffd3 	bl	80082a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <MX_GPIO_Init+0xe4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001300:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80013d4 <MX_GPIO_Init+0xe8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001304:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8001306:	4d34      	ldr	r5, [pc, #208]	; (80013d8 <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001308:	f042 0210 	orr.w	r2, r2, #16
 800130c:	619a      	str	r2, [r3, #24]
 800130e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001310:	4648      	mov	r0, r9
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	f002 0210 	and.w	r2, r2, #16
 8001316:	9200      	str	r2, [sp, #0]
 8001318:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800131c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001320:	f042 0220 	orr.w	r2, r2, #32
 8001324:	619a      	str	r2, [r3, #24]
 8001326:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8001328:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80013dc <MX_GPIO_Init+0xf0>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800132c:	f002 0220 	and.w	r2, r2, #32
 8001330:	9201      	str	r2, [sp, #4]
 8001332:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001338:	f042 0204 	orr.w	r2, r2, #4
 800133c:	619a      	str	r2, [r3, #24]
 800133e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	f002 0204 	and.w	r2, r2, #4
 8001346:	9202      	str	r2, [sp, #8]
 8001348:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134c:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	f042 0208 	orr.w	r2, r2, #8
 8001352:	619a      	str	r2, [r3, #24]
 8001354:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001356:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	9303      	str	r3, [sp, #12]
 800135e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001360:	f002 fc12 	bl	8003b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8001364:	4628      	mov	r0, r5
 8001366:	2200      	movs	r2, #0
 8001368:	2108      	movs	r1, #8
 800136a:	f002 fc0d 	bl	8003b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);
 800136e:	4628      	mov	r0, r5
 8001370:	2201      	movs	r2, #1
 8001372:	2180      	movs	r1, #128	; 0x80
 8001374:	f002 fc08 	bl	8003b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	4640      	mov	r0, r8
 800137c:	2102      	movs	r1, #2
 800137e:	f002 fc03 	bl	8003b88 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001386:	4648      	mov	r0, r9
 8001388:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001392:	f002 fb1f 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIR1_Pin|ENABLE_Pin;
 8001396:	2388      	movs	r3, #136	; 0x88
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	4628      	mov	r0, r5
 800139a:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f002 fb16 	bl	80039d4 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 80013a8:	4640      	mov	r0, r8
 80013aa:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ac:	e9cd 6704 	strd	r6, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 80013b4:	f002 fb0e 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLUE_STATE_Pin;
 80013b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLUE_STATE_GPIO_Port, &GPIO_InitStruct);
 80013bc:	4628      	mov	r0, r5
 80013be:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BLUE_STATE_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f002 fb05 	bl	80039d4 <HAL_GPIO_Init>

}
 80013ca:	b009      	add	sp, #36	; 0x24
 80013cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40011000 	.word	0x40011000
 80013d8:	40010800 	.word	0x40010800
 80013dc:	40010c00 	.word	0x40010c00

080013e0 <saturation>:
extern robot_typedef robot;
extern uint8_t encoder_data_buffer[2];



void saturation(float min, float max, float* val){
 80013e0:	b570      	push	{r4, r5, r6, lr}
 80013e2:	4605      	mov	r5, r0
	if(*val > max) *val = max;
 80013e4:	6810      	ldr	r0, [r2, #0]
void saturation(float min, float max, float* val){
 80013e6:	460e      	mov	r6, r1
 80013e8:	4614      	mov	r4, r2
	if(*val > max) *val = max;
 80013ea:	f7ff fe91 	bl	8001110 <__aeabi_fcmpgt>
 80013ee:	b100      	cbz	r0, 80013f2 <saturation+0x12>
 80013f0:	6026      	str	r6, [r4, #0]
	if(*val < min) *val = min;
 80013f2:	4629      	mov	r1, r5
 80013f4:	6820      	ldr	r0, [r4, #0]
 80013f6:	f7ff fe6d 	bl	80010d4 <__aeabi_fcmplt>
 80013fa:	b100      	cbz	r0, 80013fe <saturation+0x1e>
 80013fc:	6025      	str	r5, [r4, #0]
}
 80013fe:	bd70      	pop	{r4, r5, r6, pc}

08001400 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001400:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001402:	480b      	ldr	r0, [pc, #44]	; (8001430 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 8001404:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <MX_I2C1_Init+0x34>)
 8001406:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <MX_I2C1_Init+0x38>)
 8001408:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800140c:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800140e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8001412:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001416:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800141e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001420:	f002 fdbe 	bl	8003fa0 <HAL_I2C_Init>
 8001424:	b118      	cbz	r0, 800142e <MX_I2C1_Init+0x2e>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800142a:	f000 b941 	b.w	80016b0 <Error_Handler>
}
 800142e:	bd08      	pop	{r3, pc}
 8001430:	20000268 	.word	0x20000268
 8001434:	40005400 	.word	0x40005400
 8001438:	000186a0 	.word	0x000186a0

0800143c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800143c:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800143e:	480b      	ldr	r0, [pc, #44]	; (800146c <MX_I2C2_Init+0x30>)
  hi2c2.Init.ClockSpeed = 100000;
 8001440:	4a0b      	ldr	r2, [pc, #44]	; (8001470 <MX_I2C2_Init+0x34>)
 8001442:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <MX_I2C2_Init+0x38>)
 8001444:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	2300      	movs	r3, #0
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800144a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 800144e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001452:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001456:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800145a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800145c:	f002 fda0 	bl	8003fa0 <HAL_I2C_Init>
 8001460:	b118      	cbz	r0, 800146a <MX_I2C2_Init+0x2e>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001462:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001466:	f000 b923 	b.w	80016b0 <Error_Handler>
}
 800146a:	bd08      	pop	{r3, pc}
 800146c:	200002bc 	.word	0x200002bc
 8001470:	40005800 	.word	0x40005800
 8001474:	000186a0 	.word	0x000186a0

08001478 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	2210      	movs	r2, #16
{
 800147a:	b530      	push	{r4, r5, lr}
 800147c:	4605      	mov	r5, r0
 800147e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	eb0d 0002 	add.w	r0, sp, r2
 8001484:	2100      	movs	r1, #0
 8001486:	f006 ff0d 	bl	80082a4 <memset>
  if(i2cHandle->Instance==I2C1)
 800148a:	682b      	ldr	r3, [r5, #0]
 800148c:	4a2f      	ldr	r2, [pc, #188]	; (800154c <HAL_I2C_MspInit+0xd4>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d132      	bne.n	80014f8 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	4c2f      	ldr	r4, [pc, #188]	; (8001550 <HAL_I2C_MspInit+0xd8>)
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001494:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	482e      	ldr	r0, [pc, #184]	; (8001554 <HAL_I2C_MspInit+0xdc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	f043 0308 	orr.w	r3, r3, #8
 800149e:	61a3      	str	r3, [r4, #24]
 80014a0:	69a3      	ldr	r3, [r4, #24]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014aa:	2312      	movs	r3, #18
 80014ac:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f002 fa8d 	bl	80039d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ba:	69e3      	ldr	r3, [r4, #28]
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014bc:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014c2:	61e3      	str	r3, [r4, #28]
 80014c4:	69e3      	ldr	r3, [r4, #28]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014c6:	4824      	ldr	r0, [pc, #144]	; (8001558 <HAL_I2C_MspInit+0xe0>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014cc:	9301      	str	r3, [sp, #4]
 80014ce:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014d0:	2300      	movs	r3, #0
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80014d2:	4c22      	ldr	r4, [pc, #136]	; (800155c <HAL_I2C_MspInit+0xe4>)
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014d4:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80014d8:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014da:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80014de:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e2:	60a3      	str	r3, [r4, #8]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014e4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80014e6:	f002 f905 	bl	80036f4 <HAL_DMA_Init>
 80014ea:	b108      	cbz	r0, 80014f0 <HAL_I2C_MspInit+0x78>
    {
      Error_Handler();
 80014ec:	f000 f8e0 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80014f0:	63ac      	str	r4, [r5, #56]	; 0x38
 80014f2:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80014f4:	b009      	add	sp, #36	; 0x24
 80014f6:	bd30      	pop	{r4, r5, pc}
  else if(i2cHandle->Instance==I2C2)
 80014f8:	4a19      	ldr	r2, [pc, #100]	; (8001560 <HAL_I2C_MspInit+0xe8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d1fa      	bne.n	80014f4 <HAL_I2C_MspInit+0x7c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	4c14      	ldr	r4, [pc, #80]	; (8001550 <HAL_I2C_MspInit+0xd8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001500:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001506:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001508:	f043 0308 	orr.w	r3, r3, #8
 800150c:	61a3      	str	r3, [r4, #24]
 800150e:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001510:	4810      	ldr	r0, [pc, #64]	; (8001554 <HAL_I2C_MspInit+0xdc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	f003 0308 	and.w	r3, r3, #8
 8001516:	9302      	str	r3, [sp, #8]
 8001518:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800151a:	2312      	movs	r3, #18
 800151c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001520:	2303      	movs	r3, #3
 8001522:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001524:	f002 fa56 	bl	80039d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001528:	2200      	movs	r2, #0
    __HAL_RCC_I2C2_CLK_ENABLE();
 800152a:	69e3      	ldr	r3, [r4, #28]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800152c:	4611      	mov	r1, r2
    __HAL_RCC_I2C2_CLK_ENABLE();
 800152e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001532:	61e3      	str	r3, [r4, #28]
 8001534:	69e3      	ldr	r3, [r4, #28]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001536:	2021      	movs	r0, #33	; 0x21
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001538:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800153c:	9303      	str	r3, [sp, #12]
 800153e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001540:	f002 f886 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001544:	2021      	movs	r0, #33	; 0x21
 8001546:	f002 f8b3 	bl	80036b0 <HAL_NVIC_EnableIRQ>
}
 800154a:	e7d3      	b.n	80014f4 <HAL_I2C_MspInit+0x7c>
 800154c:	40005400 	.word	0x40005400
 8001550:	40021000 	.word	0x40021000
 8001554:	40010c00 	.word	0x40010c00
 8001558:	40020080 	.word	0x40020080
 800155c:	20000224 	.word	0x20000224
 8001560:	40005800 	.word	0x40005800

08001564 <filter_init>:
#include "low_pass_filter.h"


filter_typedef filter_init(float alpha){
	filter_typedef f = {alpha, 0, 1};
	return f;
 8001564:	2200      	movs	r2, #0
 8001566:	6042      	str	r2, [r0, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	6001      	str	r1, [r0, #0]
 800156c:	7202      	strb	r2, [r0, #8]
}
 800156e:	4770      	bx	lr

08001570 <filter>:


float filter(filter_typedef* filter, float new_value){
 8001570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(filter->reset){
 8001572:	7a03      	ldrb	r3, [r0, #8]
float filter(filter_typedef* filter, float new_value){
 8001574:	4605      	mov	r5, r0
 8001576:	460c      	mov	r4, r1
	if(filter->reset){
 8001578:	b123      	cbz	r3, 8001584 <filter+0x14>
		filter->reset = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	7203      	strb	r3, [r0, #8]
	else{
		float filtered_value = (filter->alpha) * new_value + (1 - filter->alpha) * filter->prev_value;
		filter->prev_value = filtered_value;
		return filtered_value;
	}
}
 800157e:	4620      	mov	r0, r4
		filter->prev_value = new_value;
 8001580:	606c      	str	r4, [r5, #4]
}
 8001582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		float filtered_value = (filter->alpha) * new_value + (1 - filter->alpha) * filter->prev_value;
 8001584:	6807      	ldr	r7, [r0, #0]
 8001586:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800158a:	4639      	mov	r1, r7
 800158c:	f7ff fafa 	bl	8000b84 <__aeabi_fsub>
 8001590:	6869      	ldr	r1, [r5, #4]
 8001592:	f7ff fc01 	bl	8000d98 <__aeabi_fmul>
 8001596:	4621      	mov	r1, r4
 8001598:	4606      	mov	r6, r0
 800159a:	4638      	mov	r0, r7
 800159c:	f7ff fbfc 	bl	8000d98 <__aeabi_fmul>
 80015a0:	4601      	mov	r1, r0
 80015a2:	4630      	mov	r0, r6
 80015a4:	f7ff faf0 	bl	8000b88 <__addsf3>
 80015a8:	4604      	mov	r4, r0
		return filtered_value;
 80015aa:	e7e8      	b.n	800157e <filter+0xe>

080015ac <reset_filter>:


void reset_filter(filter_typedef* filter){
	filter->reset = 1;
 80015ac:	2301      	movs	r3, #1
 80015ae:	7203      	strb	r3, [r0, #8]
}
 80015b0:	4770      	bx	lr
	...

080015b4 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN PFP */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015b4:	4603      	mov	r3, r0
 80015b6:	b507      	push	{r0, r1, r2, lr}
	if(htim == stepper1.htim){
 80015b8:	4814      	ldr	r0, [pc, #80]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x58>)
 80015ba:	6802      	ldr	r2, [r0, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d104      	bne.n	80015ca <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_I2C_Mem_Read_IT(&hi2c2, 0x6C, 0x0C, 1, encoder_data_buffer, 2);
	}
	else if(htim == &htim1){
		HAL_ADC_Start_IT(&hadc1);
	}
}
 80015c0:	b003      	add	sp, #12
 80015c2:	f85d eb04 	ldr.w	lr, [sp], #4
		stepper_update(&stepper2);
 80015c6:	f000 bf82 	b.w	80024ce <stepper_update>
	else if(htim == stepper2.htim){
 80015ca:	4811      	ldr	r0, [pc, #68]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80015cc:	6802      	ldr	r2, [r0, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d0f6      	beq.n	80015c0 <HAL_TIM_PeriodElapsedCallback+0xc>
	else if (htim == &htim4){
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d110      	bne.n	80015fa <HAL_TIM_PeriodElapsedCallback+0x46>
		mpu_get_data_x_angle_DMA(robot.mpu);
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	f000 fb10 	bl	8001c00 <mpu_get_data_x_angle_DMA>
		HAL_I2C_Mem_Read_IT(&hi2c2, 0x6C, 0x0C, 1, encoder_data_buffer, 2);
 80015e0:	2302      	movs	r3, #2
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	216c      	movs	r1, #108	; 0x6c
 80015ec:	2301      	movs	r3, #1
 80015ee:	480c      	ldr	r0, [pc, #48]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80015f0:	f002 ff52 	bl	8004498 <HAL_I2C_Mem_Read_IT>
}
 80015f4:	b003      	add	sp, #12
 80015f6:	f85d fb04 	ldr.w	pc, [sp], #4
	else if(htim == &htim1){
 80015fa:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d1f9      	bne.n	80015f4 <HAL_TIM_PeriodElapsedCallback+0x40>
		HAL_ADC_Start_IT(&hadc1);
 8001600:	4809      	ldr	r0, [pc, #36]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x74>)
}
 8001602:	b003      	add	sp, #12
 8001604:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_ADC_Start_IT(&hadc1);
 8001608:	f001 bf04 	b.w	8003414 <HAL_ADC_Start_IT>
 800160c:	20000314 	.word	0x20000314
 8001610:	20000340 	.word	0x20000340
 8001614:	20000940 	.word	0x20000940
 8001618:	20000814 	.word	0x20000814
 800161c:	20000310 	.word	0x20000310
 8001620:	200002bc 	.word	0x200002bc
 8001624:	20000868 	.word	0x20000868
 8001628:	200001f4 	.word	0x200001f4
 800162c:	00000000 	.word	0x00000000

08001630 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
	if(hadc == &hadc1){
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <HAL_ADC_ConvCpltCallback+0x70>)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001632:	b510      	push	{r4, lr}
	if(hadc == &hadc1){
 8001634:	4283      	cmp	r3, r0
 8001636:	d12a      	bne.n	800168e <HAL_ADC_ConvCpltCallback+0x5e>
		robot.battery_voltage = HAL_ADC_GetValue(&hadc1) * 0.0045934;
 8001638:	f001 fdbc 	bl	80031b4 <HAL_ADC_GetValue>
 800163c:	f7fe fedc 	bl	80003f8 <__aeabi_ui2d>
 8001640:	a313      	add	r3, pc, #76	; (adr r3, 8001690 <HAL_ADC_ConvCpltCallback+0x60>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ff51 	bl	80004ec <__aeabi_dmul>
 800164a:	f7ff fa47 	bl	8000adc <__aeabi_d2f>
 800164e:	4c15      	ldr	r4, [pc, #84]	; (80016a4 <HAL_ADC_ConvCpltCallback+0x74>)
 8001650:	6160      	str	r0, [r4, #20]
		if(robot.battery_voltage < 10.8){
 8001652:	f7fe fef3 	bl	800043c <__aeabi_f2d>
 8001656:	a310      	add	r3, pc, #64	; (adr r3, 8001698 <HAL_ADC_ConvCpltCallback+0x68>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f7ff f9b8 	bl	80009d0 <__aeabi_dcmplt>
 8001660:	b168      	cbz	r0, 800167e <HAL_ADC_ConvCpltCallback+0x4e>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001666:	4810      	ldr	r0, [pc, #64]	; (80016a8 <HAL_ADC_ConvCpltCallback+0x78>)
 8001668:	f002 fa93 	bl	8003b92 <HAL_GPIO_TogglePin>
			if(robot.battery_voltage < 10.5){
 800166c:	490f      	ldr	r1, [pc, #60]	; (80016ac <HAL_ADC_ConvCpltCallback+0x7c>)
 800166e:	6960      	ldr	r0, [r4, #20]
 8001670:	f7ff fd30 	bl	80010d4 <__aeabi_fcmplt>
 8001674:	b158      	cbz	r0, 800168e <HAL_ADC_ConvCpltCallback+0x5e>
		else{
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
		}

	}
}
 8001676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				robot_stop();
 800167a:	f000 bc31 	b.w	8001ee0 <robot_stop>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800167e:	2201      	movs	r2, #1
}
 8001680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001684:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001688:	4807      	ldr	r0, [pc, #28]	; (80016a8 <HAL_ADC_ConvCpltCallback+0x78>)
 800168a:	f002 ba7d 	b.w	8003b88 <HAL_GPIO_WritePin>
}
 800168e:	bd10      	pop	{r4, pc}
 8001690:	6c706ba3 	.word	0x6c706ba3
 8001694:	3f72d087 	.word	0x3f72d087
 8001698:	9999999a 	.word	0x9999999a
 800169c:	40259999 	.word	0x40259999
 80016a0:	200001f4 	.word	0x200001f4
 80016a4:	20000814 	.word	0x20000814
 80016a8:	40011000 	.word	0x40011000
 80016ac:	41280000 	.word	0x41280000

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  robot_stop();
 80016b2:	f000 fc15 	bl	8001ee0 <robot_stop>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b6:	b672      	cpsid	i

  __disable_irq();
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <Error_Handler+0x8>

080016ba <SystemClock_Config>:
{
 80016ba:	b510      	push	{r4, lr}
 80016bc:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016be:	2214      	movs	r2, #20
 80016c0:	2100      	movs	r1, #0
 80016c2:	a80c      	add	r0, sp, #48	; 0x30
 80016c4:	f006 fdee 	bl	80082a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c8:	2214      	movs	r2, #20
 80016ca:	2100      	movs	r1, #0
 80016cc:	eb0d 0002 	add.w	r0, sp, r2
 80016d0:	f006 fde8 	bl	80082a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	a801      	add	r0, sp, #4
 80016da:	f006 fde3 	bl	80082a4 <memset>
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016de:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016e4:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016e6:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016f6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f8:	f003 fe7e 	bl	80053f8 <HAL_RCC_OscConfig>
 80016fc:	b108      	cbz	r0, 8001702 <SystemClock_Config+0x48>
    Error_Handler();
 80016fe:	f7ff ffd7 	bl	80016b0 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001702:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001704:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001708:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170c:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170e:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001712:	4621      	mov	r1, r4
 8001714:	a805      	add	r0, sp, #20
 8001716:	f004 f831 	bl	800577c <HAL_RCC_ClockConfig>
 800171a:	2800      	cmp	r0, #0
 800171c:	d1ef      	bne.n	80016fe <SystemClock_Config+0x44>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800171e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001722:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001724:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001726:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001728:	f004 f8e4 	bl	80058f4 <HAL_RCCEx_PeriphCLKConfig>
 800172c:	2800      	cmp	r0, #0
 800172e:	d1e6      	bne.n	80016fe <SystemClock_Config+0x44>
}
 8001730:	b014      	add	sp, #80	; 0x50
 8001732:	bd10      	pop	{r4, pc}
 8001734:	0000      	movs	r0, r0
	...

08001738 <main>:
{
 8001738:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800173c:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
  HAL_Init();
 8001740:	f001 fd02 	bl	8003148 <HAL_Init>
  stepper_init(&stepper1, &htim2, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001744:	f241 7870 	movw	r8, #6000	; 0x1770
  SystemClock_Config();
 8001748:	f7ff ffb7 	bl	80016ba <SystemClock_Config>
  MX_GPIO_Init();
 800174c:	f7ff fdce 	bl	80012ec <MX_GPIO_Init>
  MX_DMA_Init();
 8001750:	f7ff fda4 	bl	800129c <MX_DMA_Init>
  MX_I2C1_Init();
 8001754:	f7ff fe54 	bl	8001400 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001758:	f001 f8a8 	bl	80028ac <MX_TIM2_Init>
  MX_TIM3_Init();
 800175c:	f001 f8f6 	bl	800294c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001760:	f001 fa92 	bl	8002c88 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001764:	f7ff fe6a 	bl	800143c <MX_I2C2_Init>
  MX_TIM4_Init();
 8001768:	f000 ffd2 	bl	8002710 <MX_TIM4_Init>
  MX_ADC1_Init();
 800176c:	f7ff fd38 	bl	80011e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001770:	f000 ff98 	bl	80026a4 <MX_TIM1_Init>
  stepper_init(&stepper1, &htim2, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001774:	f04f 33ff 	mov.w	r3, #4294967295
 8001778:	2580      	movs	r5, #128	; 0x80
 800177a:	e9cd 8303 	strd	r8, r3, [sp, #12]
 800177e:	2308      	movs	r3, #8
 8001780:	4c77      	ldr	r4, [pc, #476]	; (8001960 <main+0x228>)
 8001782:	4f78      	ldr	r7, [pc, #480]	; (8001964 <main+0x22c>)
 8001784:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	4623      	mov	r3, r4
 800178c:	4638      	mov	r0, r7
 800178e:	4976      	ldr	r1, [pc, #472]	; (8001968 <main+0x230>)
 8001790:	9500      	str	r5, [sp, #0]
 8001792:	f000 fe6b 	bl	800246c <stepper_init>
  stepper_init(&stepper2, &htim3, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001796:	2301      	movs	r3, #1
 8001798:	e9cd 8303 	strd	r8, r3, [sp, #12]
 800179c:	f04f 0802 	mov.w	r8, #2
 80017a0:	4b72      	ldr	r3, [pc, #456]	; (800196c <main+0x234>)
 80017a2:	4e73      	ldr	r6, [pc, #460]	; (8001970 <main+0x238>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	4630      	mov	r0, r6
 80017a8:	e9cd 3801 	strd	r3, r8, [sp, #4]
 80017ac:	4971      	ldr	r1, [pc, #452]	; (8001974 <main+0x23c>)
 80017ae:	4623      	mov	r3, r4
 80017b0:	9500      	str	r5, [sp, #0]
  mpu6050_typedef mpu = mpu_init(&hi2c1, 0xD0);
 80017b2:	ac36      	add	r4, sp, #216	; 0xd8
  stepper_init(&stepper2, &htim3, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 80017b4:	f000 fe5a 	bl	800246c <stepper_init>
  mpu6050_typedef mpu = mpu_init(&hi2c1, 0xD0);
 80017b8:	22d0      	movs	r2, #208	; 0xd0
 80017ba:	4620      	mov	r0, r4
 80017bc:	496e      	ldr	r1, [pc, #440]	; (8001978 <main+0x240>)
 80017be:	f000 f996 	bl	8001aee <mpu_init>
  if(mpu_who_am_i(&mpu) != HAL_OK){
 80017c2:	4620      	mov	r0, r4
 80017c4:	f000 f98b 	bl	8001ade <mpu_who_am_i>
 80017c8:	4605      	mov	r5, r0
 80017ca:	b198      	cbz	r0, 80017f4 <main+0xbc>
		  printf("Error while connecting to mpu 6050\n");
 80017cc:	4e6b      	ldr	r6, [pc, #428]	; (800197c <main+0x244>)
		  mpu = mpu_init(&hi2c1, 0xD0);
 80017ce:	4d6a      	ldr	r5, [pc, #424]	; (8001978 <main+0x240>)
		  printf("Error while connecting to mpu 6050\n");
 80017d0:	4630      	mov	r0, r6
 80017d2:	f006 fc53 	bl	800807c <puts>
		  mpu = mpu_init(&hi2c1, 0xD0);
 80017d6:	4629      	mov	r1, r5
 80017d8:	a80a      	add	r0, sp, #40	; 0x28
 80017da:	22d0      	movs	r2, #208	; 0xd0
 80017dc:	f000 f987 	bl	8001aee <mpu_init>
 80017e0:	2250      	movs	r2, #80	; 0x50
 80017e2:	4620      	mov	r0, r4
 80017e4:	a90a      	add	r1, sp, #40	; 0x28
 80017e6:	f006 fe03 	bl	80083f0 <memcpy>
		  HAL_Delay(1000);
 80017ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ee:	f001 fccf 	bl	8003190 <HAL_Delay>
	  while(1){
 80017f2:	e7ed      	b.n	80017d0 <main+0x98>
  set_gyro_scale(&mpu, range_250);
 80017f4:	4601      	mov	r1, r0
 80017f6:	4620      	mov	r0, r4
 80017f8:	f000 f910 	bl	8001a1c <set_gyro_scale>
  set_accelerometer_scale(&mpu, range_2g);
 80017fc:	4629      	mov	r1, r5
 80017fe:	4620      	mov	r0, r4
 8001800:	f000 f934 	bl	8001a6c <set_accelerometer_scale>
  mpu_low_pass_filter(&mpu, Acc94Hz_Gyro98Hz);
 8001804:	4641      	mov	r1, r8
 8001806:	4620      	mov	r0, r4
 8001808:	f000 f958 	bl	8001abc <mpu_low_pass_filter>
  HAL_Delay(800);
 800180c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001810:	f001 fcbe 	bl	8003190 <HAL_Delay>
  mpu_gyro_calibration(&mpu);
 8001814:	4620      	mov	r0, r4
 8001816:	f000 fa03 	bl	8001c20 <mpu_gyro_calibration>
  user_function_typedef user_function_array[] = {
 800181a:	f44f 7290 	mov.w	r2, #288	; 0x120
 800181e:	4958      	ldr	r1, [pc, #352]	; (8001980 <main+0x248>)
 8001820:	a84a      	add	r0, sp, #296	; 0x128
 8001822:	f006 fde5 	bl	80083f0 <memcpy>
  uart_interface_init(&uart_interface, &huart1, &hdma_usart1_rx, user_function_array, sizeof(user_function_array) / sizeof(user_function_typedef));
 8001826:	230c      	movs	r3, #12
  pid_typedef angle_pid = pid_init(480, 6, 1200);
 8001828:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  uart_interface_init(&uart_interface, &huart1, &hdma_usart1_rx, user_function_array, sizeof(user_function_array) / sizeof(user_function_typedef));
 800182c:	4a55      	ldr	r2, [pc, #340]	; (8001984 <main+0x24c>)
 800182e:	4956      	ldr	r1, [pc, #344]	; (8001988 <main+0x250>)
 8001830:	4856      	ldr	r0, [pc, #344]	; (800198c <main+0x254>)
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	ab4a      	add	r3, sp, #296	; 0x128
 8001836:	f001 f8d9 	bl	80029ec <uart_interface_init>
  pid_typedef pos_pid = pid_init(0.007, 0.0000015, 0.3);
 800183a:	f10d 0998 	add.w	r9, sp, #152	; 0x98
  pid_typedef angle_pid = pid_init(480, 6, 1200);
 800183e:	4640      	mov	r0, r8
 8001840:	4b53      	ldr	r3, [pc, #332]	; (8001990 <main+0x258>)
 8001842:	4a54      	ldr	r2, [pc, #336]	; (8001994 <main+0x25c>)
 8001844:	4954      	ldr	r1, [pc, #336]	; (8001998 <main+0x260>)
 8001846:	f000 faf7 	bl	8001e38 <pid_init>
  pid_typedef target_speed_pid = pid_init(0.006, 0, 4.5);
 800184a:	ad2e      	add	r5, sp, #184	; 0xb8
  pid_typedef pos_pid = pid_init(0.007, 0.0000015, 0.3);
 800184c:	4648      	mov	r0, r9
 800184e:	4b53      	ldr	r3, [pc, #332]	; (800199c <main+0x264>)
 8001850:	4a53      	ldr	r2, [pc, #332]	; (80019a0 <main+0x268>)
 8001852:	4954      	ldr	r1, [pc, #336]	; (80019a4 <main+0x26c>)
 8001854:	f000 faf0 	bl	8001e38 <pid_init>
  robot.stepper1 = &stepper1;
 8001858:	f8df a14c 	ldr.w	sl, [pc, #332]	; 80019a8 <main+0x270>
  pid_typedef target_speed_pid = pid_init(0.006, 0, 4.5);
 800185c:	4b53      	ldr	r3, [pc, #332]	; (80019ac <main+0x274>)
 800185e:	2200      	movs	r2, #0
 8001860:	4953      	ldr	r1, [pc, #332]	; (80019b0 <main+0x278>)
 8001862:	4628      	mov	r0, r5
 8001864:	f000 fae8 	bl	8001e38 <pid_init>
  start_uart_interface(&uart_interface);
 8001868:	4848      	ldr	r0, [pc, #288]	; (800198c <main+0x254>)
  robot.stepper2 = &stepper2;
 800186a:	e9ca 7601 	strd	r7, r6, [sl, #4]
	  else if(fabs(robot.mpu->x_angle) > 0.7 && robot.control_on){
 800186e:	a738      	add	r7, pc, #224	; (adr r7, 8001950 <main+0x218>)
 8001870:	e9d7 6700 	ldrd	r6, r7, [r7]
  robot.angle_pid = &angle_pid;
 8001874:	e9ca 890a 	strd	r8, r9, [sl, #40]	; 0x28
	  if(fabsf(robot.mpu->x_angle) < 0.01 && !robot.control_on){
 8001878:	f20f 09dc 	addw	r9, pc, #220	; 0xdc
 800187c:	e9d9 8900 	ldrd	r8, r9, [r9]
  robot.mpu = &mpu;
 8001880:	f8ca 4000 	str.w	r4, [sl]
  robot.target_speed_pid = &target_speed_pid;
 8001884:	f8ca 5030 	str.w	r5, [sl, #48]	; 0x30
  start_uart_interface(&uart_interface);
 8001888:	f001 f8c8 	bl	8002a1c <start_uart_interface>
  HAL_TIM_Base_Start_IT(&htim4);
 800188c:	4849      	ldr	r0, [pc, #292]	; (80019b4 <main+0x27c>)
 800188e:	f004 f91f 	bl	8005ad0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8001892:	4849      	ldr	r0, [pc, #292]	; (80019b8 <main+0x280>)
	pos_filter = filter_init(0.1);
 8001894:	ac06      	add	r4, sp, #24
  HAL_TIM_Base_Start_IT(&htim1);
 8001896:	f004 f91b 	bl	8005ad0 <HAL_TIM_Base_Start_IT>
	pos_filter = filter_init(0.1);
 800189a:	4d48      	ldr	r5, [pc, #288]	; (80019bc <main+0x284>)
  HAL_Delay(50);
 800189c:	2032      	movs	r0, #50	; 0x32
 800189e:	f001 fc77 	bl	8003190 <HAL_Delay>
	pos_filter = filter_init(0.1);
 80018a2:	4620      	mov	r0, r4
 80018a4:	4946      	ldr	r1, [pc, #280]	; (80019c0 <main+0x288>)
 80018a6:	f7ff fe5d 	bl	8001564 <filter_init>
 80018aa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80018ae:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	speed_filter = filter_init(0.05);
 80018b2:	4d44      	ldr	r5, [pc, #272]	; (80019c4 <main+0x28c>)
 80018b4:	4620      	mov	r0, r4
 80018b6:	4944      	ldr	r1, [pc, #272]	; (80019c8 <main+0x290>)
 80018b8:	f7ff fe54 	bl	8001564 <filter_init>
 80018bc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80018c0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	target_angle_filter = filter_init(0.05);
 80018c4:	4d41      	ldr	r5, [pc, #260]	; (80019cc <main+0x294>)
 80018c6:	4620      	mov	r0, r4
 80018c8:	493f      	ldr	r1, [pc, #252]	; (80019c8 <main+0x290>)
 80018ca:	f7ff fe4b 	bl	8001564 <filter_init>
 80018ce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80018d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	robot_start();
 80018d6:	f000 fac7 	bl	8001e68 <robot_start>
	  start_uart_interface(&uart_interface);
 80018da:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800198c <main+0x254>
 80018de:	4658      	mov	r0, fp
 80018e0:	f001 f89c 	bl	8002a1c <start_uart_interface>
	  if(fabsf(robot.mpu->x_angle) < 0.01 && !robot.control_on){
 80018e4:	f8da 3000 	ldr.w	r3, [sl]
 80018e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80018ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80018ee:	f7fe fda5 	bl	800043c <__aeabi_f2d>
 80018f2:	4642      	mov	r2, r8
 80018f4:	464b      	mov	r3, r9
 80018f6:	4604      	mov	r4, r0
 80018f8:	460d      	mov	r5, r1
 80018fa:	f7ff f869 	bl	80009d0 <__aeabi_dcmplt>
 80018fe:	b178      	cbz	r0, 8001920 <main+0x1e8>
 8001900:	f89a 3034 	ldrb.w	r3, [sl, #52]	; 0x34
 8001904:	b9db      	cbnz	r3, 800193e <main+0x206>
		  robot_start();
 8001906:	f000 faaf 	bl	8001e68 <robot_start>
	  if(uart_interface.command_received_flag){
 800190a:	f89b 3286 	ldrb.w	r3, [fp, #646]	; 0x286
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0e5      	beq.n	80018de <main+0x1a6>
		  execute_received_command(&uart_interface);
 8001912:	4658      	mov	r0, fp
 8001914:	f001 f914 	bl	8002b40 <execute_received_command>
		  start_uart_interface(&uart_interface);
 8001918:	4658      	mov	r0, fp
 800191a:	f001 f87f 	bl	8002a1c <start_uart_interface>
 800191e:	e7de      	b.n	80018de <main+0x1a6>
	  else if(fabs(robot.mpu->x_angle) > 0.7 && robot.control_on){
 8001920:	4632      	mov	r2, r6
 8001922:	463b      	mov	r3, r7
 8001924:	4620      	mov	r0, r4
 8001926:	4629      	mov	r1, r5
 8001928:	f7ff f870 	bl	8000a0c <__aeabi_dcmpgt>
 800192c:	2800      	cmp	r0, #0
 800192e:	d0ec      	beq.n	800190a <main+0x1d2>
 8001930:	f89a 3034 	ldrb.w	r3, [sl, #52]	; 0x34
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0e8      	beq.n	800190a <main+0x1d2>
		  robot_stop();
 8001938:	f000 fad2 	bl	8001ee0 <robot_stop>
 800193c:	e7e5      	b.n	800190a <main+0x1d2>
	  else if(fabs(robot.mpu->x_angle) > 0.7 && robot.control_on){
 800193e:	4632      	mov	r2, r6
 8001940:	463b      	mov	r3, r7
 8001942:	4620      	mov	r0, r4
 8001944:	4629      	mov	r1, r5
 8001946:	f7ff f861 	bl	8000a0c <__aeabi_dcmpgt>
 800194a:	2800      	cmp	r0, #0
 800194c:	d0dd      	beq.n	800190a <main+0x1d2>
 800194e:	e7f3      	b.n	8001938 <main+0x200>
 8001950:	66666666 	.word	0x66666666
 8001954:	3fe66666 	.word	0x3fe66666
 8001958:	47ae147b 	.word	0x47ae147b
 800195c:	3f847ae1 	.word	0x3f847ae1
 8001960:	40010800 	.word	0x40010800
 8001964:	20000314 	.word	0x20000314
 8001968:	200008b0 	.word	0x200008b0
 800196c:	40010c00 	.word	0x40010c00
 8001970:	20000340 	.word	0x20000340
 8001974:	200008f8 	.word	0x200008f8
 8001978:	20000268 	.word	0x20000268
 800197c:	0800b288 	.word	0x0800b288
 8001980:	0800b168 	.word	0x0800b168
 8001984:	20000988 	.word	0x20000988
 8001988:	20000a10 	.word	0x20000a10
 800198c:	2000036c 	.word	0x2000036c
 8001990:	44960000 	.word	0x44960000
 8001994:	40c00000 	.word	0x40c00000
 8001998:	43f00000 	.word	0x43f00000
 800199c:	3e99999a 	.word	0x3e99999a
 80019a0:	35c9539c 	.word	0x35c9539c
 80019a4:	3be56042 	.word	0x3be56042
 80019a8:	20000814 	.word	0x20000814
 80019ac:	40900000 	.word	0x40900000
 80019b0:	3bc49ba6 	.word	0x3bc49ba6
 80019b4:	20000940 	.word	0x20000940
 80019b8:	20000868 	.word	0x20000868
 80019bc:	20000808 	.word	0x20000808
 80019c0:	3dcccccd 	.word	0x3dcccccd
 80019c4:	2000084c 	.word	0x2000084c
 80019c8:	3d4ccccd 	.word	0x3d4ccccd
 80019cc:	20000858 	.word	0x20000858

080019d0 <mpu_read_reg>:
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
}


static uint8_t mpu_read_reg(mpu6050_typedef *mpu, uint8_t reg)
{
 80019d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80019d2:	460a      	mov	r2, r1
	uint8_t tmp;
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, reg, 1, &tmp, 1, HAL_MAX_DELAY);
 80019d4:	2301      	movs	r3, #1
 80019d6:	f04f 31ff 	mov.w	r1, #4294967295
 80019da:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80019de:	f10d 0117 	add.w	r1, sp, #23
 80019e2:	9100      	str	r1, [sp, #0]
 80019e4:	7901      	ldrb	r1, [r0, #4]
 80019e6:	6800      	ldr	r0, [r0, #0]
 80019e8:	f002 fc12 	bl	8004210 <HAL_I2C_Mem_Read>
	return tmp;
}
 80019ec:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80019f0:	b007      	add	sp, #28
 80019f2:	f85d fb04 	ldr.w	pc, [sp], #4

080019f6 <mpu_write_reg>:
{
 80019f6:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
 80019f8:	2301      	movs	r3, #1
{
 80019fa:	f88d 2017 	strb.w	r2, [sp, #23]
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
 80019fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001a02:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8001a06:	f10d 0217 	add.w	r2, sp, #23
 8001a0a:	9200      	str	r2, [sp, #0]
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	7901      	ldrb	r1, [r0, #4]
 8001a10:	6800      	ldr	r0, [r0, #0]
 8001a12:	f002 fb6d 	bl	80040f0 <HAL_I2C_Mem_Write>
}
 8001a16:	b007      	add	sp, #28
 8001a18:	f85d fb04 	ldr.w	pc, [sp], #4

08001a1c <set_gyro_scale>:
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
}


void set_gyro_scale(mpu6050_typedef *mpu, gyro_range_typedef range)
{
 8001a1c:	b538      	push	{r3, r4, r5, lr}
 8001a1e:	460d      	mov	r5, r1
	uint8_t tmp = mpu_read_reg(mpu, GYRO_CONFIG);
 8001a20:	211b      	movs	r1, #27
{
 8001a22:	4604      	mov	r4, r0
	uint8_t tmp = mpu_read_reg(mpu, GYRO_CONFIG);
 8001a24:	f7ff ffd4 	bl	80019d0 <mpu_read_reg>
	tmp &= ~(3 << 3);
	tmp |= (range & 0x3) << 3;
 8001a28:	00eb      	lsls	r3, r5, #3
	tmp &= ~(3 << 3);
 8001a2a:	f000 02e7 	and.w	r2, r0, #231	; 0xe7
	tmp |= (range & 0x3) << 3;
 8001a2e:	f003 0318 	and.w	r3, r3, #24
	mpu_write_reg(mpu, GYRO_CONFIG, tmp);
 8001a32:	211b      	movs	r1, #27
 8001a34:	4620      	mov	r0, r4
 8001a36:	431a      	orrs	r2, r3
 8001a38:	f7ff ffdd 	bl	80019f6 <mpu_write_reg>

	switch (range){
 8001a3c:	2d03      	cmp	r5, #3
 8001a3e:	d805      	bhi.n	8001a4c <set_gyro_scale+0x30>
 8001a40:	e8df f005 	tbb	[pc, r5]
 8001a44:	09070502 	.word	0x09070502
	case range_250:
		mpu->gyro_scale = 0.007633;
 8001a48:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <set_gyro_scale+0x40>)
		break;
	case range_1000:
		mpu->gyro_scale = 0.030487;
		break;
	case range_2000:
		mpu->gyro_scale = 0.060975;
 8001a4a:	60a3      	str	r3, [r4, #8]
		break;
	default:
		break;
	}
}
 8001a4c:	bd38      	pop	{r3, r4, r5, pc}
		mpu->gyro_scale = 0.015267;
 8001a4e:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <set_gyro_scale+0x44>)
 8001a50:	e7fb      	b.n	8001a4a <set_gyro_scale+0x2e>
		mpu->gyro_scale = 0.030487;
 8001a52:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <set_gyro_scale+0x48>)
 8001a54:	e7f9      	b.n	8001a4a <set_gyro_scale+0x2e>
		mpu->gyro_scale = 0.060975;
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <set_gyro_scale+0x4c>)
 8001a58:	e7f7      	b.n	8001a4a <set_gyro_scale+0x2e>
 8001a5a:	bf00      	nop
 8001a5c:	3bfa1e3f 	.word	0x3bfa1e3f
 8001a60:	3c7a2270 	.word	0x3c7a2270
 8001a64:	3cf9bfdf 	.word	0x3cf9bfdf
 8001a68:	3d79c0ec 	.word	0x3d79c0ec

08001a6c <set_accelerometer_scale>:


void set_accelerometer_scale(mpu6050_typedef *mpu, accelerometer_range_typedef range)
{
 8001a6c:	b538      	push	{r3, r4, r5, lr}
 8001a6e:	460d      	mov	r5, r1
	uint8_t tmp = mpu_read_reg(mpu, ACCEL_CONFIG);
 8001a70:	211c      	movs	r1, #28
{
 8001a72:	4604      	mov	r4, r0
	uint8_t tmp = mpu_read_reg(mpu, ACCEL_CONFIG);
 8001a74:	f7ff ffac 	bl	80019d0 <mpu_read_reg>
	tmp &= ~(3 << 3);
	tmp |= (range & 0x3) << 3;
 8001a78:	00eb      	lsls	r3, r5, #3
	tmp &= ~(3 << 3);
 8001a7a:	f000 02e7 	and.w	r2, r0, #231	; 0xe7
	tmp |= (range & 0x3) << 3;
 8001a7e:	f003 0318 	and.w	r3, r3, #24
	mpu_write_reg(mpu, ACCEL_CONFIG, tmp);
 8001a82:	211c      	movs	r1, #28
 8001a84:	4620      	mov	r0, r4
 8001a86:	431a      	orrs	r2, r3
 8001a88:	f7ff ffb5 	bl	80019f6 <mpu_write_reg>

	switch (range)
 8001a8c:	2d03      	cmp	r5, #3
 8001a8e:	d805      	bhi.n	8001a9c <set_accelerometer_scale+0x30>
 8001a90:	e8df f005 	tbb	[pc, r5]
 8001a94:	09070502 	.word	0x09070502
	{
	case range_2g:
		mpu->acc_scale = 0.000061;
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <set_accelerometer_scale+0x40>)
		break;
	case range_8g:
		mpu->acc_scale = 0.000244;
		break;
	case range_16g:
		mpu->acc_scale = 0.0004882;
 8001a9a:	60e3      	str	r3, [r4, #12]
		break;
	default:
		break;
	}
}
 8001a9c:	bd38      	pop	{r3, r4, r5, pc}
		mpu->acc_scale = 0.000122;
 8001a9e:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <set_accelerometer_scale+0x44>)
 8001aa0:	e7fb      	b.n	8001a9a <set_accelerometer_scale+0x2e>
		mpu->acc_scale = 0.000244;
 8001aa2:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <set_accelerometer_scale+0x48>)
 8001aa4:	e7f9      	b.n	8001a9a <set_accelerometer_scale+0x2e>
		mpu->acc_scale = 0.0004882;
 8001aa6:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <set_accelerometer_scale+0x4c>)
 8001aa8:	e7f7      	b.n	8001a9a <set_accelerometer_scale+0x2e>
 8001aaa:	bf00      	nop
 8001aac:	387fda40 	.word	0x387fda40
 8001ab0:	38ffda40 	.word	0x38ffda40
 8001ab4:	397fda40 	.word	0x397fda40
 8001ab8:	39fff518 	.word	0x39fff518

08001abc <mpu_low_pass_filter>:


void mpu_low_pass_filter(mpu6050_typedef *mpu, low_pass_filter_typedef filter)
{
 8001abc:	b538      	push	{r3, r4, r5, lr}
 8001abe:	460c      	mov	r4, r1
	uint8_t tmp = mpu_read_reg(mpu, CONFIG);
 8001ac0:	211a      	movs	r1, #26
{
 8001ac2:	4605      	mov	r5, r0
	uint8_t tmp = mpu_read_reg(mpu, CONFIG);
 8001ac4:	f7ff ff84 	bl	80019d0 <mpu_read_reg>
	tmp &= ~ 7;
	tmp |= filter & 0x7;
 8001ac8:	f004 0407 	and.w	r4, r4, #7
	tmp &= ~ 7;
 8001acc:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
	mpu_write_reg(mpu, CONFIG, tmp);
 8001ad0:	4322      	orrs	r2, r4
 8001ad2:	4628      	mov	r0, r5
}
 8001ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	mpu_write_reg(mpu, CONFIG, tmp);
 8001ad8:	211a      	movs	r1, #26
 8001ada:	f7ff bf8c 	b.w	80019f6 <mpu_write_reg>

08001ade <mpu_who_am_i>:


HAL_StatusTypeDef mpu_who_am_i(mpu6050_typedef *mpu)
{
	uint8_t value = mpu_read_reg(mpu, WHO_AM_I);
 8001ade:	2175      	movs	r1, #117	; 0x75
{
 8001ae0:	b508      	push	{r3, lr}
	uint8_t value = mpu_read_reg(mpu, WHO_AM_I);
 8001ae2:	f7ff ff75 	bl	80019d0 <mpu_read_reg>
		return HAL_OK;
	}
	else{
		return HAL_ERROR;
	}
}
 8001ae6:	3868      	subs	r0, #104	; 0x68
 8001ae8:	bf18      	it	ne
 8001aea:	2001      	movne	r0, #1
 8001aec:	bd08      	pop	{r3, pc}

08001aee <mpu_init>:

mpu6050_typedef mpu_init(I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8001aee:	b510      	push	{r4, lr}
 8001af0:	b094      	sub	sp, #80	; 0x50
 8001af2:	4604      	mov	r4, r0
	mpu6050_typedef mpu;
	mpu.hi2c = hi2c;
 8001af4:	9100      	str	r1, [sp, #0]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001af6:	4668      	mov	r0, sp
 8001af8:	216b      	movs	r1, #107	; 0x6b
	mpu.i2c_address = i2c_address;
 8001afa:	f88d 2004 	strb.w	r2, [sp, #4]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001afe:	f7ff ff67 	bl	80019d0 <mpu_read_reg>
	tmp |= ((value & 0x1) << 7);
 8001b02:	f060 027f 	orn	r2, r0, #127	; 0x7f
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	216b      	movs	r1, #107	; 0x6b
 8001b0a:	4668      	mov	r0, sp
 8001b0c:	f7ff ff73 	bl	80019f6 <mpu_write_reg>


	mpu_reset(&mpu, 1);

	HAL_Delay(1000);
 8001b10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b14:	f001 fb3c 	bl	8003190 <HAL_Delay>
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001b18:	216b      	movs	r1, #107	; 0x6b
 8001b1a:	4668      	mov	r0, sp
 8001b1c:	f7ff ff58 	bl	80019d0 <mpu_read_reg>
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001b20:	216b      	movs	r1, #107	; 0x6b
 8001b22:	f000 02bf 	and.w	r2, r0, #191	; 0xbf
 8001b26:	4668      	mov	r0, sp
 8001b28:	f7ff ff65 	bl	80019f6 <mpu_write_reg>

	mpu_sleep_mode(&mpu, 0);

	set_gyro_scale(&mpu, range_250);
 8001b2c:	4668      	mov	r0, sp
 8001b2e:	2100      	movs	r1, #0
 8001b30:	f7ff ff74 	bl	8001a1c <set_gyro_scale>
	set_accelerometer_scale(&mpu, range_2g);
 8001b34:	2100      	movs	r1, #0
 8001b36:	4668      	mov	r0, sp
 8001b38:	f7ff ff98 	bl	8001a6c <set_accelerometer_scale>

	mpu.gx_bias = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	9304      	str	r3, [sp, #16]
	mpu.gy_bias = 0;
 8001b40:	9305      	str	r3, [sp, #20]
	mpu.gz_bias = 0;
 8001b42:	9306      	str	r3, [sp, #24]
	mpu.lst_update_x_angle = HAL_GetTick();
 8001b44:	f001 fb1e 	bl	8003184 <HAL_GetTick>



	return mpu;
 8001b48:	2250      	movs	r2, #80	; 0x50
	mpu.lst_update_x_angle = HAL_GetTick();
 8001b4a:	900f      	str	r0, [sp, #60]	; 0x3c
	return mpu;
 8001b4c:	4669      	mov	r1, sp
 8001b4e:	4620      	mov	r0, r4
 8001b50:	f006 fc4e 	bl	80083f0 <memcpy>
}
 8001b54:	4620      	mov	r0, r4
 8001b56:	b014      	add	sp, #80	; 0x50
 8001b58:	bd10      	pop	{r4, pc}

08001b5a <mpu_get_all_data>:


void mpu_get_all_data(mpu6050_typedef *mpu)
{
	uint8_t data[14];
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, data, 14, HAL_MAX_DELAY); // get all the data
 8001b5a:	230e      	movs	r3, #14
 8001b5c:	f04f 32ff 	mov.w	r2, #4294967295
{
 8001b60:	b530      	push	{r4, r5, lr}
 8001b62:	4604      	mov	r4, r0
 8001b64:	b089      	sub	sp, #36	; 0x24
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, data, 14, HAL_MAX_DELAY); // get all the data
 8001b66:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8001b6a:	ab04      	add	r3, sp, #16
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	223b      	movs	r2, #59	; 0x3b
 8001b70:	2301      	movs	r3, #1
 8001b72:	7901      	ldrb	r1, [r0, #4]
 8001b74:	6800      	ldr	r0, [r0, #0]
 8001b76:	f002 fb4b 	bl	8004210 <HAL_I2C_Mem_Read>

	mpu->ax = (int16_t)((int16_t)data[0] << 8 | data[1]) * mpu->acc_scale;
 8001b7a:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 8001b7e:	68e5      	ldr	r5, [r4, #12]
 8001b80:	bac0      	revsh	r0, r0
 8001b82:	f7ff f8b5 	bl	8000cf0 <__aeabi_i2f>
 8001b86:	4629      	mov	r1, r5
 8001b88:	f7ff f906 	bl	8000d98 <__aeabi_fmul>
 8001b8c:	61e0      	str	r0, [r4, #28]
	mpu->ay = (int16_t)((int16_t)data[2] << 8 | data[3]) * mpu->acc_scale;
 8001b8e:	f8bd 0012 	ldrh.w	r0, [sp, #18]
 8001b92:	bac0      	revsh	r0, r0
 8001b94:	f7ff f8ac 	bl	8000cf0 <__aeabi_i2f>
 8001b98:	4629      	mov	r1, r5
 8001b9a:	f7ff f8fd 	bl	8000d98 <__aeabi_fmul>
 8001b9e:	6220      	str	r0, [r4, #32]
	mpu->az = (int16_t)((int16_t)data[4] << 8 | data[5]) * mpu->acc_scale;
 8001ba0:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 8001ba4:	bac0      	revsh	r0, r0
 8001ba6:	f7ff f8a3 	bl	8000cf0 <__aeabi_i2f>
 8001baa:	4629      	mov	r1, r5
 8001bac:	f7ff f8f4 	bl	8000d98 <__aeabi_fmul>
 8001bb0:	6260      	str	r0, [r4, #36]	; 0x24

	mpu->gx = ((int16_t)((int16_t)data[8] << 8 | data[9]) * mpu->gyro_scale) - mpu->gx_bias;
 8001bb2:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8001bb6:	68a5      	ldr	r5, [r4, #8]
 8001bb8:	bac0      	revsh	r0, r0
 8001bba:	f7ff f899 	bl	8000cf0 <__aeabi_i2f>
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	f7ff f8ea 	bl	8000d98 <__aeabi_fmul>
 8001bc4:	6921      	ldr	r1, [r4, #16]
 8001bc6:	f7fe ffdd 	bl	8000b84 <__aeabi_fsub>
 8001bca:	62a0      	str	r0, [r4, #40]	; 0x28
	mpu->gy = ((int16_t)((int16_t)data[10] << 8 | data[11]) * mpu->gyro_scale) - mpu->gy_bias;
 8001bcc:	f8bd 001a 	ldrh.w	r0, [sp, #26]
 8001bd0:	bac0      	revsh	r0, r0
 8001bd2:	f7ff f88d 	bl	8000cf0 <__aeabi_i2f>
 8001bd6:	4629      	mov	r1, r5
 8001bd8:	f7ff f8de 	bl	8000d98 <__aeabi_fmul>
 8001bdc:	6961      	ldr	r1, [r4, #20]
 8001bde:	f7fe ffd1 	bl	8000b84 <__aeabi_fsub>
 8001be2:	62e0      	str	r0, [r4, #44]	; 0x2c
	mpu->gz = ((int16_t)((int16_t)data[12] << 8 | data[13]) * mpu->gyro_scale) - mpu->gz_bias;
 8001be4:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8001be8:	bac0      	revsh	r0, r0
 8001bea:	f7ff f881 	bl	8000cf0 <__aeabi_i2f>
 8001bee:	4629      	mov	r1, r5
 8001bf0:	f7ff f8d2 	bl	8000d98 <__aeabi_fmul>
 8001bf4:	69a1      	ldr	r1, [r4, #24]
 8001bf6:	f7fe ffc5 	bl	8000b84 <__aeabi_fsub>
 8001bfa:	6320      	str	r0, [r4, #48]	; 0x30
}
 8001bfc:	b009      	add	sp, #36	; 0x24
 8001bfe:	bd30      	pop	{r4, r5, pc}

08001c00 <mpu_get_data_x_angle_DMA>:

}


void mpu_get_data_x_angle_DMA(mpu6050_typedef* mpu){
	HAL_I2C_Mem_Read_DMA(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, I2C_DMA_buffer, 12);
 8001c00:	230c      	movs	r3, #12
void mpu_get_data_x_angle_DMA(mpu6050_typedef* mpu){
 8001c02:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Mem_Read_DMA(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, I2C_DMA_buffer, 12);
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <mpu_get_data_x_angle_DMA+0x1c>)
 8001c08:	223b      	movs	r2, #59	; 0x3b
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	7901      	ldrb	r1, [r0, #4]
 8001c0e:	2301      	movs	r3, #1
 8001c10:	6800      	ldr	r0, [r0, #0]
 8001c12:	f002 fca5 	bl	8004560 <HAL_I2C_Mem_Read_DMA>
}
 8001c16:	b003      	add	sp, #12
 8001c18:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c1c:	200007fc 	.word	0x200007fc

08001c20 <mpu_gyro_calibration>:


void mpu_gyro_calibration(mpu6050_typedef *mpu)
{
 8001c20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	uint8_t counter = 100;
	float gx_sum = 0;
	float gy_sum = 0;
	float gz_sum = 0;
 8001c24:	2500      	movs	r5, #0
{
 8001c26:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c2e:	483b      	ldr	r0, [pc, #236]	; (8001d1c <mpu_gyro_calibration+0xfc>)
 8001c30:	f001 ffaa 	bl	8003b88 <HAL_GPIO_WritePin>

	for(int i = 0; i < counter; i++)
 8001c34:	f04f 0800 	mov.w	r8, #0
	float gy_sum = 0;
 8001c38:	462e      	mov	r6, r5
	float gx_sum = 0;
 8001c3a:	462f      	mov	r7, r5
	{
		mpu_get_all_data(mpu);
		if(fabs(mpu->gx) > 8 || fabs(mpu->gy) > 8 ||fabs(mpu->gz) > 8){
 8001c3c:	f04f 4982 	mov.w	r9, #1090519040	; 0x41000000
		mpu_get_all_data(mpu);
 8001c40:	4620      	mov	r0, r4
 8001c42:	f7ff ff8a 	bl	8001b5a <mpu_get_all_data>
		if(fabs(mpu->gx) > 8 || fabs(mpu->gy) > 8 ||fabs(mpu->gz) > 8){
 8001c46:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
 8001c4a:	4649      	mov	r1, r9
 8001c4c:	f02b 4000 	bic.w	r0, fp, #2147483648	; 0x80000000
 8001c50:	f7ff fa5e 	bl	8001110 <__aeabi_fcmpgt>
 8001c54:	b988      	cbnz	r0, 8001c7a <mpu_gyro_calibration+0x5a>
 8001c56:	f8d4 a02c 	ldr.w	sl, [r4, #44]	; 0x2c
 8001c5a:	4649      	mov	r1, r9
 8001c5c:	f02a 4000 	bic.w	r0, sl, #2147483648	; 0x80000000
 8001c60:	f7ff fa56 	bl	8001110 <__aeabi_fcmpgt>
 8001c64:	b948      	cbnz	r0, 8001c7a <mpu_gyro_calibration+0x5a>
 8001c66:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c68:	4649      	mov	r1, r9
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	9b01      	ldr	r3, [sp, #4]
 8001c6e:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8001c72:	f7ff fa4d 	bl	8001110 <__aeabi_fcmpgt>
 8001c76:	2800      	cmp	r0, #0
 8001c78:	d03d      	beq.n	8001cf6 <mpu_gyro_calibration+0xd6>
			i = 0;
			gx_sum = 0;
			gy_sum = 0;
			gz_sum = 0;
 8001c7a:	2500      	movs	r5, #0
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c82:	4826      	ldr	r0, [pc, #152]	; (8001d1c <mpu_gyro_calibration+0xfc>)
 8001c84:	f001 ff80 	bl	8003b88 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001c88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c8c:	f001 fa80 	bl	8003190 <HAL_Delay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c90:	2200      	movs	r2, #0
 8001c92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c96:	4821      	ldr	r0, [pc, #132]	; (8001d1c <mpu_gyro_calibration+0xfc>)
 8001c98:	f001 ff76 	bl	8003b88 <HAL_GPIO_WritePin>
			i = 0;
 8001c9c:	f04f 0800 	mov.w	r8, #0
			gy_sum = 0;
 8001ca0:	462e      	mov	r6, r5
			gx_sum = 0;
 8001ca2:	462f      	mov	r7, r5
	for(int i = 0; i < counter; i++)
 8001ca4:	f108 0801 	add.w	r8, r8, #1
 8001ca8:	f1b8 0f64 	cmp.w	r8, #100	; 0x64
 8001cac:	d1c8      	bne.n	8001c40 <mpu_gyro_calibration+0x20>
		gz_sum += mpu->gz;

		HAL_Delay(4);
	}
	// += instead of = is used in case of second calibration (bias is added in mpu_get_data)
	mpu->gx_bias += gx_sum / counter;
 8001cae:	4638      	mov	r0, r7
 8001cb0:	491b      	ldr	r1, [pc, #108]	; (8001d20 <mpu_gyro_calibration+0x100>)
 8001cb2:	f7ff f925 	bl	8000f00 <__aeabi_fdiv>
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	6920      	ldr	r0, [r4, #16]
 8001cba:	f7fe ff65 	bl	8000b88 <__addsf3>
	mpu->gy_bias += gy_sum / counter;
 8001cbe:	4918      	ldr	r1, [pc, #96]	; (8001d20 <mpu_gyro_calibration+0x100>)
	mpu->gx_bias += gx_sum / counter;
 8001cc0:	6120      	str	r0, [r4, #16]
	mpu->gy_bias += gy_sum / counter;
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f7ff f91c 	bl	8000f00 <__aeabi_fdiv>
 8001cc8:	4601      	mov	r1, r0
 8001cca:	6960      	ldr	r0, [r4, #20]
 8001ccc:	f7fe ff5c 	bl	8000b88 <__addsf3>
	mpu->gz_bias += gz_sum / counter;
 8001cd0:	4913      	ldr	r1, [pc, #76]	; (8001d20 <mpu_gyro_calibration+0x100>)
	mpu->gy_bias += gy_sum / counter;
 8001cd2:	6160      	str	r0, [r4, #20]
	mpu->gz_bias += gz_sum / counter;
 8001cd4:	4628      	mov	r0, r5
 8001cd6:	f7ff f913 	bl	8000f00 <__aeabi_fdiv>
 8001cda:	4601      	mov	r1, r0
 8001cdc:	69a0      	ldr	r0, [r4, #24]
 8001cde:	f7fe ff53 	bl	8000b88 <__addsf3>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	mpu->gz_bias += gz_sum / counter;
 8001ce8:	61a0      	str	r0, [r4, #24]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001cea:	480c      	ldr	r0, [pc, #48]	; (8001d1c <mpu_gyro_calibration+0xfc>)
}
 8001cec:	b003      	add	sp, #12
 8001cee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001cf2:	f001 bf49 	b.w	8003b88 <HAL_GPIO_WritePin>
		gx_sum += mpu->gx;
 8001cf6:	4659      	mov	r1, fp
 8001cf8:	4638      	mov	r0, r7
 8001cfa:	f7fe ff45 	bl	8000b88 <__addsf3>
		gy_sum += mpu->gy;
 8001cfe:	4651      	mov	r1, sl
		gx_sum += mpu->gx;
 8001d00:	4607      	mov	r7, r0
		gy_sum += mpu->gy;
 8001d02:	4630      	mov	r0, r6
 8001d04:	f7fe ff40 	bl	8000b88 <__addsf3>
		gz_sum += mpu->gz;
 8001d08:	9901      	ldr	r1, [sp, #4]
		gy_sum += mpu->gy;
 8001d0a:	4606      	mov	r6, r0
		gz_sum += mpu->gz;
 8001d0c:	4628      	mov	r0, r5
 8001d0e:	f7fe ff3b 	bl	8000b88 <__addsf3>
 8001d12:	4605      	mov	r5, r0
		HAL_Delay(4);
 8001d14:	2004      	movs	r0, #4
 8001d16:	f001 fa3b 	bl	8003190 <HAL_Delay>
 8001d1a:	e7c3      	b.n	8001ca4 <mpu_gyro_calibration+0x84>
 8001d1c:	40011000 	.word	0x40011000
 8001d20:	42c80000 	.word	0x42c80000
 8001d24:	00000000 	.word	0x00000000

08001d28 <mpu_get_acc_x_angle>:


float mpu_get_acc_x_angle(mpu6050_typedef *mpu)
{
 8001d28:	b5d0      	push	{r4, r6, r7, lr}
 8001d2a:	4604      	mov	r4, r0
	return atan2(mpu->ax, mpu->az) + M_PI/2;
 8001d2c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001d2e:	f7fe fb85 	bl	800043c <__aeabi_f2d>
 8001d32:	4606      	mov	r6, r0
 8001d34:	460f      	mov	r7, r1
 8001d36:	69e0      	ldr	r0, [r4, #28]
 8001d38:	f7fe fb80 	bl	800043c <__aeabi_f2d>
 8001d3c:	4632      	mov	r2, r6
 8001d3e:	463b      	mov	r3, r7
 8001d40:	f008 ffa4 	bl	800ac8c <atan2>
 8001d44:	a304      	add	r3, pc, #16	; (adr r3, 8001d58 <mpu_get_acc_x_angle+0x30>)
 8001d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4a:	f7fe fa19 	bl	8000180 <__adddf3>
 8001d4e:	f7fe fec5 	bl	8000adc <__aeabi_d2f>
}
 8001d52:	bdd0      	pop	{r4, r6, r7, pc}
 8001d54:	f3af 8000 	nop.w
 8001d58:	54442d18 	.word	0x54442d18
 8001d5c:	3ff921fb 	.word	0x3ff921fb

08001d60 <mpu_calc_x_angle>:


void mpu_calc_x_angle(mpu6050_typedef *mpu)
{
 8001d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d62:	4604      	mov	r4, r0
	float delta = (HAL_GetTick() - mpu->lst_update_x_angle) / 1000.0;
 8001d64:	f001 fa0e 	bl	8003184 <HAL_GetTick>
 8001d68:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d6a:	1ac0      	subs	r0, r0, r3
 8001d6c:	f7fe fb44 	bl	80003f8 <__aeabi_ui2d>
 8001d70:	2200      	movs	r2, #0
 8001d72:	4b2f      	ldr	r3, [pc, #188]	; (8001e30 <mpu_calc_x_angle+0xd0>)
 8001d74:	f7fe fce4 	bl	8000740 <__aeabi_ddiv>
 8001d78:	f7fe feb0 	bl	8000adc <__aeabi_d2f>
 8001d7c:	4605      	mov	r5, r0
	mpu->lst_update_x_angle = HAL_GetTick();
 8001d7e:	f001 fa01 	bl	8003184 <HAL_GetTick>
 8001d82:	63e0      	str	r0, [r4, #60]	; 0x3c
	if(delta > 0.01)
 8001d84:	4628      	mov	r0, r5
 8001d86:	f7fe fb59 	bl	800043c <__aeabi_f2d>
 8001d8a:	a323      	add	r3, pc, #140	; (adr r3, 8001e18 <mpu_calc_x_angle+0xb8>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	4606      	mov	r6, r0
 8001d92:	460f      	mov	r7, r1
 8001d94:	f7fe fe3a 	bl	8000a0c <__aeabi_dcmpgt>
 8001d98:	b138      	cbz	r0, 8001daa <mpu_calc_x_angle+0x4a>
	{
		mpu->x_angle = mpu_get_acc_x_angle(mpu);
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	f7ff ffc4 	bl	8001d28 <mpu_get_acc_x_angle>
 8001da0:	6360      	str	r0, [r4, #52]	; 0x34
		mpu->lst_update_x_angle = HAL_GetTick();
 8001da2:	f001 f9ef 	bl	8003184 <HAL_GetTick>
 8001da6:	63e0      	str	r0, [r4, #60]	; 0x3c
	{
		//complementary filter
		float alpha = 0.003;
		mpu->x_angle = alpha * mpu_get_acc_x_angle(mpu) + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * delta));
	}
}
 8001da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		mpu->x_angle = alpha * mpu_get_acc_x_angle(mpu) + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * delta));
 8001daa:	4620      	mov	r0, r4
 8001dac:	f7ff ffbc 	bl	8001d28 <mpu_get_acc_x_angle>
 8001db0:	4605      	mov	r5, r0
 8001db2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001db4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8001db8:	f7fe fb40 	bl	800043c <__aeabi_f2d>
 8001dbc:	a318      	add	r3, pc, #96	; (adr r3, 8001e20 <mpu_calc_x_angle+0xc0>)
 8001dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc2:	f7fe fb93 	bl	80004ec <__aeabi_dmul>
 8001dc6:	4632      	mov	r2, r6
 8001dc8:	463b      	mov	r3, r7
 8001dca:	f7fe fb8f 	bl	80004ec <__aeabi_dmul>
 8001dce:	4606      	mov	r6, r0
 8001dd0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001dd2:	460f      	mov	r7, r1
 8001dd4:	f7fe fb32 	bl	800043c <__aeabi_f2d>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4630      	mov	r0, r6
 8001dde:	4639      	mov	r1, r7
 8001de0:	f7fe f9ce 	bl	8000180 <__adddf3>
 8001de4:	a310      	add	r3, pc, #64	; (adr r3, 8001e28 <mpu_calc_x_angle+0xc8>)
 8001de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dea:	f7fe fb7f 	bl	80004ec <__aeabi_dmul>
 8001dee:	4606      	mov	r6, r0
 8001df0:	460f      	mov	r7, r1
 8001df2:	4628      	mov	r0, r5
 8001df4:	490f      	ldr	r1, [pc, #60]	; (8001e34 <mpu_calc_x_angle+0xd4>)
 8001df6:	f7fe ffcf 	bl	8000d98 <__aeabi_fmul>
 8001dfa:	f7fe fb1f 	bl	800043c <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4630      	mov	r0, r6
 8001e04:	4639      	mov	r1, r7
 8001e06:	f7fe f9bb 	bl	8000180 <__adddf3>
 8001e0a:	f7fe fe67 	bl	8000adc <__aeabi_d2f>
 8001e0e:	6360      	str	r0, [r4, #52]	; 0x34
}
 8001e10:	e7ca      	b.n	8001da8 <mpu_calc_x_angle+0x48>
 8001e12:	bf00      	nop
 8001e14:	f3af 8000 	nop.w
 8001e18:	47ae147b 	.word	0x47ae147b
 8001e1c:	3f847ae1 	.word	0x3f847ae1
 8001e20:	22d4405f 	.word	0x22d4405f
 8001e24:	3f91df47 	.word	0x3f91df47
 8001e28:	80000000 	.word	0x80000000
 8001e2c:	3fefe76c 	.word	0x3fefe76c
 8001e30:	408f4000 	.word	0x408f4000
 8001e34:	3b449ba6 	.word	0x3b449ba6

08001e38 <pid_init>:



pid_typedef pid_init(float kp, float ki, float kd){
	pid_typedef pid = {kp, ki, kd, 0, 0, 0, 0, 1};
	return pid;
 8001e38:	6083      	str	r3, [r0, #8]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60c3      	str	r3, [r0, #12]
 8001e3e:	6103      	str	r3, [r0, #16]
 8001e40:	6143      	str	r3, [r0, #20]
 8001e42:	6183      	str	r3, [r0, #24]
 8001e44:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
pid_typedef pid_init(float kp, float ki, float kd){
 8001e48:	b510      	push	{r4, lr}
	return pid;
 8001e4a:	6001      	str	r1, [r0, #0]
 8001e4c:	6042      	str	r2, [r0, #4]
 8001e4e:	61c3      	str	r3, [r0, #28]
}
 8001e50:	bd10      	pop	{r4, pc}

08001e52 <pid_reset>:


void pid_reset(pid_typedef* pid){
	pid->i = 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60c3      	str	r3, [r0, #12]
	pid->prev_error = 0;
 8001e56:	6143      	str	r3, [r0, #20]
	pid->prev_measurement = 0;
 8001e58:	61c3      	str	r3, [r0, #28]
}
 8001e5a:	4770      	bx	lr

08001e5c <pid_step>:


void pid_step(pid_typedef* pid){
	pid->prev_error = pid->error;
 8001e5c:	6903      	ldr	r3, [r0, #16]
 8001e5e:	6143      	str	r3, [r0, #20]
	pid->prev_measurement = pid->measurement;
 8001e60:	6983      	ldr	r3, [r0, #24]
 8001e62:	61c3      	str	r3, [r0, #28]
}
 8001e64:	4770      	bx	lr
	...

08001e68 <robot_start>:





void robot_start(){  // init function called before start of control loop
 8001e68:	b538      	push	{r3, r4, r5, lr}

	stepper_enable(robot.stepper1, 1);
	stepper_enable(robot.stepper2, 1);
	stepper_set_speed(robot.stepper1, 0);
 8001e6a:	2500      	movs	r5, #0
	stepper_enable(robot.stepper1, 1);
 8001e6c:	4c18      	ldr	r4, [pc, #96]	; (8001ed0 <robot_start+0x68>)
 8001e6e:	2101      	movs	r1, #1
 8001e70:	6860      	ldr	r0, [r4, #4]
 8001e72:	f000 faea 	bl	800244a <stepper_enable>
	stepper_enable(robot.stepper2, 1);
 8001e76:	2101      	movs	r1, #1
 8001e78:	68a0      	ldr	r0, [r4, #8]
 8001e7a:	f000 fae6 	bl	800244a <stepper_enable>
	stepper_set_speed(robot.stepper1, 0);
 8001e7e:	4629      	mov	r1, r5
 8001e80:	6860      	ldr	r0, [r4, #4]
 8001e82:	f000 fa1d 	bl	80022c0 <stepper_set_speed>
	stepper_set_speed(robot.stepper2, 0);
 8001e86:	4629      	mov	r1, r5
 8001e88:	68a0      	ldr	r0, [r4, #8]
 8001e8a:	f000 fa19 	bl	80022c0 <stepper_set_speed>

	robot.stepper1->step_counter = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	6862      	ldr	r2, [r4, #4]
	robot.prev_pos = 0;



	// regulators reset
	pid_reset(robot.pos_pid);
 8001e92:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	robot.stepper1->step_counter = 0;
 8001e94:	6193      	str	r3, [r2, #24]
	robot.stepper2->step_counter = 0;
 8001e96:	68a2      	ldr	r2, [r4, #8]
	robot.pos = 0;
 8001e98:	60e3      	str	r3, [r4, #12]
	robot.stepper2->step_counter = 0;
 8001e9a:	6193      	str	r3, [r2, #24]
	robot.angle = 0;
 8001e9c:	6125      	str	r5, [r4, #16]
	robot.set_position = 0;
 8001e9e:	6223      	str	r3, [r4, #32]
	robot.prev_pos = 0;
 8001ea0:	61e3      	str	r3, [r4, #28]
	robot.set_angle = 0;
 8001ea2:	6265      	str	r5, [r4, #36]	; 0x24
	pid_reset(robot.pos_pid);
 8001ea4:	f7ff ffd5 	bl	8001e52 <pid_reset>
	pid_reset(robot.angle_pid);
 8001ea8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001eaa:	f7ff ffd2 	bl	8001e52 <pid_reset>
	pid_reset(robot.target_speed_pid);
 8001eae:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001eb0:	f7ff ffcf 	bl	8001e52 <pid_reset>

	reset_filter(&pos_filter);
 8001eb4:	4807      	ldr	r0, [pc, #28]	; (8001ed4 <robot_start+0x6c>)
 8001eb6:	f7ff fb79 	bl	80015ac <reset_filter>
	reset_filter(&speed_filter);
 8001eba:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <robot_start+0x70>)
 8001ebc:	f7ff fb76 	bl	80015ac <reset_filter>
	reset_filter(&target_angle_filter);
 8001ec0:	4806      	ldr	r0, [pc, #24]	; (8001edc <robot_start+0x74>)
 8001ec2:	f7ff fb73 	bl	80015ac <reset_filter>


	robot.control_on = 1;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001ecc:	bd38      	pop	{r3, r4, r5, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000814 	.word	0x20000814
 8001ed4:	20000808 	.word	0x20000808
 8001ed8:	2000084c 	.word	0x2000084c
 8001edc:	20000858 	.word	0x20000858

08001ee0 <robot_stop>:


void robot_stop(){  // fuction called afterr control loop if for example robot fall ( stop the motors,  reset regulators)
 8001ee0:	b538      	push	{r3, r4, r5, lr}

	stepper_enable(robot.stepper1, 0);
	stepper_enable(robot.stepper2, 0);
	stepper_set_speed(robot.stepper1, 0);
 8001ee2:	2500      	movs	r5, #0
	stepper_enable(robot.stepper1, 0);
 8001ee4:	4c0a      	ldr	r4, [pc, #40]	; (8001f10 <robot_stop+0x30>)
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	6860      	ldr	r0, [r4, #4]
 8001eea:	f000 faae 	bl	800244a <stepper_enable>
	stepper_enable(robot.stepper2, 0);
 8001eee:	2100      	movs	r1, #0
 8001ef0:	68a0      	ldr	r0, [r4, #8]
 8001ef2:	f000 faaa 	bl	800244a <stepper_enable>
	stepper_set_speed(robot.stepper1, 0);
 8001ef6:	4629      	mov	r1, r5
 8001ef8:	6860      	ldr	r0, [r4, #4]
 8001efa:	f000 f9e1 	bl	80022c0 <stepper_set_speed>
	stepper_set_speed(robot.stepper2, 0);
 8001efe:	4629      	mov	r1, r5
 8001f00:	68a0      	ldr	r0, [r4, #8]
 8001f02:	f000 f9dd 	bl	80022c0 <stepper_set_speed>

	robot.control_on = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001f0c:	bd38      	pop	{r3, r4, r5, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000814 	.word	0x20000814
 8001f14:	00000000 	.word	0x00000000

08001f18 <control_loop>:
//static float angle_log[SIZE];
//static float pid_log[SIZE];
//static uint16_t counter;
//

void control_loop(){
 8001f18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

				// target speed PID
	robot.pos = (robot.stepper2->step_counter + robot.stepper1->step_counter)/2;
 8001f1c:	4caa      	ldr	r4, [pc, #680]	; (80021c8 <control_loop+0x2b0>)
void control_loop(){
 8001f1e:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
	robot.pos = (robot.stepper2->step_counter + robot.stepper1->step_counter)/2;
 8001f22:	68a3      	ldr	r3, [r4, #8]
	robot.target_speed_pid->measurement = robot.pos;
 8001f24:	6b26      	ldr	r6, [r4, #48]	; 0x30
	robot.pos = (robot.stepper2->step_counter + robot.stepper1->step_counter)/2;
 8001f26:	699d      	ldr	r5, [r3, #24]
 8001f28:	6863      	ldr	r3, [r4, #4]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	441d      	add	r5, r3
 8001f2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001f32:	106d      	asrs	r5, r5, #1
	robot.target_speed_pid->measurement = robot.pos;
 8001f34:	4628      	mov	r0, r5
	robot.pos = (robot.stepper2->step_counter + robot.stepper1->step_counter)/2;
 8001f36:	60e5      	str	r5, [r4, #12]
	robot.target_speed_pid->measurement = robot.pos;
 8001f38:	f7fe feda 	bl	8000cf0 <__aeabi_i2f>
 8001f3c:	61b0      	str	r0, [r6, #24]
	float error = robot.set_position - robot.pos;
 8001f3e:	6a20      	ldr	r0, [r4, #32]
	saturation(-3000, 3000, &error);
	robot.target_speed_pid->error = filter(&pos_filter, error);
	float speed = filter(&speed_filter, (robot.target_speed_pid->measurement - robot.target_speed_pid->prev_measurement) / time_delta_ms);
 8001f40:	4ea2      	ldr	r6, [pc, #648]	; (80021cc <control_loop+0x2b4>)
	float error = robot.set_position - robot.pos;
 8001f42:	1b40      	subs	r0, r0, r5
 8001f44:	f7fe fed4 	bl	8000cf0 <__aeabi_i2f>
	saturation(-3000, 3000, &error);
 8001f48:	aa07      	add	r2, sp, #28
 8001f4a:	49a1      	ldr	r1, [pc, #644]	; (80021d0 <control_loop+0x2b8>)
	float error = robot.set_position - robot.pos;
 8001f4c:	9007      	str	r0, [sp, #28]
	saturation(-3000, 3000, &error);
 8001f4e:	48a1      	ldr	r0, [pc, #644]	; (80021d4 <control_loop+0x2bc>)
 8001f50:	f7ff fa46 	bl	80013e0 <saturation>
	robot.target_speed_pid->error = filter(&pos_filter, error);
 8001f54:	9907      	ldr	r1, [sp, #28]
 8001f56:	48a0      	ldr	r0, [pc, #640]	; (80021d8 <control_loop+0x2c0>)
 8001f58:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001f5a:	f7ff fb09 	bl	8001570 <filter>
	float speed = filter(&speed_filter, (robot.target_speed_pid->measurement - robot.target_speed_pid->prev_measurement) / time_delta_ms);
 8001f5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
	robot.target_speed_pid->error = filter(&pos_filter, error);
 8001f60:	6128      	str	r0, [r5, #16]
	float speed = filter(&speed_filter, (robot.target_speed_pid->measurement - robot.target_speed_pid->prev_measurement) / time_delta_ms);
 8001f62:	69d9      	ldr	r1, [r3, #28]
 8001f64:	6998      	ldr	r0, [r3, #24]
 8001f66:	f7fe fe0d 	bl	8000b84 <__aeabi_fsub>
 8001f6a:	6831      	ldr	r1, [r6, #0]
 8001f6c:	f7fe ffc8 	bl	8000f00 <__aeabi_fdiv>
 8001f70:	4601      	mov	r1, r0
 8001f72:	489a      	ldr	r0, [pc, #616]	; (80021dc <control_loop+0x2c4>)
 8001f74:	f7ff fafc 	bl	8001570 <filter>


	// P
	float p = robot.target_speed_pid->error * robot.target_speed_pid->kp;
 8001f78:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
	float speed = filter(&speed_filter, (robot.target_speed_pid->measurement - robot.target_speed_pid->prev_measurement) / time_delta_ms);
 8001f7c:	4607      	mov	r7, r0
	float p = robot.target_speed_pid->error * robot.target_speed_pid->kp;
 8001f7e:	f8d8 1000 	ldr.w	r1, [r8]
 8001f82:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8001f86:	f7fe ff07 	bl	8000d98 <__aeabi_fmul>

	// D
	float d = robot.target_speed_pid->kd * (-speed);
 8001f8a:	f8d8 1008 	ldr.w	r1, [r8, #8]
	float p = robot.target_speed_pid->error * robot.target_speed_pid->kp;
 8001f8e:	4605      	mov	r5, r0
	float d = robot.target_speed_pid->kd * (-speed);
 8001f90:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
 8001f94:	f7fe ff00 	bl	8000d98 <__aeabi_fmul>
 8001f98:	4601      	mov	r1, r0

	float target_speed = p + d;
 8001f9a:	4628      	mov	r0, r5
 8001f9c:	f7fe fdf4 	bl	8000b88 <__addsf3>
	saturation(-50, 50, &target_speed);
 8001fa0:	aa08      	add	r2, sp, #32
 8001fa2:	498f      	ldr	r1, [pc, #572]	; (80021e0 <control_loop+0x2c8>)
	float target_speed = p + d;
 8001fa4:	9008      	str	r0, [sp, #32]
	saturation(-50, 50, &target_speed);
 8001fa6:	488f      	ldr	r0, [pc, #572]	; (80021e4 <control_loop+0x2cc>)
 8001fa8:	f7ff fa1a 	bl	80013e0 <saturation>


				// pos PID

	robot.pos_pid->error = target_speed - speed;
 8001fac:	4639      	mov	r1, r7
 8001fae:	9808      	ldr	r0, [sp, #32]
 8001fb0:	f7fe fde8 	bl	8000b84 <__aeabi_fsub>
 8001fb4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001fb6:	4680      	mov	r8, r0
	robot.pos_pid->measurement = speed;

	// pos P
	float p_pos = robot.pos_pid->error * robot.pos_pid->kp;
 8001fb8:	6829      	ldr	r1, [r5, #0]
	robot.pos_pid->measurement = speed;
 8001fba:	61af      	str	r7, [r5, #24]
	robot.pos_pid->error = target_speed - speed;
 8001fbc:	6128      	str	r0, [r5, #16]
	float p_pos = robot.pos_pid->error * robot.pos_pid->kp;
 8001fbe:	f7fe feeb 	bl	8000d98 <__aeabi_fmul>
	//
	// pos I
	robot.pos_pid->i += 0.5 * (robot.pos_pid->error + robot.pos_pid->prev_error) * robot.pos_pid->ki * time_delta_ms;
 8001fc2:	6969      	ldr	r1, [r5, #20]
	float p_pos = robot.pos_pid->error * robot.pos_pid->kp;
 8001fc4:	4607      	mov	r7, r0
	robot.pos_pid->i += 0.5 * (robot.pos_pid->error + robot.pos_pid->prev_error) * robot.pos_pid->ki * time_delta_ms;
 8001fc6:	4640      	mov	r0, r8
 8001fc8:	f7fe fdde 	bl	8000b88 <__addsf3>
 8001fcc:	f7fe fa36 	bl	800043c <__aeabi_f2d>
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	4b85      	ldr	r3, [pc, #532]	; (80021e8 <control_loop+0x2d0>)
 8001fd4:	f7fe fa8a 	bl	80004ec <__aeabi_dmul>
 8001fd8:	4680      	mov	r8, r0
 8001fda:	6868      	ldr	r0, [r5, #4]
 8001fdc:	4689      	mov	r9, r1
 8001fde:	f7fe fa2d 	bl	800043c <__aeabi_f2d>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	4640      	mov	r0, r8
 8001fe8:	4649      	mov	r1, r9
 8001fea:	f7fe fa7f 	bl	80004ec <__aeabi_dmul>
 8001fee:	4680      	mov	r8, r0
 8001ff0:	6830      	ldr	r0, [r6, #0]
 8001ff2:	4689      	mov	r9, r1
 8001ff4:	f7fe fa22 	bl	800043c <__aeabi_f2d>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4640      	mov	r0, r8
 8001ffe:	4649      	mov	r1, r9
 8002000:	f7fe fa74 	bl	80004ec <__aeabi_dmul>
 8002004:	4680      	mov	r8, r0
 8002006:	68e8      	ldr	r0, [r5, #12]
 8002008:	4689      	mov	r9, r1
 800200a:	f7fe fa17 	bl	800043c <__aeabi_f2d>
 800200e:	460b      	mov	r3, r1
 8002010:	4602      	mov	r2, r0
 8002012:	4649      	mov	r1, r9
 8002014:	4640      	mov	r0, r8
 8002016:	f7fe f8b3 	bl	8000180 <__adddf3>
 800201a:	f7fe fd5f 	bl	8000adc <__aeabi_d2f>
 800201e:	462a      	mov	r2, r5
	saturation(-0.55, 0.55, &robot.pos_pid->i);
 8002020:	4972      	ldr	r1, [pc, #456]	; (80021ec <control_loop+0x2d4>)
	robot.pos_pid->i += 0.5 * (robot.pos_pid->error + robot.pos_pid->prev_error) * robot.pos_pid->ki * time_delta_ms;
 8002022:	f842 0f0c 	str.w	r0, [r2, #12]!
	saturation(-0.55, 0.55, &robot.pos_pid->i);
 8002026:	4872      	ldr	r0, [pc, #456]	; (80021f0 <control_loop+0x2d8>)
 8002028:	f7ff f9da 	bl	80013e0 <saturation>

	// pos D
	float d_pos = robot.pos_pid->kd * (robot.pos_pid->measurement - robot.pos_pid->prev_measurement) / time_delta_ms;
 800202c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800202e:	69e9      	ldr	r1, [r5, #28]
 8002030:	69a8      	ldr	r0, [r5, #24]
 8002032:	f7fe fda7 	bl	8000b84 <__aeabi_fsub>
 8002036:	68a9      	ldr	r1, [r5, #8]
 8002038:	f7fe feae 	bl	8000d98 <__aeabi_fmul>
 800203c:	6831      	ldr	r1, [r6, #0]
 800203e:	f7fe ff5f 	bl	8000f00 <__aeabi_fdiv>
	saturation(-0.15, 0.15, &d_pos);
 8002042:	aa09      	add	r2, sp, #36	; 0x24
 8002044:	496b      	ldr	r1, [pc, #428]	; (80021f4 <control_loop+0x2dc>)
	float d_pos = robot.pos_pid->kd * (robot.pos_pid->measurement - robot.pos_pid->prev_measurement) / time_delta_ms;
 8002046:	9009      	str	r0, [sp, #36]	; 0x24
	saturation(-0.15, 0.15, &d_pos);
 8002048:	486b      	ldr	r0, [pc, #428]	; (80021f8 <control_loop+0x2e0>)
 800204a:	f7ff f9c9 	bl	80013e0 <saturation>


	float target_angle = p_pos + robot.pos_pid->i + d_pos;
 800204e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002050:	4638      	mov	r0, r7
 8002052:	68d9      	ldr	r1, [r3, #12]
 8002054:	f7fe fd98 	bl	8000b88 <__addsf3>
 8002058:	9909      	ldr	r1, [sp, #36]	; 0x24
 800205a:	f7fe fd95 	bl	8000b88 <__addsf3>
	saturation(-0.2, 0.2, &target_angle);
 800205e:	aa0a      	add	r2, sp, #40	; 0x28
 8002060:	4966      	ldr	r1, [pc, #408]	; (80021fc <control_loop+0x2e4>)
	float target_angle = p_pos + robot.pos_pid->i + d_pos;
 8002062:	900a      	str	r0, [sp, #40]	; 0x28
	saturation(-0.2, 0.2, &target_angle);
 8002064:	4866      	ldr	r0, [pc, #408]	; (8002200 <control_loop+0x2e8>)
 8002066:	f7ff f9bb 	bl	80013e0 <saturation>


				// angle PID
	float target_angle_filtered = -filter(&target_angle_filter, target_angle);
 800206a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800206c:	4865      	ldr	r0, [pc, #404]	; (8002204 <control_loop+0x2ec>)
 800206e:	f7ff fa7f 	bl	8001570 <filter>
	robot.angle_pid->error = target_angle_filtered -robot.mpu->x_angle - 0.065;
 8002072:	6823      	ldr	r3, [r4, #0]
	float target_angle_filtered = -filter(&target_angle_filter, target_angle);
 8002074:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
	robot.angle_pid->error = target_angle_filtered -robot.mpu->x_angle - 0.065;
 8002078:	f8d3 9034 	ldr.w	r9, [r3, #52]	; 0x34
 800207c:	4638      	mov	r0, r7
 800207e:	4649      	mov	r1, r9
 8002080:	f7fe fd80 	bl	8000b84 <__aeabi_fsub>
 8002084:	f7fe f9da 	bl	800043c <__aeabi_f2d>
 8002088:	a34b      	add	r3, pc, #300	; (adr r3, 80021b8 <control_loop+0x2a0>)
 800208a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208e:	f7fe f875 	bl	800017c <__aeabi_dsub>
 8002092:	f7fe fd23 	bl	8000adc <__aeabi_d2f>
 8002096:	6aa5      	ldr	r5, [r4, #40]	; 0x28
	robot.angle_pid->measurement = -robot.mpu->x_angle;
 8002098:	f109 4900 	add.w	r9, r9, #2147483648	; 0x80000000


	// P angle
	float angle_p = robot.angle_pid->error * robot.angle_pid->kp;
 800209c:	6829      	ldr	r1, [r5, #0]
	robot.angle_pid->measurement = -robot.mpu->x_angle;
 800209e:	f8c5 9018 	str.w	r9, [r5, #24]
	robot.angle_pid->error = target_angle_filtered -robot.mpu->x_angle - 0.065;
 80020a2:	6128      	str	r0, [r5, #16]
 80020a4:	4680      	mov	r8, r0
	float angle_p = robot.angle_pid->error * robot.angle_pid->kp;
 80020a6:	f7fe fe77 	bl	8000d98 <__aeabi_fmul>

	// I angle
	robot.angle_pid->i += ((robot.angle_pid->error + robot.angle_pid->prev_error) * time_delta_ms * robot.angle_pid->ki) / 2;
 80020aa:	6969      	ldr	r1, [r5, #20]
	float angle_p = robot.angle_pid->error * robot.angle_pid->kp;
 80020ac:	4681      	mov	r9, r0
	robot.angle_pid->i += ((robot.angle_pid->error + robot.angle_pid->prev_error) * time_delta_ms * robot.angle_pid->ki) / 2;
 80020ae:	4640      	mov	r0, r8
 80020b0:	f7fe fd6a 	bl	8000b88 <__addsf3>
 80020b4:	6831      	ldr	r1, [r6, #0]
 80020b6:	f7fe fe6f 	bl	8000d98 <__aeabi_fmul>
 80020ba:	6869      	ldr	r1, [r5, #4]
 80020bc:	f7fe fe6c 	bl	8000d98 <__aeabi_fmul>
 80020c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80020c4:	f7fe fe68 	bl	8000d98 <__aeabi_fmul>
 80020c8:	4601      	mov	r1, r0
 80020ca:	68e8      	ldr	r0, [r5, #12]
 80020cc:	f7fe fd5c 	bl	8000b88 <__addsf3>
 80020d0:	462a      	mov	r2, r5
	saturation(-60, 60, &(robot.angle_pid->i));
 80020d2:	494d      	ldr	r1, [pc, #308]	; (8002208 <control_loop+0x2f0>)
	robot.angle_pid->i += ((robot.angle_pid->error + robot.angle_pid->prev_error) * time_delta_ms * robot.angle_pid->ki) / 2;
 80020d4:	f842 0f0c 	str.w	r0, [r2, #12]!
	saturation(-60, 60, &(robot.angle_pid->i));
 80020d8:	484c      	ldr	r0, [pc, #304]	; (800220c <control_loop+0x2f4>)
 80020da:	f7ff f981 	bl	80013e0 <saturation>

	// D angle
	float angle_d = robot.angle_pid->kd * (robot.angle_pid->measurement - robot.angle_pid->prev_measurement)/time_delta_ms;
 80020de:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80020e0:	69e9      	ldr	r1, [r5, #28]
 80020e2:	69a8      	ldr	r0, [r5, #24]
 80020e4:	f7fe fd4e 	bl	8000b84 <__aeabi_fsub>
 80020e8:	68a9      	ldr	r1, [r5, #8]
 80020ea:	f7fe fe55 	bl	8000d98 <__aeabi_fmul>
 80020ee:	6831      	ldr	r1, [r6, #0]
 80020f0:	f7fe ff06 	bl	8000f00 <__aeabi_fdiv>

	float pid = angle_p + robot.angle_pid->i + angle_d;
 80020f4:	68e9      	ldr	r1, [r5, #12]
	float angle_d = robot.angle_pid->kd * (robot.angle_pid->measurement - robot.angle_pid->prev_measurement)/time_delta_ms;
 80020f6:	4606      	mov	r6, r0
	float pid = angle_p + robot.angle_pid->i + angle_d;
 80020f8:	4648      	mov	r0, r9
 80020fa:	f7fe fd45 	bl	8000b88 <__addsf3>
 80020fe:	4601      	mov	r1, r0
 8002100:	4630      	mov	r0, r6
 8002102:	f7fe fd41 	bl	8000b88 <__addsf3>


	// rotation error
	float robot_angle = (360.0 * 20)/(2*3.14*15.5 * 1600.0) * (robot.stepper2->step_counter - robot.stepper1->step_counter);
 8002106:	68a3      	ldr	r3, [r4, #8]
	float pid = angle_p + robot.angle_pid->i + angle_d;
 8002108:	4605      	mov	r5, r0
	float robot_angle = (360.0 * 20)/(2*3.14*15.5 * 1600.0) * (robot.stepper2->step_counter - robot.stepper1->step_counter);
 800210a:	6998      	ldr	r0, [r3, #24]
 800210c:	6863      	ldr	r3, [r4, #4]
 800210e:	699b      	ldr	r3, [r3, #24]

	float rotation_speed = (robot.set_angle - robot_angle) * 5;
 8002110:	6a66      	ldr	r6, [r4, #36]	; 0x24
	float robot_angle = (360.0 * 20)/(2*3.14*15.5 * 1600.0) * (robot.stepper2->step_counter - robot.stepper1->step_counter);
 8002112:	1ac0      	subs	r0, r0, r3
 8002114:	f7fe f980 	bl	8000418 <__aeabi_i2d>
 8002118:	a329      	add	r3, pc, #164	; (adr r3, 80021c0 <control_loop+0x2a8>)
 800211a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211e:	f7fe f9e5 	bl	80004ec <__aeabi_dmul>
 8002122:	f7fe fcdb 	bl	8000adc <__aeabi_d2f>
 8002126:	4601      	mov	r1, r0
	float rotation_speed = (robot.set_angle - robot_angle) * 5;
 8002128:	4630      	mov	r0, r6
 800212a:	f7fe fd2b 	bl	8000b84 <__aeabi_fsub>
 800212e:	4938      	ldr	r1, [pc, #224]	; (8002210 <control_loop+0x2f8>)
 8002130:	f7fe fe32 	bl	8000d98 <__aeabi_fmul>
	saturation(-40, 40, &rotation_speed);
 8002134:	aa0b      	add	r2, sp, #44	; 0x2c
 8002136:	4937      	ldr	r1, [pc, #220]	; (8002214 <control_loop+0x2fc>)
	float rotation_speed = (robot.set_angle - robot_angle) * 5;
 8002138:	900b      	str	r0, [sp, #44]	; 0x2c
	saturation(-40, 40, &rotation_speed);
 800213a:	4837      	ldr	r0, [pc, #220]	; (8002218 <control_loop+0x300>)
 800213c:	f7ff f950 	bl	80013e0 <saturation>


	stepper_set_speed(robot.stepper1, pid - rotation_speed);
 8002140:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002142:	4628      	mov	r0, r5
 8002144:	f7fe fd1e 	bl	8000b84 <__aeabi_fsub>
 8002148:	4601      	mov	r1, r0
 800214a:	6860      	ldr	r0, [r4, #4]
 800214c:	f000 f8b8 	bl	80022c0 <stepper_set_speed>
	stepper_set_speed(robot.stepper2, pid + rotation_speed);
 8002150:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002152:	4628      	mov	r0, r5
 8002154:	f7fe fd18 	bl	8000b88 <__addsf3>
 8002158:	4601      	mov	r1, r0
 800215a:	68a0      	ldr	r0, [r4, #8]
 800215c:	f000 f8b0 	bl	80022c0 <stepper_set_speed>
//		}
//
//	}


	pid_step(robot.pos_pid);
 8002160:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002162:	f7ff fe7b 	bl	8001e5c <pid_step>
	pid_step(robot.angle_pid);
 8002166:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002168:	f7ff fe78 	bl	8001e5c <pid_step>
	pid_step(robot.target_speed_pid);
 800216c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800216e:	f7ff fe75 	bl	8001e5c <pid_step>


	if(robot.send_data){
 8002172:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002176:	b1db      	cbz	r3, 80021b0 <control_loop+0x298>
		uint8_t buffer[BUFFER_SIZE_TX];
		//uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "%.3f, %.3f, %.3f, %ld\r\n", robot.mpu->x_angle, mpu_get_acc_x_angle(robot.mpu), robot.mpu->gy, robot.encoder_angle);
		//uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "%.3f, %.3f, %.3f, %.3f, %.3f, %.3f, %.3f, %.3f, %.3f, %.3f\r\n", robot.mpu->x_angle, robot.target_speed_pid->error, target_angle_filtered, p_pos, robot.pos_pid->i, d_pos, speed, target_speed, p, d);
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "%.3f, %.3f, %.3f\r\n", robot.target_speed_pid->error, target_speed, target_angle_filtered);
 8002178:	4638      	mov	r0, r7
 800217a:	f7fe f95f 	bl	800043c <__aeabi_f2d>
 800217e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002182:	9808      	ldr	r0, [sp, #32]
 8002184:	f7fe f95a 	bl	800043c <__aeabi_f2d>
 8002188:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800218c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800218e:	6918      	ldr	r0, [r3, #16]
 8002190:	f7fe f954 	bl	800043c <__aeabi_f2d>
 8002194:	4a21      	ldr	r2, [pc, #132]	; (800221c <control_loop+0x304>)
 8002196:	e9cd 0100 	strd	r0, r1, [sp]
 800219a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800219e:	a80c      	add	r0, sp, #48	; 0x30
 80021a0:	f005 ff74 	bl	800808c <sniprintf>
		uart_send(&uart_interface, buffer, size, 0);
 80021a4:	2300      	movs	r3, #0
 80021a6:	b282      	uxth	r2, r0
 80021a8:	a90c      	add	r1, sp, #48	; 0x30
 80021aa:	481d      	ldr	r0, [pc, #116]	; (8002220 <control_loop+0x308>)
 80021ac:	f000 fc3b 	bl	8002a26 <uart_send>
	}
}
 80021b0:	f50d 7d0d 	add.w	sp, sp, #564	; 0x234
 80021b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80021b8:	0a3d70a4 	.word	0x0a3d70a4
 80021bc:	3fb0a3d7 	.word	0x3fb0a3d7
 80021c0:	aba1882e 	.word	0xaba1882e
 80021c4:	3fa7ab6b 	.word	0x3fa7ab6b
 80021c8:	20000814 	.word	0x20000814
 80021cc:	20000000 	.word	0x20000000
 80021d0:	453b8000 	.word	0x453b8000
 80021d4:	c53b8000 	.word	0xc53b8000
 80021d8:	20000808 	.word	0x20000808
 80021dc:	2000084c 	.word	0x2000084c
 80021e0:	42480000 	.word	0x42480000
 80021e4:	c2480000 	.word	0xc2480000
 80021e8:	3fe00000 	.word	0x3fe00000
 80021ec:	3f0ccccd 	.word	0x3f0ccccd
 80021f0:	bf0ccccd 	.word	0xbf0ccccd
 80021f4:	3e19999a 	.word	0x3e19999a
 80021f8:	be19999a 	.word	0xbe19999a
 80021fc:	3e4ccccd 	.word	0x3e4ccccd
 8002200:	be4ccccd 	.word	0xbe4ccccd
 8002204:	20000858 	.word	0x20000858
 8002208:	42700000 	.word	0x42700000
 800220c:	c2700000 	.word	0xc2700000
 8002210:	40a00000 	.word	0x40a00000
 8002214:	42200000 	.word	0x42200000
 8002218:	c2200000 	.word	0xc2200000
 800221c:	0800b2ab 	.word	0x0800b2ab
 8002220:	2000036c 	.word	0x2000036c

08002224 <HAL_I2C_MemRxCpltCallback>:




void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){   // DMA transfer complete mpu + encoder
 8002224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(hi2c == robot.mpu->hi2c){
 8002226:	4e16      	ldr	r6, [pc, #88]	; (8002280 <HAL_I2C_MemRxCpltCallback+0x5c>)
 8002228:	6834      	ldr	r4, [r6, #0]
 800222a:	6823      	ldr	r3, [r4, #0]
 800222c:	4283      	cmp	r3, r0
 800222e:	d126      	bne.n	800227e <HAL_I2C_MemRxCpltCallback+0x5a>
		robot.mpu->ax = (int16_t)((int16_t)I2C_DMA_buffer[0] << 8 | I2C_DMA_buffer[1]) * robot.mpu->acc_scale;
 8002230:	4d14      	ldr	r5, [pc, #80]	; (8002284 <HAL_I2C_MemRxCpltCallback+0x60>)
 8002232:	68e7      	ldr	r7, [r4, #12]
 8002234:	8828      	ldrh	r0, [r5, #0]
 8002236:	bac0      	revsh	r0, r0
 8002238:	f7fe fd5a 	bl	8000cf0 <__aeabi_i2f>
 800223c:	4639      	mov	r1, r7
 800223e:	f7fe fdab 	bl	8000d98 <__aeabi_fmul>
 8002242:	61e0      	str	r0, [r4, #28]
		robot.mpu->az = (int16_t)((int16_t)I2C_DMA_buffer[4] << 8 | I2C_DMA_buffer[5]) * robot.mpu->acc_scale;
 8002244:	88a8      	ldrh	r0, [r5, #4]
 8002246:	bac0      	revsh	r0, r0
 8002248:	f7fe fd52 	bl	8000cf0 <__aeabi_i2f>
 800224c:	4639      	mov	r1, r7
 800224e:	f7fe fda3 	bl	8000d98 <__aeabi_fmul>
 8002252:	6260      	str	r0, [r4, #36]	; 0x24
		robot.mpu->gy = ((int16_t)((int16_t)I2C_DMA_buffer[10] << 8 | I2C_DMA_buffer[11]) * robot.mpu->gyro_scale) - robot.mpu->gy_bias;
 8002254:	8968      	ldrh	r0, [r5, #10]
 8002256:	bac0      	revsh	r0, r0
 8002258:	f7fe fd4a 	bl	8000cf0 <__aeabi_i2f>
 800225c:	68a1      	ldr	r1, [r4, #8]
 800225e:	f7fe fd9b 	bl	8000d98 <__aeabi_fmul>
 8002262:	6961      	ldr	r1, [r4, #20]
 8002264:	f7fe fc8e 	bl	8000b84 <__aeabi_fsub>
 8002268:	62e0      	str	r0, [r4, #44]	; 0x2c
		mpu_calc_x_angle(robot.mpu);
 800226a:	4620      	mov	r0, r4
 800226c:	f7ff fd78 	bl	8001d60 <mpu_calc_x_angle>
		if(robot.control_on){
 8002270:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 8002274:	b11b      	cbz	r3, 800227e <HAL_I2C_MemRxCpltCallback+0x5a>
	}
	else if (hi2c == &hi2c2){  // encoder
		//calculate_encoder_angle();
	}

}
 8002276:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			control_loop();
 800227a:	f7ff be4d 	b.w	8001f18 <control_loop>
}
 800227e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002280:	20000814 	.word	0x20000814
 8002284:	200007fc 	.word	0x200007fc

08002288 <set_dir>:


extern volatile uint8_t spin_duration_ms;


static void set_dir(stepper_typedef *stepper, int8_t dir){
 8002288:	b510      	push	{r4, lr}
 800228a:	4604      	mov	r4, r0
	if(stepper->dir_polarity * dir == 1){
 800228c:	f890 202a 	ldrb.w	r2, [r0, #42]	; 0x2a
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 8002290:	6900      	ldr	r0, [r0, #16]
	if(stepper->dir_polarity * dir == 1){
 8002292:	b252      	sxtb	r2, r2
 8002294:	434a      	muls	r2, r1
 8002296:	2a01      	cmp	r2, #1
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 8002298:	8aa1      	ldrh	r1, [r4, #20]
	if(stepper->dir_polarity * dir == 1){
 800229a:	d108      	bne.n	80022ae <set_dir+0x26>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 800229c:	b289      	uxth	r1, r1
 800229e:	f001 fc73 	bl	8003b88 <HAL_GPIO_WritePin>
		stepper->dir = stepper->dir_polarity;
 80022a2:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	}
	else{
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
		stepper->dir = -stepper->dir_polarity;
 80022a6:	b25b      	sxtb	r3, r3
 80022a8:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	}
}
 80022ac:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	b289      	uxth	r1, r1
 80022b2:	f001 fc69 	bl	8003b88 <HAL_GPIO_WritePin>
		stepper->dir = -stepper->dir_polarity;
 80022b6:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 80022ba:	425b      	negs	r3, r3
 80022bc:	e7f3      	b.n	80022a6 <set_dir+0x1e>
	...

080022c0 <stepper_set_speed>:
}



void stepper_set_speed(stepper_typedef *stepper, float speed)
{
 80022c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80022c2:	4604      	mov	r4, r0
 80022c4:	9101      	str	r1, [sp, #4]
	saturation(-100, 100, &speed);
 80022c6:	4852      	ldr	r0, [pc, #328]	; (8002410 <stepper_set_speed+0x150>)
 80022c8:	4952      	ldr	r1, [pc, #328]	; (8002414 <stepper_set_speed+0x154>)
 80022ca:	aa01      	add	r2, sp, #4
 80022cc:	f7ff f888 	bl	80013e0 <saturation>

	stepper->speed = speed;
 80022d0:	9d01      	ldr	r5, [sp, #4]

	if(speed == 0){
 80022d2:	2100      	movs	r1, #0
 80022d4:	4628      	mov	r0, r5
	stepper->speed = speed;
 80022d6:	6265      	str	r5, [r4, #36]	; 0x24
	if(speed == 0){
 80022d8:	f7fe fef2 	bl	80010c0 <__aeabi_fcmpeq>
 80022dc:	b1f0      	cbz	r0, 800231c <stepper_set_speed+0x5c>
		stepper->on_off = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	7723      	strb	r3, [r4, #28]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 0);
 80022e2:	6862      	ldr	r2, [r4, #4]
 80022e4:	b95a      	cbnz	r2, 80022fe <stepper_set_speed+0x3e>
 80022e6:	6823      	ldr	r3, [r4, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_AUTORELOAD(stepper->htim, 1000);
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022f4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80022f6:	6822      	ldr	r2, [r4, #0]
 80022f8:	60d3      	str	r3, [r2, #12]
		if(speed > 0) set_dir(stepper, 1);
		else set_dir(stepper, -1);

	}

}
 80022fa:	b003      	add	sp, #12
 80022fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 0);
 80022fe:	6862      	ldr	r2, [r4, #4]
 8002300:	2a04      	cmp	r2, #4
 8002302:	d103      	bne.n	800230c <stepper_set_speed+0x4c>
 8002304:	6822      	ldr	r2, [r4, #0]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	6393      	str	r3, [r2, #56]	; 0x38
 800230a:	e7ef      	b.n	80022ec <stepper_set_speed+0x2c>
 800230c:	6862      	ldr	r2, [r4, #4]
 800230e:	2a08      	cmp	r2, #8
 8002310:	6822      	ldr	r2, [r4, #0]
 8002312:	6812      	ldr	r2, [r2, #0]
 8002314:	bf0c      	ite	eq
 8002316:	63d3      	streq	r3, [r2, #60]	; 0x3c
 8002318:	6413      	strne	r3, [r2, #64]	; 0x40
 800231a:	e7e7      	b.n	80022ec <stepper_set_speed+0x2c>
		stepper->on_off = 1;
 800231c:	2301      	movs	r3, #1
 800231e:	7723      	strb	r3, [r4, #28]
		speed = stepper->max_speed * (speed / 100.0);
 8002320:	8ae0      	ldrh	r0, [r4, #22]
 8002322:	b280      	uxth	r0, r0
 8002324:	f7fe f878 	bl	8000418 <__aeabi_i2d>
 8002328:	4606      	mov	r6, r0
 800232a:	4628      	mov	r0, r5
 800232c:	460f      	mov	r7, r1
 800232e:	f7fe f885 	bl	800043c <__aeabi_f2d>
 8002332:	2200      	movs	r2, #0
 8002334:	4b38      	ldr	r3, [pc, #224]	; (8002418 <stepper_set_speed+0x158>)
 8002336:	f7fe fa03 	bl	8000740 <__aeabi_ddiv>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4630      	mov	r0, r6
 8002340:	4639      	mov	r1, r7
 8002342:	f7fe f8d3 	bl	80004ec <__aeabi_dmul>
 8002346:	f7fe fbc9 	bl	8000adc <__aeabi_d2f>
 800234a:	4605      	mov	r5, r0
 800234c:	9001      	str	r0, [sp, #4]
		if(speed > stepper->max_speed) speed = stepper->max_speed;
 800234e:	8ae0      	ldrh	r0, [r4, #22]
 8002350:	b280      	uxth	r0, r0
 8002352:	f7fe fccd 	bl	8000cf0 <__aeabi_i2f>
 8002356:	4601      	mov	r1, r0
 8002358:	4628      	mov	r0, r5
 800235a:	f7fe fed9 	bl	8001110 <__aeabi_fcmpgt>
 800235e:	b120      	cbz	r0, 800236a <stepper_set_speed+0xaa>
 8002360:	8ae0      	ldrh	r0, [r4, #22]
 8002362:	b280      	uxth	r0, r0
 8002364:	f7fe fcc0 	bl	8000ce8 <__aeabi_ui2f>
 8002368:	9001      	str	r0, [sp, #4]
		if(speed < -stepper->max_speed) speed = -stepper->max_speed;
 800236a:	8ae0      	ldrh	r0, [r4, #22]
 800236c:	b280      	uxth	r0, r0
 800236e:	4240      	negs	r0, r0
 8002370:	f7fe fcbe 	bl	8000cf0 <__aeabi_i2f>
 8002374:	9901      	ldr	r1, [sp, #4]
 8002376:	f7fe fecb 	bl	8001110 <__aeabi_fcmpgt>
 800237a:	b128      	cbz	r0, 8002388 <stepper_set_speed+0xc8>
 800237c:	8ae0      	ldrh	r0, [r4, #22]
 800237e:	b280      	uxth	r0, r0
 8002380:	4240      	negs	r0, r0
 8002382:	f7fe fcb5 	bl	8000cf0 <__aeabi_i2f>
 8002386:	9001      	str	r0, [sp, #4]
		if(speed > 0 && speed < 16) speed = 16;
 8002388:	9e01      	ldr	r6, [sp, #4]
 800238a:	2100      	movs	r1, #0
 800238c:	4630      	mov	r0, r6
 800238e:	f7fe febf 	bl	8001110 <__aeabi_fcmpgt>
 8002392:	b138      	cbz	r0, 80023a4 <stepper_set_speed+0xe4>
 8002394:	f04f 4583 	mov.w	r5, #1098907648	; 0x41800000
 8002398:	4630      	mov	r0, r6
 800239a:	4629      	mov	r1, r5
 800239c:	f7fe fe9a 	bl	80010d4 <__aeabi_fcmplt>
 80023a0:	b100      	cbz	r0, 80023a4 <stepper_set_speed+0xe4>
 80023a2:	9501      	str	r5, [sp, #4]
		if(speed < 0 && speed >-16) speed = -16;
 80023a4:	9e01      	ldr	r6, [sp, #4]
 80023a6:	2100      	movs	r1, #0
 80023a8:	4630      	mov	r0, r6
 80023aa:	f7fe fe93 	bl	80010d4 <__aeabi_fcmplt>
 80023ae:	b130      	cbz	r0, 80023be <stepper_set_speed+0xfe>
 80023b0:	4d1a      	ldr	r5, [pc, #104]	; (800241c <stepper_set_speed+0x15c>)
 80023b2:	4630      	mov	r0, r6
 80023b4:	4629      	mov	r1, r5
 80023b6:	f7fe feab 	bl	8001110 <__aeabi_fcmpgt>
 80023ba:	b100      	cbz	r0, 80023be <stepper_set_speed+0xfe>
 80023bc:	9501      	str	r5, [sp, #4]
		uint16_t counter = (1.0/abs(speed)) * SEC2uSEC;
 80023be:	9d01      	ldr	r5, [sp, #4]
 80023c0:	4628      	mov	r0, r5
 80023c2:	f7fe feaf 	bl	8001124 <__aeabi_f2iz>
 80023c6:	2800      	cmp	r0, #0
 80023c8:	bfb8      	it	lt
 80023ca:	4240      	neglt	r0, r0
 80023cc:	f7fe f824 	bl	8000418 <__aeabi_i2d>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	2000      	movs	r0, #0
 80023d6:	4912      	ldr	r1, [pc, #72]	; (8002420 <stepper_set_speed+0x160>)
 80023d8:	f7fe f9b2 	bl	8000740 <__aeabi_ddiv>
 80023dc:	a30a      	add	r3, pc, #40	; (adr r3, 8002408 <stepper_set_speed+0x148>)
 80023de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e2:	f7fe f883 	bl	80004ec <__aeabi_dmul>
 80023e6:	f7fe fb59 	bl	8000a9c <__aeabi_d2uiz>
		stepper->new_counter = counter;
 80023ea:	b280      	uxth	r0, r0
 80023ec:	6220      	str	r0, [r4, #32]
		if(speed > 0) set_dir(stepper, 1);
 80023ee:	2100      	movs	r1, #0
 80023f0:	4628      	mov	r0, r5
 80023f2:	f7fe fe8d 	bl	8001110 <__aeabi_fcmpgt>
 80023f6:	b120      	cbz	r0, 8002402 <stepper_set_speed+0x142>
 80023f8:	2101      	movs	r1, #1
		else set_dir(stepper, -1);
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7ff ff44 	bl	8002288 <set_dir>
}
 8002400:	e77b      	b.n	80022fa <stepper_set_speed+0x3a>
		else set_dir(stepper, -1);
 8002402:	f04f 31ff 	mov.w	r1, #4294967295
 8002406:	e7f8      	b.n	80023fa <stepper_set_speed+0x13a>
 8002408:	00000000 	.word	0x00000000
 800240c:	412e8480 	.word	0x412e8480
 8002410:	c2c80000 	.word	0xc2c80000
 8002414:	42c80000 	.word	0x42c80000
 8002418:	40590000 	.word	0x40590000
 800241c:	c1800000 	.word	0xc1800000
 8002420:	3ff00000 	.word	0x3ff00000

08002424 <stepper_enable.part.0>:
void stepper_enable(stepper_typedef *stepper, bool en)
 8002424:	b538      	push	{r3, r4, r5, lr}
 8002426:	4604      	mov	r4, r0
		stepper_set_speed(stepper, 0);
 8002428:	2500      	movs	r5, #0
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_SET);
 800242a:	6880      	ldr	r0, [r0, #8]
 800242c:	89a1      	ldrh	r1, [r4, #12]
 800242e:	2201      	movs	r2, #1
 8002430:	b289      	uxth	r1, r1
 8002432:	f001 fba9 	bl	8003b88 <HAL_GPIO_WritePin>
		stepper_set_speed(stepper, 0);
 8002436:	4629      	mov	r1, r5
 8002438:	4620      	mov	r0, r4
 800243a:	f7ff ff41 	bl	80022c0 <stepper_set_speed>
		stepper->enable = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		stepper->on_off = 0;
 8002444:	7723      	strb	r3, [r4, #28]
		stepper->speed = 0;
 8002446:	6265      	str	r5, [r4, #36]	; 0x24
}
 8002448:	bd38      	pop	{r3, r4, r5, pc}

0800244a <stepper_enable>:
{
 800244a:	b510      	push	{r4, lr}
 800244c:	4604      	mov	r4, r0
	if(en){
 800244e:	b149      	cbz	r1, 8002464 <stepper_enable+0x1a>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_RESET);
 8002450:	6880      	ldr	r0, [r0, #8]
 8002452:	89a1      	ldrh	r1, [r4, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	b289      	uxth	r1, r1
 8002458:	f001 fb96 	bl	8003b88 <HAL_GPIO_WritePin>
		stepper->enable = 1;
 800245c:	2301      	movs	r3, #1
 800245e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
 8002462:	bd10      	pop	{r4, pc}
 8002464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002468:	f7ff bfdc 	b.w	8002424 <stepper_enable.part.0>

0800246c <stepper_init>:
{
 800246c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246e:	460d      	mov	r5, r1
 8002470:	4616      	mov	r6, r2
	stepper->htim = htim;
 8002472:	6005      	str	r5, [r0, #0]
{
 8002474:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	stepper->Channel = Channel;
 8002478:	6046      	str	r6, [r0, #4]
	stepper->EN_Port = EN_Port;
 800247a:	6083      	str	r3, [r0, #8]
	stepper->DIR_Port = DIR_Port;
 800247c:	9b07      	ldr	r3, [sp, #28]
	stepper->EN_Pin = EN_Pin;
 800247e:	8187      	strh	r7, [r0, #12]
	stepper->DIR_Port = DIR_Port;
 8002480:	6103      	str	r3, [r0, #16]
	stepper->step_counter = 0;
 8002482:	2300      	movs	r3, #0
{
 8002484:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 8002488:	4604      	mov	r4, r0
	stepper->DIR_Pin = DIR_Pin;
 800248a:	8281      	strh	r1, [r0, #20]
	stepper->step_counter = 0;
 800248c:	6183      	str	r3, [r0, #24]
	stepper->on_off = 0;
 800248e:	7703      	strb	r3, [r0, #28]
	stepper-> new_counter = 65000;
 8002490:	f64f 53e8 	movw	r3, #65000	; 0xfde8
	stepper_set_speed(stepper, 0);
 8002494:	2700      	movs	r7, #0
{
 8002496:	f99d 2028 	ldrsb.w	r2, [sp, #40]	; 0x28
	stepper-> new_counter = 65000;
 800249a:	6203      	str	r3, [r0, #32]
	stepper->max_speed = max_speed;
 800249c:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
	stepper->dir_polarity = dir_polarity;
 80024a0:	f880 202a 	strb.w	r2, [r0, #42]	; 0x2a
	set_dir(stepper, 1);
 80024a4:	2101      	movs	r1, #1
	stepper->max_speed = max_speed;
 80024a6:	82c3      	strh	r3, [r0, #22]
	set_dir(stepper, 1);
 80024a8:	f7ff feee 	bl	8002288 <set_dir>
	if(en){
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7ff ffb9 	bl	8002424 <stepper_enable.part.0>
	stepper_set_speed(stepper, 0);
 80024b2:	4639      	mov	r1, r7
 80024b4:	4620      	mov	r0, r4
 80024b6:	f7ff ff03 	bl	80022c0 <stepper_set_speed>
	HAL_TIM_Base_Start_IT(htim);
 80024ba:	4628      	mov	r0, r5
	stepper->speed = 0;
 80024bc:	6267      	str	r7, [r4, #36]	; 0x24
	HAL_TIM_Base_Start_IT(htim);
 80024be:	f003 fb07 	bl	8005ad0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(htim, Channel);
 80024c2:	4631      	mov	r1, r6
 80024c4:	4628      	mov	r0, r5
}
 80024c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_TIM_PWM_Start(htim, Channel);
 80024ca:	f003 bde3 	b.w	8006094 <HAL_TIM_PWM_Start>

080024ce <stepper_update>:


void stepper_update(stepper_typedef *stepper)
{
	if(stepper->on_off){
 80024ce:	7f03      	ldrb	r3, [r0, #28]
 80024d0:	b32b      	cbz	r3, 800251e <stepper_update+0x50>
		stepper->step_counter += stepper->dir;
 80024d2:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80024d6:	6982      	ldr	r2, [r0, #24]
 80024d8:	b25b      	sxtb	r3, r3
 80024da:	4413      	add	r3, r2
 80024dc:	6183      	str	r3, [r0, #24]

		__HAL_TIM_SET_AUTORELOAD(stepper->htim, stepper->new_counter);
 80024de:	6a02      	ldr	r2, [r0, #32]
 80024e0:	6803      	ldr	r3, [r0, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80024e6:	6a02      	ldr	r2, [r0, #32]
 80024e8:	6803      	ldr	r3, [r0, #0]
 80024ea:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 80024ec:	6843      	ldr	r3, [r0, #4]
 80024ee:	b923      	cbnz	r3, 80024fa <stepper_update+0x2c>
 80024f0:	2264      	movs	r2, #100	; 0x64
 80024f2:	6803      	ldr	r3, [r0, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	635a      	str	r2, [r3, #52]	; 0x34
 80024f8:	4770      	bx	lr
 80024fa:	6843      	ldr	r3, [r0, #4]
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d104      	bne.n	800250a <stepper_update+0x3c>
 8002500:	2264      	movs	r2, #100	; 0x64
 8002502:	6803      	ldr	r3, [r0, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	639a      	str	r2, [r3, #56]	; 0x38
 8002508:	4770      	bx	lr
 800250a:	6843      	ldr	r3, [r0, #4]
 800250c:	6802      	ldr	r2, [r0, #0]
 800250e:	2b08      	cmp	r3, #8
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	f04f 0364 	mov.w	r3, #100	; 0x64
 8002516:	d101      	bne.n	800251c <stepper_update+0x4e>
 8002518:	63d3      	str	r3, [r2, #60]	; 0x3c
 800251a:	4770      	bx	lr
 800251c:	6413      	str	r3, [r2, #64]	; 0x40
	}
}
 800251e:	4770      	bx	lr

08002520 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002520:	4b0e      	ldr	r3, [pc, #56]	; (800255c <HAL_MspInit+0x3c>)
{
 8002522:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	619a      	str	r2, [r3, #24]
 800252c:	699a      	ldr	r2, [r3, #24]
 800252e:	f002 0201 	and.w	r2, r2, #1
 8002532:	9200      	str	r2, [sp, #0]
 8002534:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002536:	69da      	ldr	r2, [r3, #28]
 8002538:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800253c:	61da      	str	r2, [r3, #28]
 800253e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002540:	4a07      	ldr	r2, [pc, #28]	; (8002560 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002546:	9301      	str	r3, [sp, #4]
 8002548:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800254a:	6853      	ldr	r3, [r2, #4]
 800254c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002550:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002554:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002556:	b002      	add	sp, #8
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	40010000 	.word	0x40010000

08002564 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002564:	e7fe      	b.n	8002564 <NMI_Handler>

08002566 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002566:	e7fe      	b.n	8002566 <HardFault_Handler>

08002568 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <MemManage_Handler>

0800256a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800256a:	e7fe      	b.n	800256a <BusFault_Handler>

0800256c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <UsageFault_Handler>

0800256e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800256e:	4770      	bx	lr

08002570 <DebugMon_Handler>:
 8002570:	4770      	bx	lr

08002572 <PendSV_Handler>:
 8002572:	4770      	bx	lr

08002574 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002574:	f000 bdfa 	b.w	800316c <HAL_IncTick>

08002578 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002578:	4801      	ldr	r0, [pc, #4]	; (8002580 <DMA1_Channel4_IRQHandler+0x8>)
 800257a:	f001 b993 	b.w	80038a4 <HAL_DMA_IRQHandler>
 800257e:	bf00      	nop
 8002580:	200009cc 	.word	0x200009cc

08002584 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002584:	4801      	ldr	r0, [pc, #4]	; (800258c <DMA1_Channel5_IRQHandler+0x8>)
 8002586:	f001 b98d 	b.w	80038a4 <HAL_DMA_IRQHandler>
 800258a:	bf00      	nop
 800258c:	20000988 	.word	0x20000988

08002590 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002590:	4801      	ldr	r0, [pc, #4]	; (8002598 <DMA1_Channel7_IRQHandler+0x8>)
 8002592:	f001 b987 	b.w	80038a4 <HAL_DMA_IRQHandler>
 8002596:	bf00      	nop
 8002598:	20000224 	.word	0x20000224

0800259c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800259c:	4801      	ldr	r0, [pc, #4]	; (80025a4 <ADC1_2_IRQHandler+0x8>)
 800259e:	f000 be0d 	b.w	80031bc <HAL_ADC_IRQHandler>
 80025a2:	bf00      	nop
 80025a4:	200001f4 	.word	0x200001f4

080025a8 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025a8:	4801      	ldr	r0, [pc, #4]	; (80025b0 <TIM1_UP_IRQHandler+0x8>)
 80025aa:	f003 bac0 	b.w	8005b2e <HAL_TIM_IRQHandler>
 80025ae:	bf00      	nop
 80025b0:	20000868 	.word	0x20000868

080025b4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025b4:	4801      	ldr	r0, [pc, #4]	; (80025bc <TIM2_IRQHandler+0x8>)
 80025b6:	f003 baba 	b.w	8005b2e <HAL_TIM_IRQHandler>
 80025ba:	bf00      	nop
 80025bc:	200008b0 	.word	0x200008b0

080025c0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025c0:	4801      	ldr	r0, [pc, #4]	; (80025c8 <TIM3_IRQHandler+0x8>)
 80025c2:	f003 bab4 	b.w	8005b2e <HAL_TIM_IRQHandler>
 80025c6:	bf00      	nop
 80025c8:	200008f8 	.word	0x200008f8

080025cc <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025cc:	4801      	ldr	r0, [pc, #4]	; (80025d4 <TIM4_IRQHandler+0x8>)
 80025ce:	f003 baae 	b.w	8005b2e <HAL_TIM_IRQHandler>
 80025d2:	bf00      	nop
 80025d4:	20000940 	.word	0x20000940

080025d8 <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80025d8:	4801      	ldr	r0, [pc, #4]	; (80025e0 <I2C2_EV_IRQHandler+0x8>)
 80025da:	f002 bab7 	b.w	8004b4c <HAL_I2C_EV_IRQHandler>
 80025de:	bf00      	nop
 80025e0:	200002bc 	.word	0x200002bc

080025e4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025e4:	4801      	ldr	r0, [pc, #4]	; (80025ec <USART1_IRQHandler+0x8>)
 80025e6:	f003 bf73 	b.w	80064d0 <HAL_UART_IRQHandler>
 80025ea:	bf00      	nop
 80025ec:	20000a10 	.word	0x20000a10

080025f0 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80025f0:	2001      	movs	r0, #1
 80025f2:	4770      	bx	lr

080025f4 <_kill>:

int _kill(int pid, int sig)
{
 80025f4:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025f6:	f005 feb9 	bl	800836c <__errno>
 80025fa:	2316      	movs	r3, #22
 80025fc:	6003      	str	r3, [r0, #0]
  return -1;
}
 80025fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002602:	bd08      	pop	{r3, pc}

08002604 <_exit>:

void _exit (int status)
{
 8002604:	b508      	push	{r3, lr}
  errno = EINVAL;
 8002606:	f005 feb1 	bl	800836c <__errno>
 800260a:	2316      	movs	r3, #22
 800260c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800260e:	e7fe      	b.n	800260e <_exit+0xa>

08002610 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002610:	b570      	push	{r4, r5, r6, lr}
 8002612:	460d      	mov	r5, r1
 8002614:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002616:	460e      	mov	r6, r1
 8002618:	1b73      	subs	r3, r6, r5
 800261a:	429c      	cmp	r4, r3
 800261c:	dc01      	bgt.n	8002622 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800261e:	4620      	mov	r0, r4
 8002620:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8002622:	f3af 8000 	nop.w
 8002626:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800262a:	e7f5      	b.n	8002618 <_read+0x8>

0800262c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800262c:	b570      	push	{r4, r5, r6, lr}
 800262e:	460d      	mov	r5, r1
 8002630:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002632:	460e      	mov	r6, r1
 8002634:	1b73      	subs	r3, r6, r5
 8002636:	429c      	cmp	r4, r3
 8002638:	dc01      	bgt.n	800263e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800263a:	4620      	mov	r0, r4
 800263c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800263e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8002642:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002646:	e7f5      	b.n	8002634 <_write+0x8>

08002648 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002648:	f04f 30ff 	mov.w	r0, #4294967295
 800264c:	4770      	bx	lr

0800264e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800264e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  return 0;
}
 8002652:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8002654:	604b      	str	r3, [r1, #4]
}
 8002656:	4770      	bx	lr

08002658 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002658:	2001      	movs	r0, #1
 800265a:	4770      	bx	lr

0800265c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800265c:	2000      	movs	r0, #0
 800265e:	4770      	bx	lr

08002660 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002660:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <_sbrk+0x30>)
{
 8002662:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8002664:	6811      	ldr	r1, [r2, #0]
{
 8002666:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002668:	b909      	cbnz	r1, 800266e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800266a:	490a      	ldr	r1, [pc, #40]	; (8002694 <_sbrk+0x34>)
 800266c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800266e:	6810      	ldr	r0, [r2, #0]
 8002670:	4909      	ldr	r1, [pc, #36]	; (8002698 <_sbrk+0x38>)
 8002672:	4c0a      	ldr	r4, [pc, #40]	; (800269c <_sbrk+0x3c>)
 8002674:	4403      	add	r3, r0
 8002676:	1b09      	subs	r1, r1, r4
 8002678:	428b      	cmp	r3, r1
 800267a:	d906      	bls.n	800268a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 800267c:	f005 fe76 	bl	800836c <__errno>
 8002680:	230c      	movs	r3, #12
 8002682:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002684:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002688:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800268a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800268c:	e7fc      	b.n	8002688 <_sbrk+0x28>
 800268e:	bf00      	nop
 8002690:	20000864 	.word	0x20000864
 8002694:	20000ba8 	.word	0x20000ba8
 8002698:	20005000 	.word	0x20005000
 800269c:	00000400 	.word	0x00000400

080026a0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a0:	4770      	bx	lr
	...

080026a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80026a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026a6:	2210      	movs	r2, #16
 80026a8:	2100      	movs	r1, #0
 80026aa:	a802      	add	r0, sp, #8
 80026ac:	f005 fdfa 	bl	80082a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 7199;
 80026b0:	f641 421f 	movw	r2, #7199	; 0x1c1f
  htim1.Instance = TIM1;
 80026b4:	4814      	ldr	r0, [pc, #80]	; (8002708 <MX_TIM1_Init+0x64>)
  htim1.Init.Prescaler = 7199;
 80026b6:	4915      	ldr	r1, [pc, #84]	; (800270c <MX_TIM1_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b8:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 7199;
 80026ba:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 9999;
 80026be:	f242 720f 	movw	r2, #9999	; 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c2:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c6:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ca:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ce:	6083      	str	r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026d0:	f003 fb02 	bl	8005cd8 <HAL_TIM_Base_Init>
 80026d4:	b108      	cbz	r0, 80026da <MX_TIM1_Init+0x36>
  {
    Error_Handler();
 80026d6:	f7fe ffeb 	bl	80016b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026de:	480a      	ldr	r0, [pc, #40]	; (8002708 <MX_TIM1_Init+0x64>)
 80026e0:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e2:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026e4:	f003 fbdf 	bl	8005ea6 <HAL_TIM_ConfigClockSource>
 80026e8:	b108      	cbz	r0, 80026ee <MX_TIM1_Init+0x4a>
  {
    Error_Handler();
 80026ea:	f7fe ffe1 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ee:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026f0:	4669      	mov	r1, sp
 80026f2:	4805      	ldr	r0, [pc, #20]	; (8002708 <MX_TIM1_Init+0x64>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f4:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026f8:	f003 fcce 	bl	8006098 <HAL_TIMEx_MasterConfigSynchronization>
 80026fc:	b108      	cbz	r0, 8002702 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80026fe:	f7fe ffd7 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002702:	b007      	add	sp, #28
 8002704:	f85d fb04 	ldr.w	pc, [sp], #4
 8002708:	20000868 	.word	0x20000868
 800270c:	40012c00 	.word	0x40012c00

08002710 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002710:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002712:	2210      	movs	r2, #16
 8002714:	2100      	movs	r1, #0
 8002716:	a802      	add	r0, sp, #8
 8002718:	f005 fdc4 	bl	80082a4 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 7199;
 800271c:	f641 421f 	movw	r2, #7199	; 0x1c1f
  htim4.Instance = TIM4;
 8002720:	4813      	ldr	r0, [pc, #76]	; (8002770 <MX_TIM4_Init+0x60>)
  htim4.Init.Prescaler = 7199;
 8002722:	4914      	ldr	r1, [pc, #80]	; (8002774 <MX_TIM4_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002724:	2300      	movs	r3, #0
  htim4.Init.Prescaler = 7199;
 8002726:	e9c0 1200 	strd	r1, r2, [r0]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 39;
 800272a:	2227      	movs	r2, #39	; 0x27
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800272c:	e9cd 3300 	strd	r3, r3, [sp]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002730:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002734:	6083      	str	r3, [r0, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002736:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002738:	f003 face 	bl	8005cd8 <HAL_TIM_Base_Init>
 800273c:	b108      	cbz	r0, 8002742 <MX_TIM4_Init+0x32>
  {
    Error_Handler();
 800273e:	f7fe ffb7 	bl	80016b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002746:	480a      	ldr	r0, [pc, #40]	; (8002770 <MX_TIM4_Init+0x60>)
 8002748:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800274a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800274c:	f003 fbab 	bl	8005ea6 <HAL_TIM_ConfigClockSource>
 8002750:	b108      	cbz	r0, 8002756 <MX_TIM4_Init+0x46>
  {
    Error_Handler();
 8002752:	f7fe ffad 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002756:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002758:	4669      	mov	r1, sp
 800275a:	4805      	ldr	r0, [pc, #20]	; (8002770 <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275c:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002760:	f003 fc9a 	bl	8006098 <HAL_TIMEx_MasterConfigSynchronization>
 8002764:	b108      	cbz	r0, 800276a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002766:	f7fe ffa3 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800276a:	b007      	add	sp, #28
 800276c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002770:	20000940 	.word	0x20000940
 8002774:	40000800 	.word	0x40000800

08002778 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002778:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM1)
 800277a:	6803      	ldr	r3, [r0, #0]
 800277c:	4a2b      	ldr	r2, [pc, #172]	; (800282c <HAL_TIM_Base_MspInit+0xb4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d114      	bne.n	80027ac <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002782:	4b2b      	ldr	r3, [pc, #172]	; (8002830 <HAL_TIM_Base_MspInit+0xb8>)

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002784:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002786:	699a      	ldr	r2, [r3, #24]
 8002788:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800278c:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800278e:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002790:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002792:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800279c:	f000 ff58 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80027a0:	2019      	movs	r0, #25
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027a2:	b005      	add	sp, #20
 80027a4:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80027a8:	f000 bf82 	b.w	80036b0 <HAL_NVIC_EnableIRQ>
  else if(tim_baseHandle->Instance==TIM2)
 80027ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b0:	d111      	bne.n	80027d6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027b2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80027b6:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027b8:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027c0:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027c2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027c4:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027ce:	f000 ff3f 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027d2:	201c      	movs	r0, #28
 80027d4:	e7e5      	b.n	80027a2 <HAL_TIM_Base_MspInit+0x2a>
  else if(tim_baseHandle->Instance==TIM3)
 80027d6:	4a17      	ldr	r2, [pc, #92]	; (8002834 <HAL_TIM_Base_MspInit+0xbc>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d110      	bne.n	80027fe <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027dc:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_TIM_Base_MspInit+0xb8>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027de:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e0:	69da      	ldr	r2, [r3, #28]
 80027e2:	f042 0202 	orr.w	r2, r2, #2
 80027e6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027e8:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ea:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027ec:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027f6:	f000 ff2b 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027fa:	201d      	movs	r0, #29
 80027fc:	e7d1      	b.n	80027a2 <HAL_TIM_Base_MspInit+0x2a>
  else if(tim_baseHandle->Instance==TIM4)
 80027fe:	4a0e      	ldr	r2, [pc, #56]	; (8002838 <HAL_TIM_Base_MspInit+0xc0>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d110      	bne.n	8002826 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002804:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_TIM_Base_MspInit+0xb8>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002806:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002808:	69da      	ldr	r2, [r3, #28]
 800280a:	f042 0204 	orr.w	r2, r2, #4
 800280e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002810:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002812:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002814:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	9303      	str	r3, [sp, #12]
 800281c:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800281e:	f000 ff17 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002822:	201e      	movs	r0, #30
 8002824:	e7bd      	b.n	80027a2 <HAL_TIM_Base_MspInit+0x2a>
}
 8002826:	b005      	add	sp, #20
 8002828:	f85d fb04 	ldr.w	pc, [sp], #4
 800282c:	40012c00 	.word	0x40012c00
 8002830:	40021000 	.word	0x40021000
 8002834:	40000400 	.word	0x40000400
 8002838:	40000800 	.word	0x40000800

0800283c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800283c:	b510      	push	{r4, lr}
 800283e:	4604      	mov	r4, r0
 8002840:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002842:	2210      	movs	r2, #16
 8002844:	2100      	movs	r1, #0
 8002846:	a802      	add	r0, sp, #8
 8002848:	f005 fd2c 	bl	80082a4 <memset>
  if(timHandle->Instance==TIM2)
 800284c:	6823      	ldr	r3, [r4, #0]
 800284e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002852:	d115      	bne.n	8002880 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002858:	699a      	ldr	r2, [r3, #24]
 800285a:	f042 0204 	orr.w	r2, r2, #4
 800285e:	619a      	str	r2, [r3, #24]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	9b00      	ldr	r3, [sp, #0]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP1_Pin;
 800286a:	2301      	movs	r3, #1

    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = STEP2_Pin;
 800286c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286e:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 8002870:	480b      	ldr	r0, [pc, #44]	; (80028a0 <HAL_TIM_MspPostInit+0x64>)
 8002872:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002874:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002876:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 8002878:	f001 f8ac 	bl	80039d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800287c:	b006      	add	sp, #24
 800287e:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM3)
 8002880:	4a08      	ldr	r2, [pc, #32]	; (80028a4 <HAL_TIM_MspPostInit+0x68>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d1fa      	bne.n	800287c <HAL_TIM_MspPostInit+0x40>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <HAL_TIM_MspPostInit+0x6c>)
 8002888:	699a      	ldr	r2, [r3, #24]
 800288a:	f042 0204 	orr.w	r2, r2, #4
 800288e:	619a      	str	r2, [r3, #24]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	9301      	str	r3, [sp, #4]
 8002898:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STEP2_Pin;
 800289a:	2340      	movs	r3, #64	; 0x40
 800289c:	e7e6      	b.n	800286c <HAL_TIM_MspPostInit+0x30>
 800289e:	bf00      	nop
 80028a0:	40010800 	.word	0x40010800
 80028a4:	40000400 	.word	0x40000400
 80028a8:	40021000 	.word	0x40021000

080028ac <MX_TIM2_Init>:
{
 80028ac:	b510      	push	{r4, lr}
 80028ae:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028b0:	2210      	movs	r2, #16
 80028b2:	2100      	movs	r1, #0
 80028b4:	a803      	add	r0, sp, #12
 80028b6:	f005 fcf5 	bl	80082a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ba:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028bc:	221c      	movs	r2, #28
 80028be:	4621      	mov	r1, r4
 80028c0:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c4:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028c8:	f005 fcec 	bl	80082a4 <memset>
  htim2.Init.Prescaler = 71;
 80028cc:	2347      	movs	r3, #71	; 0x47
 80028ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80028d2:	481d      	ldr	r0, [pc, #116]	; (8002948 <MX_TIM2_Init+0x9c>)
  htim2.Init.Prescaler = 71;
 80028d4:	e9c0 2300 	strd	r2, r3, [r0]
  htim2.Init.Period = 65535;
 80028d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028dc:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028de:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028e4:	f003 f9f8 	bl	8005cd8 <HAL_TIM_Base_Init>
 80028e8:	b108      	cbz	r0, 80028ee <MX_TIM2_Init+0x42>
    Error_Handler();
 80028ea:	f7fe fee1 	bl	80016b0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028f2:	4815      	ldr	r0, [pc, #84]	; (8002948 <MX_TIM2_Init+0x9c>)
 80028f4:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f6:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028f8:	f003 fad5 	bl	8005ea6 <HAL_TIM_ConfigClockSource>
 80028fc:	b108      	cbz	r0, 8002902 <MX_TIM2_Init+0x56>
    Error_Handler();
 80028fe:	f7fe fed7 	bl	80016b0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002902:	4811      	ldr	r0, [pc, #68]	; (8002948 <MX_TIM2_Init+0x9c>)
 8002904:	f003 fa14 	bl	8005d30 <HAL_TIM_PWM_Init>
 8002908:	b108      	cbz	r0, 800290e <MX_TIM2_Init+0x62>
    Error_Handler();
 800290a:	f7fe fed1 	bl	80016b0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800290e:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <MX_TIM2_Init+0x9c>)
 8002912:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002914:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002918:	f003 fbbe 	bl	8006098 <HAL_TIMEx_MasterConfigSynchronization>
 800291c:	b108      	cbz	r0, 8002922 <MX_TIM2_Init+0x76>
    Error_Handler();
 800291e:	f7fe fec7 	bl	80016b0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002922:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002924:	2200      	movs	r2, #0
 8002926:	4808      	ldr	r0, [pc, #32]	; (8002948 <MX_TIM2_Init+0x9c>)
 8002928:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 800292a:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800292e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002930:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002932:	f003 fa55 	bl	8005de0 <HAL_TIM_PWM_ConfigChannel>
 8002936:	b108      	cbz	r0, 800293c <MX_TIM2_Init+0x90>
    Error_Handler();
 8002938:	f7fe feba 	bl	80016b0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800293c:	4802      	ldr	r0, [pc, #8]	; (8002948 <MX_TIM2_Init+0x9c>)
 800293e:	f7ff ff7d 	bl	800283c <HAL_TIM_MspPostInit>
}
 8002942:	b00e      	add	sp, #56	; 0x38
 8002944:	bd10      	pop	{r4, pc}
 8002946:	bf00      	nop
 8002948:	200008b0 	.word	0x200008b0

0800294c <MX_TIM3_Init>:
{
 800294c:	b510      	push	{r4, lr}
 800294e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002950:	2210      	movs	r2, #16
 8002952:	2100      	movs	r1, #0
 8002954:	a803      	add	r0, sp, #12
 8002956:	f005 fca5 	bl	80082a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800295a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800295c:	221c      	movs	r2, #28
 800295e:	4621      	mov	r1, r4
 8002960:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002964:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002968:	f005 fc9c 	bl	80082a4 <memset>
  htim3.Init.Prescaler = 71;
 800296c:	2347      	movs	r3, #71	; 0x47
  htim3.Instance = TIM3;
 800296e:	481d      	ldr	r0, [pc, #116]	; (80029e4 <MX_TIM3_Init+0x98>)
  htim3.Init.Prescaler = 71;
 8002970:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <MX_TIM3_Init+0x9c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002972:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 71;
 8002974:	e9c0 2300 	strd	r2, r3, [r0]
  htim3.Init.Period = 65535;
 8002978:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	6184      	str	r4, [r0, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800297e:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002982:	f003 f9a9 	bl	8005cd8 <HAL_TIM_Base_Init>
 8002986:	b108      	cbz	r0, 800298c <MX_TIM3_Init+0x40>
    Error_Handler();
 8002988:	f7fe fe92 	bl	80016b0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800298c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002990:	4814      	ldr	r0, [pc, #80]	; (80029e4 <MX_TIM3_Init+0x98>)
 8002992:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002994:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002996:	f003 fa86 	bl	8005ea6 <HAL_TIM_ConfigClockSource>
 800299a:	b108      	cbz	r0, 80029a0 <MX_TIM3_Init+0x54>
    Error_Handler();
 800299c:	f7fe fe88 	bl	80016b0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80029a0:	4810      	ldr	r0, [pc, #64]	; (80029e4 <MX_TIM3_Init+0x98>)
 80029a2:	f003 f9c5 	bl	8005d30 <HAL_TIM_PWM_Init>
 80029a6:	b108      	cbz	r0, 80029ac <MX_TIM3_Init+0x60>
    Error_Handler();
 80029a8:	f7fe fe82 	bl	80016b0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ac:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029ae:	480d      	ldr	r0, [pc, #52]	; (80029e4 <MX_TIM3_Init+0x98>)
 80029b0:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b2:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029b6:	f003 fb6f 	bl	8006098 <HAL_TIMEx_MasterConfigSynchronization>
 80029ba:	b108      	cbz	r0, 80029c0 <MX_TIM3_Init+0x74>
    Error_Handler();
 80029bc:	f7fe fe78 	bl	80016b0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c0:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029c2:	2200      	movs	r2, #0
 80029c4:	4807      	ldr	r0, [pc, #28]	; (80029e4 <MX_TIM3_Init+0x98>)
 80029c6:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 80029c8:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029cc:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ce:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029d0:	f003 fa06 	bl	8005de0 <HAL_TIM_PWM_ConfigChannel>
 80029d4:	b108      	cbz	r0, 80029da <MX_TIM3_Init+0x8e>
    Error_Handler();
 80029d6:	f7fe fe6b 	bl	80016b0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80029da:	4802      	ldr	r0, [pc, #8]	; (80029e4 <MX_TIM3_Init+0x98>)
 80029dc:	f7ff ff2e 	bl	800283c <HAL_TIM_MspPostInit>
}
 80029e0:	b00e      	add	sp, #56	; 0x38
 80029e2:	bd10      	pop	{r4, pc}
 80029e4:	200008f8 	.word	0x200008f8
 80029e8:	40000400 	.word	0x40000400

080029ec <uart_interface_init>:
extern uart_interface_typedef uart_interface;



void uart_interface_init(uart_interface_typedef* uart_int, UART_HandleTypeDef *huart, DMA_HandleTypeDef* hdma_usart_rx,
		user_function_typedef* functions_array, uint8_t num_functions){
 80029ec:	b510      	push	{r4, lr}

	__HAL_DMA_DISABLE_IT(hdma_usart_rx, DMA_IT_HT); //disable half transfer DMA interrupt
 80029ee:	6814      	ldr	r4, [r2, #0]
 80029f0:	6822      	ldr	r2, [r4, #0]
 80029f2:	f022 0204 	bic.w	r2, r2, #4
 80029f6:	6022      	str	r2, [r4, #0]

	uart_int->huart = huart;
	uart_int->received_command_size = 0;
	uart_int->command_received_flag = 0;
	uart_int->functions_array = functions_array;
 80029f8:	f8c0 3288 	str.w	r3, [r0, #648]	; 0x288
	uart_int->num_functions = num_functions;
 80029fc:	f89d 3008 	ldrb.w	r3, [sp, #8]
	uart_int->received_command_size = 0;
 8002a00:	2200      	movs	r2, #0
	uart_int->num_functions = num_functions;
 8002a02:	f880 328c 	strb.w	r3, [r0, #652]	; 0x28c
	uart_int->uart_tx_ready = 1;
 8002a06:	2301      	movs	r3, #1
	uart_int->command_received_flag = 0;
 8002a08:	f880 2286 	strb.w	r2, [r0, #646]	; 0x286
	uart_int->huart = huart;
 8002a0c:	6001      	str	r1, [r0, #0]
	uart_int->uart_tx_ready = 1;
 8002a0e:	f880 3287 	strb.w	r3, [r0, #647]	; 0x287
	uart_int->received_command_size = 0;
 8002a12:	f8a0 2284 	strh.w	r2, [r0, #644]	; 0x284
	uart_int->queue_empty = 1;
 8002a16:	f880 348e 	strb.w	r3, [r0, #1166]	; 0x48e


}
 8002a1a:	bd10      	pop	{r4, pc}

08002a1c <start_uart_interface>:


void start_uart_interface(uart_interface_typedef* uart_int){
	HAL_UARTEx_ReceiveToIdle_DMA(uart_int->huart, uart_int->receive_buffer, BUFFER_SIZE_RX);
 8002a1c:	1d01      	adds	r1, r0, #4
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	6800      	ldr	r0, [r0, #0]
 8002a22:	f003 beeb 	b.w	80067fc <HAL_UARTEx_ReceiveToIdle_DMA>

08002a26 <uart_send>:
}


void uart_send(uart_interface_typedef* uart_int, uint8_t* buffer, uint16_t size, bool add_to_queue){
	if(size < BUFFER_SIZE_TX){
 8002a26:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
void uart_send(uart_interface_typedef* uart_int, uint8_t* buffer, uint16_t size, bool add_to_queue){
 8002a2a:	b570      	push	{r4, r5, r6, lr}
 8002a2c:	4604      	mov	r4, r0
 8002a2e:	4615      	mov	r5, r2
	if(size < BUFFER_SIZE_TX){
 8002a30:	d220      	bcs.n	8002a74 <uart_send+0x4e>
		if(uart_int->uart_tx_ready){
 8002a32:	f890 0287 	ldrb.w	r0, [r0, #647]	; 0x287
 8002a36:	f000 06ff 	and.w	r6, r0, #255	; 0xff
 8002a3a:	b170      	cbz	r0, 8002a5a <uart_send+0x34>
			uart_int->uart_tx_ready = 0;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	f884 3287 	strb.w	r3, [r4, #647]	; 0x287
			memcpy(uart_int->transmit_buffer, buffer, size);
 8002a42:	f104 0384 	add.w	r3, r4, #132	; 0x84
 8002a46:	4618      	mov	r0, r3
 8002a48:	f005 fcd2 	bl	80083f0 <memcpy>
			HAL_UART_Transmit_DMA(uart_int->huart, uart_int->transmit_buffer, size);
 8002a4c:	462a      	mov	r2, r5
 8002a4e:	4601      	mov	r1, r0
 8002a50:	6820      	ldr	r0, [r4, #0]
			memcpy(uart_int->queue, buffer, size);
			uart_int->queue_data_size = size;
			uart_int->queue_empty = 0;
		}
	}
}
 8002a52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			HAL_UART_Transmit_DMA(uart_int->huart, uart_int->transmit_buffer, size);
 8002a56:	f003 bbe7 	b.w	8006228 <HAL_UART_Transmit_DMA>
		else if(add_to_queue && uart_int->queue_empty){
 8002a5a:	b15b      	cbz	r3, 8002a74 <uart_send+0x4e>
 8002a5c:	f894 348e 	ldrb.w	r3, [r4, #1166]	; 0x48e
 8002a60:	b143      	cbz	r3, 8002a74 <uart_send+0x4e>
			memcpy(uart_int->queue, buffer, size);
 8002a62:	f204 208d 	addw	r0, r4, #653	; 0x28d
			uart_int->queue_data_size = size;
 8002a66:	b2ed      	uxtb	r5, r5
			memcpy(uart_int->queue, buffer, size);
 8002a68:	f005 fcc2 	bl	80083f0 <memcpy>
			uart_int->queue_data_size = size;
 8002a6c:	f884 548d 	strb.w	r5, [r4, #1165]	; 0x48d
			uart_int->queue_empty = 0;
 8002a70:	f884 648e 	strb.w	r6, [r4, #1166]	; 0x48e
}
 8002a74:	bd70      	pop	{r4, r5, r6, pc}
	...

08002a78 <HAL_UARTEx_RxEventCallback>:
/*
 * command received interrupt
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
    if(huart->Instance == uart_interface.huart->Instance)
 8002a78:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <HAL_UARTEx_RxEventCallback+0x18>)
 8002a7a:	6800      	ldr	r0, [r0, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	4290      	cmp	r0, r2
    {
    	uart_interface.command_received_flag = 1;
 8002a82:	bf02      	ittt	eq
 8002a84:	2201      	moveq	r2, #1
    	uart_interface.received_command_size = Size;
 8002a86:	f8a3 1284 	strheq.w	r1, [r3, #644]	; 0x284
    	uart_interface.command_received_flag = 1;
 8002a8a:	f883 2286 	strbeq.w	r2, [r3, #646]	; 0x286

    }
}
 8002a8e:	4770      	bx	lr
 8002a90:	2000036c 	.word	0x2000036c

08002a94 <HAL_UART_TxCpltCallback>:

/*
 * transnmit completed, if there is element in queue buffer send it, otherwise set uart transmit to ready
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8002a94:	b570      	push	{r4, r5, r6, lr}
	if(huart->Instance == uart_interface.huart->Instance){
 8002a96:	4c12      	ldr	r4, [pc, #72]	; (8002ae0 <HAL_UART_TxCpltCallback+0x4c>)
 8002a98:	6802      	ldr	r2, [r0, #0]
 8002a9a:	6825      	ldr	r5, [r4, #0]
 8002a9c:	682b      	ldr	r3, [r5, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d118      	bne.n	8002ad4 <HAL_UART_TxCpltCallback+0x40>
		if(uart_interface.queue_empty == 0){
 8002aa2:	f894 348e 	ldrb.w	r3, [r4, #1166]	; 0x48e
 8002aa6:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8002aaa:	b9a3      	cbnz	r3, 8002ad6 <HAL_UART_TxCpltCallback+0x42>
			memcpy(uart_interface.transmit_buffer, uart_interface.queue, uart_interface.queue_data_size);
 8002aac:	f894 248d 	ldrb.w	r2, [r4, #1165]	; 0x48d
 8002ab0:	f204 218d 	addw	r1, r4, #653	; 0x28d
 8002ab4:	f104 0084 	add.w	r0, r4, #132	; 0x84
 8002ab8:	f005 fc9a 	bl	80083f0 <memcpy>
			HAL_UART_Transmit_DMA(uart_interface.huart, uart_interface.transmit_buffer, uart_interface.queue_data_size);
 8002abc:	4628      	mov	r0, r5
 8002abe:	f894 248d 	ldrb.w	r2, [r4, #1165]	; 0x48d
 8002ac2:	f104 0184 	add.w	r1, r4, #132	; 0x84
 8002ac6:	f003 fbaf 	bl	8006228 <HAL_UART_Transmit_DMA>
			uart_interface.queue_empty = 1;
 8002aca:	2301      	movs	r3, #1
 8002acc:	f884 348e 	strb.w	r3, [r4, #1166]	; 0x48e
			uart_interface.uart_tx_ready = 0;
 8002ad0:	f884 6287 	strb.w	r6, [r4, #647]	; 0x287
		}
		else{
			uart_interface.uart_tx_ready = 1;
		}
	}
}
 8002ad4:	bd70      	pop	{r4, r5, r6, pc}
			uart_interface.uart_tx_ready = 1;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	f884 3287 	strb.w	r3, [r4, #647]	; 0x287
}
 8002adc:	e7fa      	b.n	8002ad4 <HAL_UART_TxCpltCallback+0x40>
 8002ade:	bf00      	nop
 8002ae0:	2000036c 	.word	0x2000036c

08002ae4 <help>:

/*
 * send "help" command to stm, stm will transmit avaible commands and number of arguments for each command
 */

void help(uart_interface_typedef* uart_int){
 8002ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t offset = 0;
	uint8_t buffer[BUFFER_SIZE_TX];
	for (int i = 0; i < uart_int->num_functions; i++) {
 8002ae8:	2600      	movs	r6, #0
void help(uart_interface_typedef* uart_int){
 8002aea:	4605      	mov	r5, r0
	uint8_t offset = 0;
 8002aec:	4634      	mov	r4, r6
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
							   "%s - num_args: %d\n",
							   uart_int->functions_array[i].function_code,
 8002aee:	2718      	movs	r7, #24
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
 8002af0:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8002b3c <help+0x58>
void help(uart_interface_typedef* uart_int){
 8002af4:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
	for (int i = 0; i < uart_int->num_functions; i++) {
 8002af8:	f895 328c 	ldrb.w	r3, [r5, #652]	; 0x28c
 8002afc:	42b3      	cmp	r3, r6
 8002afe:	dd0f      	ble.n	8002b20 <help+0x3c>
							   uart_int->functions_array[i].function_code,
 8002b00:	f8d5 3288 	ldr.w	r3, [r5, #648]	; 0x288
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
 8002b04:	a802      	add	r0, sp, #8
							   uart_int->functions_array[i].function_code,
 8002b06:	fb07 3306 	mla	r3, r7, r6, r3
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
 8002b0a:	7d1a      	ldrb	r2, [r3, #20]
 8002b0c:	f5c4 7100 	rsb	r1, r4, #512	; 0x200
 8002b10:	9200      	str	r2, [sp, #0]
 8002b12:	3304      	adds	r3, #4
 8002b14:	4642      	mov	r2, r8
 8002b16:	4420      	add	r0, r4
 8002b18:	f005 fab8 	bl	800808c <sniprintf>
							   uart_int->functions_array[i].num_args);

		if (written < 0 || offset >= BUFFER_SIZE_TX){
 8002b1c:	0403      	lsls	r3, r0, #16
 8002b1e:	d509      	bpl.n	8002b34 <help+0x50>
			break;
		}

		offset += written;
	}
	uart_send(uart_int, buffer, offset, 1);
 8002b20:	2301      	movs	r3, #1
 8002b22:	4622      	mov	r2, r4
 8002b24:	4628      	mov	r0, r5
 8002b26:	a902      	add	r1, sp, #8
 8002b28:	f7ff ff7d 	bl	8002a26 <uart_send>
}
 8002b2c:	f50d 7d02 	add.w	sp, sp, #520	; 0x208
 8002b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		offset += written;
 8002b34:	1823      	adds	r3, r4, r0
 8002b36:	b2dc      	uxtb	r4, r3
	for (int i = 0; i < uart_int->num_functions; i++) {
 8002b38:	3601      	adds	r6, #1
 8002b3a:	e7dd      	b.n	8002af8 <help+0x14>
 8002b3c:	0800b2d6 	.word	0x0800b2d6

08002b40 <execute_received_command>:
int8_t execute_received_command(uart_interface_typedef* uart_int){
 8002b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(!uart_int->command_received_flag) return 0;
 8002b44:	f890 2286 	ldrb.w	r2, [r0, #646]	; 0x286
int8_t execute_received_command(uart_interface_typedef* uart_int){
 8002b48:	4605      	mov	r5, r0
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	b09c      	sub	sp, #112	; 0x70
	if(!uart_int->command_received_flag) return 0;
 8002b4e:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8002b52:	b3aa      	cbz	r2, 8002bc0 <execute_received_command+0x80>
	uart_int->command_received_flag = 0;
 8002b54:	466c      	mov	r4, sp
 8002b56:	4626      	mov	r6, r4
	for(int i = 0; i < uart_int->received_command_size || i < FUNCTION_CODE_MAX_LENGTH; i++){
 8002b58:	f8b5 7284 	ldrh.w	r7, [r5, #644]	; 0x284
 8002b5c:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8002c7c <execute_received_command+0x13c>
	uart_int->command_received_flag = 0;
 8002b60:	f885 3286 	strb.w	r3, [r5, #646]	; 0x286
	for(int i = 0; i < uart_int->received_command_size || i < FUNCTION_CODE_MAX_LENGTH; i++){
 8002b64:	f105 0c03 	add.w	ip, r5, #3
 8002b68:	429f      	cmp	r7, r3
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	dc03      	bgt.n	8002b76 <execute_received_command+0x36>
 8002b6e:	2b10      	cmp	r3, #16
 8002b70:	d101      	bne.n	8002b76 <execute_received_command+0x36>
 8002b72:	461a      	mov	r2, r3
 8002b74:	e014      	b.n	8002ba0 <execute_received_command+0x60>
		char elem = uart_int->receive_buffer[i];
 8002b76:	f81c 8f01 	ldrb.w	r8, [ip, #1]!
 8002b7a:	3201      	adds	r2, #1
 8002b7c:	b2d2      	uxtb	r2, r2
		if(elem == '\0' || elem == '\r' || elem == '\n' || elem == '('){
 8002b7e:	f1b8 0f00 	cmp.w	r8, #0
 8002b82:	d008      	beq.n	8002b96 <execute_received_command+0x56>
 8002b84:	f1a8 010a 	sub.w	r1, r8, #10
 8002b88:	b2c9      	uxtb	r1, r1
 8002b8a:	291e      	cmp	r1, #30
 8002b8c:	d81b      	bhi.n	8002bc6 <execute_received_command+0x86>
 8002b8e:	fa2e f101 	lsr.w	r1, lr, r1
 8002b92:	07c9      	lsls	r1, r1, #31
 8002b94:	d517      	bpl.n	8002bc6 <execute_received_command+0x86>
			function_code[i] = '\0';
 8002b96:	2100      	movs	r1, #0
 8002b98:	3370      	adds	r3, #112	; 0x70
 8002b9a:	446b      	add	r3, sp
 8002b9c:	f803 1c70 	strb.w	r1, [r3, #-112]
	uint8_t arg_counter = 0;
 8002ba0:	2400      	movs	r4, #0
	for(int i = idx; i < uart_int->received_command_size; i++)
 8002ba2:	4613      	mov	r3, r2
	uint8_t arg_len = 0;
 8002ba4:	4621      	mov	r1, r4
			args[arg_counter][arg_len] = elem;
 8002ba6:	f04f 0c0c 	mov.w	ip, #12
			no_args = 0;
 8002baa:	46a0      	mov	r8, r4
		if(elem == '\0' || elem == '\r' || elem == '\n') return -1; //error, commands ends with ')'
 8002bac:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002c80 <execute_received_command+0x140>
		char elem = uart_int->receive_buffer[i];
 8002bb0:	f105 0e04 	add.w	lr, r5, #4
	for(int i = idx; i < uart_int->received_command_size; i++)
 8002bb4:	429f      	cmp	r7, r3
 8002bb6:	dd1a      	ble.n	8002bee <execute_received_command+0xae>
		if(arg_counter >= MAX_NUM_ARGS || arg_len >= ARG_MAX_LENGTH) return -1; //error, to many argumenst/to long argument
 8002bb8:	2c08      	cmp	r4, #8
 8002bba:	d108      	bne.n	8002bce <execute_received_command+0x8e>
 8002bbc:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002bc0:	b01c      	add	sp, #112	; 0x70
 8002bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		else function_code[i] = elem;
 8002bc6:	f804 8b01 	strb.w	r8, [r4], #1
	for(int i = 0; i < uart_int->received_command_size || i < FUNCTION_CODE_MAX_LENGTH; i++){
 8002bca:	3301      	adds	r3, #1
 8002bcc:	e7cc      	b.n	8002b68 <execute_received_command+0x28>
		if(arg_counter >= MAX_NUM_ARGS || arg_len >= ARG_MAX_LENGTH) return -1; //error, to many argumenst/to long argument
 8002bce:	290c      	cmp	r1, #12
 8002bd0:	d0f4      	beq.n	8002bbc <execute_received_command+0x7c>
		char elem = uart_int->receive_buffer[i];
 8002bd2:	f81e 2003 	ldrb.w	r2, [lr, r3]
		if(elem == '\0' || elem == '\r' || elem == '\n') return -1; //error, commands ends with ')'
 8002bd6:	2a0d      	cmp	r2, #13
 8002bd8:	d929      	bls.n	8002c2e <execute_received_command+0xee>
		else if(elem == ')'){
 8002bda:	2a29      	cmp	r2, #41	; 0x29
 8002bdc:	d135      	bne.n	8002c4a <execute_received_command+0x10a>
			args[arg_counter][arg_len] = '\0';
 8002bde:	230c      	movs	r3, #12
 8002be0:	aa1c      	add	r2, sp, #112	; 0x70
 8002be2:	fb03 2304 	mla	r3, r3, r4, r2
 8002be6:	2200      	movs	r2, #0
 8002be8:	440b      	add	r3, r1
 8002bea:	f803 2c60 	strb.w	r2, [r3, #-96]
	if(!no_args) arg_counter++;
 8002bee:	b908      	cbnz	r0, 8002bf4 <execute_received_command+0xb4>
 8002bf0:	3401      	adds	r4, #1
 8002bf2:	b2e4      	uxtb	r4, r4
	if(strcmp(function_code, "help") == 0){
 8002bf4:	4630      	mov	r0, r6
 8002bf6:	4923      	ldr	r1, [pc, #140]	; (8002c84 <execute_received_command+0x144>)
 8002bf8:	f7fd faaa 	bl	8000150 <strcmp>
 8002bfc:	b3a8      	cbz	r0, 8002c6a <execute_received_command+0x12a>
	for(int i = 0; i < uart_int->num_functions; i++){
 8002bfe:	f04f 0800 	mov.w	r8, #0
		if(strcmp(function_code, uart_int->functions_array[i].function_code) == 0){
 8002c02:	f04f 0a18 	mov.w	sl, #24
	for(int i = 0; i < uart_int->num_functions; i++){
 8002c06:	f895 928c 	ldrb.w	r9, [r5, #652]	; 0x28c
 8002c0a:	45c1      	cmp	r9, r8
 8002c0c:	ddd6      	ble.n	8002bbc <execute_received_command+0x7c>
		if(strcmp(function_code, uart_int->functions_array[i].function_code) == 0){
 8002c0e:	f8d5 7288 	ldr.w	r7, [r5, #648]	; 0x288
 8002c12:	4630      	mov	r0, r6
 8002c14:	fb0a 7708 	mla	r7, sl, r8, r7
 8002c18:	1d39      	adds	r1, r7, #4
 8002c1a:	f7fd fa99 	bl	8000150 <strcmp>
 8002c1e:	bb48      	cbnz	r0, 8002c74 <execute_received_command+0x134>
			if(uart_int->functions_array[i].num_args == arg_counter){
 8002c20:	7d3b      	ldrb	r3, [r7, #20]
 8002c22:	42a3      	cmp	r3, r4
 8002c24:	d1ca      	bne.n	8002bbc <execute_received_command+0x7c>
				(*uart_int->functions_array[i].function_pointer)(args);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	a804      	add	r0, sp, #16
 8002c2a:	4798      	blx	r3
 8002c2c:	e020      	b.n	8002c70 <execute_received_command+0x130>
		if(elem == '\0' || elem == '\r' || elem == '\n') return -1; //error, commands ends with ')'
 8002c2e:	fa49 f002 	asr.w	r0, r9, r2
 8002c32:	07c0      	lsls	r0, r0, #31
 8002c34:	d5c2      	bpl.n	8002bbc <execute_received_command+0x7c>
			args[arg_counter][arg_len] = elem;
 8002c36:	a81c      	add	r0, sp, #112	; 0x70
 8002c38:	fb0c 0004 	mla	r0, ip, r4, r0
 8002c3c:	4408      	add	r0, r1
			arg_len ++;
 8002c3e:	3101      	adds	r1, #1
			args[arg_counter][arg_len] = elem;
 8002c40:	f800 2c60 	strb.w	r2, [r0, #-96]
			arg_len ++;
 8002c44:	b2c9      	uxtb	r1, r1
			no_args = 0;
 8002c46:	2000      	movs	r0, #0
 8002c48:	e00a      	b.n	8002c60 <execute_received_command+0x120>
		else if(elem == ','){
 8002c4a:	2a2c      	cmp	r2, #44	; 0x2c
 8002c4c:	d10a      	bne.n	8002c64 <execute_received_command+0x124>
			args[arg_counter][arg_len] = '\0';
 8002c4e:	aa1c      	add	r2, sp, #112	; 0x70
 8002c50:	fb0c 2204 	mla	r2, ip, r4, r2
 8002c54:	440a      	add	r2, r1
			arg_len = 0;
 8002c56:	2100      	movs	r1, #0
			arg_counter++;
 8002c58:	3401      	adds	r4, #1
			args[arg_counter][arg_len] = '\0';
 8002c5a:	f802 8c60 	strb.w	r8, [r2, #-96]
			arg_counter++;
 8002c5e:	b2e4      	uxtb	r4, r4
	for(int i = idx; i < uart_int->received_command_size; i++)
 8002c60:	3301      	adds	r3, #1
 8002c62:	e7a7      	b.n	8002bb4 <execute_received_command+0x74>
		else if(elem == ' '){
 8002c64:	2a20      	cmp	r2, #32
 8002c66:	d0fb      	beq.n	8002c60 <execute_received_command+0x120>
 8002c68:	e7e5      	b.n	8002c36 <execute_received_command+0xf6>
		help(uart_int);
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	f7ff ff3a 	bl	8002ae4 <help>
				return 1;
 8002c70:	2001      	movs	r0, #1
 8002c72:	e7a5      	b.n	8002bc0 <execute_received_command+0x80>
	for(int i = 0; i < uart_int->num_functions; i++){
 8002c74:	f108 0801 	add.w	r8, r8, #1
 8002c78:	e7c7      	b.n	8002c0a <execute_received_command+0xca>
 8002c7a:	bf00      	nop
 8002c7c:	40000009 	.word	0x40000009
 8002c80:	ffffdbfe 	.word	0xffffdbfe
 8002c84:	0800b2e9 	.word	0x0800b2e9

08002c88 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c88:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 19200;
 8002c8a:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
  huart1.Instance = USART1;
 8002c8e:	480a      	ldr	r0, [pc, #40]	; (8002cb8 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 19200;
 8002c90:	4a0a      	ldr	r2, [pc, #40]	; (8002cbc <MX_USART1_UART_Init+0x34>)
 8002c92:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c96:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c98:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c9a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9e:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ca2:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ca6:	f003 fa8f 	bl	80061c8 <HAL_UART_Init>
 8002caa:	b118      	cbz	r0, 8002cb4 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002cb0:	f7fe bcfe 	b.w	80016b0 <Error_Handler>
}
 8002cb4:	bd08      	pop	{r3, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000a10 	.word	0x20000a10
 8002cbc:	40013800 	.word	0x40013800

08002cc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cc0:	b570      	push	{r4, r5, r6, lr}
 8002cc2:	4606      	mov	r6, r0
 8002cc4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	2100      	movs	r1, #0
 8002cca:	a802      	add	r0, sp, #8
 8002ccc:	f005 faea 	bl	80082a4 <memset>
  if(uartHandle->Instance==USART1)
 8002cd0:	6832      	ldr	r2, [r6, #0]
 8002cd2:	4b2f      	ldr	r3, [pc, #188]	; (8002d90 <HAL_UART_MspInit+0xd0>)
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d158      	bne.n	8002d8a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cd8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002cdc:	699a      	ldr	r2, [r3, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cde:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ce2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ce6:	619a      	str	r2, [r3, #24]
 8002ce8:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cea:	482a      	ldr	r0, [pc, #168]	; (8002d94 <HAL_UART_MspInit+0xd4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cec:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002cf0:	9200      	str	r2, [sp, #0]
 8002cf2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf4:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cf6:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf8:	f042 0204 	orr.w	r2, r2, #4
 8002cfc:	619a      	str	r2, [r3, #24]
 8002cfe:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002d00:	4c25      	ldr	r4, [pc, #148]	; (8002d98 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	9301      	str	r3, [sp, #4]
 8002d08:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e9cd 1302 	strd	r1, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d10:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d12:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d14:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d16:	f000 fe5d 	bl	80039d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1e:	481d      	ldr	r0, [pc, #116]	; (8002d94 <HAL_UART_MspInit+0xd4>)
 8002d20:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d22:	e9cd 3502 	strd	r3, r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d28:	f000 fe54 	bl	80039d4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002d2c:	4b1b      	ldr	r3, [pc, #108]	; (8002d9c <HAL_UART_MspInit+0xdc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002d2e:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d30:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d34:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002d36:	e9c4 5505 	strd	r5, r5, [r4, #20]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d3a:	e9c4 3503 	strd	r3, r5, [r4, #12]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d3e:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d40:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002d42:	f000 fcd7 	bl	80036f4 <HAL_DMA_Init>
 8002d46:	b108      	cbz	r0, 8002d4c <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8002d48:	f7fe fcb2 	bl	80016b0 <Error_Handler>

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d4c:	2310      	movs	r3, #16
 8002d4e:	4a14      	ldr	r2, [pc, #80]	; (8002da0 <HAL_UART_MspInit+0xe0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002d50:	63f4      	str	r4, [r6, #60]	; 0x3c
 8002d52:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002d54:	4c13      	ldr	r4, [pc, #76]	; (8002da4 <HAL_UART_MspInit+0xe4>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d56:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d5e:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d60:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d64:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d68:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d6c:	f000 fcc2 	bl	80036f4 <HAL_DMA_Init>
 8002d70:	b108      	cbz	r0, 8002d76 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8002d72:	f7fe fc9d 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002d76:	2025      	movs	r0, #37	; 0x25
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2103      	movs	r1, #3
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002d7c:	63b4      	str	r4, [r6, #56]	; 0x38
 8002d7e:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002d80:	f000 fc66 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d84:	2025      	movs	r0, #37	; 0x25
 8002d86:	f000 fc93 	bl	80036b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d8a:	b006      	add	sp, #24
 8002d8c:	bd70      	pop	{r4, r5, r6, pc}
 8002d8e:	bf00      	nop
 8002d90:	40013800 	.word	0x40013800
 8002d94:	40010800 	.word	0x40010800
 8002d98:	20000988 	.word	0x20000988
 8002d9c:	40020058 	.word	0x40020058
 8002da0:	40020044 	.word	0x40020044
 8002da4:	200009cc 	.word	0x200009cc

08002da8 <led>:
extern robot_typedef robot;




void led(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002da8:	b510      	push	{r4, lr}
	if(strcmp(args[0], "1") == 0){
 8002daa:	490e      	ldr	r1, [pc, #56]	; (8002de4 <led+0x3c>)
void led(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002dac:	4604      	mov	r4, r0
	if(strcmp(args[0], "1") == 0){
 8002dae:	f7fd f9cf 	bl	8000150 <strcmp>
 8002db2:	4602      	mov	r2, r0
 8002db4:	b920      	cbnz	r0, 8002dc0 <led+0x18>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002db6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002dba:	480b      	ldr	r0, [pc, #44]	; (8002de8 <led+0x40>)
 8002dbc:	f000 fee4 	bl	8003b88 <HAL_GPIO_WritePin>
	}
	if(strcmp(args[0], "0") == 0){
 8002dc0:	4620      	mov	r0, r4
 8002dc2:	490a      	ldr	r1, [pc, #40]	; (8002dec <led+0x44>)
 8002dc4:	f7fd f9c4 	bl	8000150 <strcmp>
 8002dc8:	b950      	cbnz	r0, 8002de0 <led+0x38>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
	}
}
 8002dca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002dce:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002dd8:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8002ddc:	f000 bed4 	b.w	8003b88 <HAL_GPIO_WritePin>
}
 8002de0:	bd10      	pop	{r4, pc}
 8002de2:	bf00      	nop
 8002de4:	0800b2ee 	.word	0x0800b2ee
 8002de8:	40011000 	.word	0x40011000
 8002dec:	0800b2a9 	.word	0x0800b2a9

08002df0 <comunication_test>:

void comunication_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002df0:	b500      	push	{lr}
 8002df2:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
	uint8_t buffer[BUFFER_SIZE_TX];
	uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Command received!!!\n");
 8002df6:	4668      	mov	r0, sp
 8002df8:	4906      	ldr	r1, [pc, #24]	; (8002e14 <comunication_test+0x24>)
 8002dfa:	f005 fae3 	bl	80083c4 <strcpy>
	uart_send(&uart_interface, buffer, size, 1);
 8002dfe:	2301      	movs	r3, #1
 8002e00:	2214      	movs	r2, #20
 8002e02:	4669      	mov	r1, sp
 8002e04:	4804      	ldr	r0, [pc, #16]	; (8002e18 <comunication_test+0x28>)
 8002e06:	f7ff fe0e 	bl	8002a26 <uart_send>

}
 8002e0a:	f50d 7d01 	add.w	sp, sp, #516	; 0x204
 8002e0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e12:	bf00      	nop
 8002e14:	0800b2f0 	.word	0x0800b2f0
 8002e18:	2000036c 	.word	0x2000036c

08002e1c <motor_test>:


void motor_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002e1c:	b570      	push	{r4, r5, r6, lr}
	if(robot.control_on) return;
 8002e1e:	4e1c      	ldr	r6, [pc, #112]	; (8002e90 <motor_test+0x74>)
void motor_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002e20:	4605      	mov	r5, r0
	if(robot.control_on) return;
 8002e22:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
void motor_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002e26:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
	if(robot.control_on) return;
 8002e2a:	bb73      	cbnz	r3, 8002e8a <motor_test+0x6e>
	float speed = atof(args[1]);
 8002e2c:	300c      	adds	r0, #12
 8002e2e:	f003 fd10 	bl	8006852 <atof>
 8002e32:	f7fd fe53 	bl	8000adc <__aeabi_d2f>
	if(strcmp(args[0], "1") == 0){
 8002e36:	4917      	ldr	r1, [pc, #92]	; (8002e94 <motor_test+0x78>)
	float speed = atof(args[1]);
 8002e38:	4604      	mov	r4, r0
	if(strcmp(args[0], "1") == 0){
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	f7fd f988 	bl	8000150 <strcmp>
 8002e40:	b938      	cbnz	r0, 8002e52 <motor_test+0x36>
		stepper_set_speed(robot.stepper1, speed);
 8002e42:	4621      	mov	r1, r4
 8002e44:	6870      	ldr	r0, [r6, #4]
	else{
		uint8_t buffer[BUFFER_SIZE_TX];
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Select motor '1' or '2' or both '0'\n");
		uart_send(&uart_interface, buffer, size, 1);
	}
}
 8002e46:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8002e4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		stepper_set_speed(robot.stepper2, speed);
 8002e4e:	f7ff ba37 	b.w	80022c0 <stepper_set_speed>
	else if(strcmp(args[0], "2") == 0){
 8002e52:	4628      	mov	r0, r5
 8002e54:	4910      	ldr	r1, [pc, #64]	; (8002e98 <motor_test+0x7c>)
 8002e56:	f7fd f97b 	bl	8000150 <strcmp>
 8002e5a:	b910      	cbnz	r0, 8002e62 <motor_test+0x46>
		stepper_set_speed(robot.stepper2, speed);
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	68b0      	ldr	r0, [r6, #8]
 8002e60:	e7f1      	b.n	8002e46 <motor_test+0x2a>
	else if(strcmp(args[0], "0") == 0){
 8002e62:	4628      	mov	r0, r5
 8002e64:	490d      	ldr	r1, [pc, #52]	; (8002e9c <motor_test+0x80>)
 8002e66:	f7fd f973 	bl	8000150 <strcmp>
 8002e6a:	b920      	cbnz	r0, 8002e76 <motor_test+0x5a>
		stepper_set_speed(robot.stepper1, speed);
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	6870      	ldr	r0, [r6, #4]
 8002e70:	f7ff fa26 	bl	80022c0 <stepper_set_speed>
 8002e74:	e7f2      	b.n	8002e5c <motor_test+0x40>
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Select motor '1' or '2' or both '0'\n");
 8002e76:	490a      	ldr	r1, [pc, #40]	; (8002ea0 <motor_test+0x84>)
 8002e78:	4668      	mov	r0, sp
 8002e7a:	f005 faa3 	bl	80083c4 <strcpy>
		uart_send(&uart_interface, buffer, size, 1);
 8002e7e:	2301      	movs	r3, #1
 8002e80:	2224      	movs	r2, #36	; 0x24
 8002e82:	4669      	mov	r1, sp
 8002e84:	4807      	ldr	r0, [pc, #28]	; (8002ea4 <motor_test+0x88>)
 8002e86:	f7ff fdce 	bl	8002a26 <uart_send>
}
 8002e8a:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8002e8e:	bd70      	pop	{r4, r5, r6, pc}
 8002e90:	20000814 	.word	0x20000814
 8002e94:	0800b2ee 	.word	0x0800b2ee
 8002e98:	0800b305 	.word	0x0800b305
 8002e9c:	0800b2a9 	.word	0x0800b2a9
 8002ea0:	0800b307 	.word	0x0800b307
 8002ea4:	2000036c 	.word	0x2000036c

08002ea8 <motor_enable>:


void motor_enable(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002ea8:	b570      	push	{r4, r5, r6, lr}
	if(robot.control_on) return;
 8002eaa:	4d15      	ldr	r5, [pc, #84]	; (8002f00 <motor_enable+0x58>)
void motor_enable(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002eac:	4606      	mov	r6, r0
	if(robot.control_on) return;
 8002eae:	f895 4034 	ldrb.w	r4, [r5, #52]	; 0x34
void motor_enable(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002eb2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
	if(robot.control_on) return;
 8002eb6:	bb04      	cbnz	r4, 8002efa <motor_enable+0x52>
	bool enable = 0;
	if(strcmp(args[0], "1") == 0) enable = 1;
 8002eb8:	4912      	ldr	r1, [pc, #72]	; (8002f04 <motor_enable+0x5c>)
 8002eba:	f7fd f949 	bl	8000150 <strcmp>
 8002ebe:	b1d0      	cbz	r0, 8002ef6 <motor_enable+0x4e>
	else if (strcmp(args[0], "0") == 0) enable = 0;
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	4911      	ldr	r1, [pc, #68]	; (8002f08 <motor_enable+0x60>)
 8002ec4:	f7fd f944 	bl	8000150 <strcmp>
 8002ec8:	b148      	cbz	r0, 8002ede <motor_enable+0x36>
	else{
		uint8_t buffer[BUFFER_SIZE_TX];
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "enable must be '0' or '1'\n");
 8002eca:	4910      	ldr	r1, [pc, #64]	; (8002f0c <motor_enable+0x64>)
 8002ecc:	4668      	mov	r0, sp
 8002ece:	f005 fa79 	bl	80083c4 <strcpy>
		uart_send(&uart_interface, buffer, size, 1);
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	221a      	movs	r2, #26
 8002ed6:	4669      	mov	r1, sp
 8002ed8:	480d      	ldr	r0, [pc, #52]	; (8002f10 <motor_enable+0x68>)
 8002eda:	f7ff fda4 	bl	8002a26 <uart_send>
	}
	stepper_enable(robot.stepper1, enable);
 8002ede:	4621      	mov	r1, r4
 8002ee0:	6868      	ldr	r0, [r5, #4]
 8002ee2:	f7ff fab2 	bl	800244a <stepper_enable>
	stepper_enable(robot.stepper2, enable);
 8002ee6:	4621      	mov	r1, r4
 8002ee8:	68a8      	ldr	r0, [r5, #8]

}
 8002eea:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8002eee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	stepper_enable(robot.stepper2, enable);
 8002ef2:	f7ff baaa 	b.w	800244a <stepper_enable>
	if(strcmp(args[0], "1") == 0) enable = 1;
 8002ef6:	2401      	movs	r4, #1
 8002ef8:	e7f1      	b.n	8002ede <motor_enable+0x36>
}
 8002efa:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8002efe:	bd70      	pop	{r4, r5, r6, pc}
 8002f00:	20000814 	.word	0x20000814
 8002f04:	0800b2ee 	.word	0x0800b2ee
 8002f08:	0800b2a9 	.word	0x0800b2a9
 8002f0c:	0800b32c 	.word	0x0800b32c
 8002f10:	2000036c 	.word	0x2000036c

08002f14 <controler_start>:


void controler_start(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
	robot.control_on = 1;
 8002f14:	2201      	movs	r2, #1
 8002f16:	4b02      	ldr	r3, [pc, #8]	; (8002f20 <controler_start+0xc>)
 8002f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	20000814 	.word	0x20000814

08002f24 <controler_stop>:


void controler_stop(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
	robot.control_on = 0;
 8002f24:	2200      	movs	r2, #0
 8002f26:	4b02      	ldr	r3, [pc, #8]	; (8002f30 <controler_stop+0xc>)
 8002f28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000814 	.word	0x20000814

08002f34 <send_data>:


void send_data(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002f34:	b510      	push	{r4, lr}
	if(strcmp(args[0], "0") == 0){
 8002f36:	490a      	ldr	r1, [pc, #40]	; (8002f60 <send_data+0x2c>)
void send_data(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002f38:	4604      	mov	r4, r0
	if(strcmp(args[0], "0") == 0){
 8002f3a:	f7fd f909 	bl	8000150 <strcmp>
 8002f3e:	b918      	cbnz	r0, 8002f48 <send_data+0x14>
		robot.send_data = 0;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <send_data+0x30>)
 8002f42:	f883 0035 	strb.w	r0, [r3, #53]	; 0x35
	}
	else if(strcmp(args[0], "1") == 0){
		robot.send_data = 1;
	}

}
 8002f46:	bd10      	pop	{r4, pc}
	else if(strcmp(args[0], "1") == 0){
 8002f48:	4620      	mov	r0, r4
 8002f4a:	4907      	ldr	r1, [pc, #28]	; (8002f68 <send_data+0x34>)
 8002f4c:	f7fd f900 	bl	8000150 <strcmp>
 8002f50:	2800      	cmp	r0, #0
 8002f52:	d1f8      	bne.n	8002f46 <send_data+0x12>
		robot.send_data = 1;
 8002f54:	2201      	movs	r2, #1
 8002f56:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <send_data+0x30>)
 8002f58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8002f5c:	e7f3      	b.n	8002f46 <send_data+0x12>
 8002f5e:	bf00      	nop
 8002f60:	0800b2a9 	.word	0x0800b2a9
 8002f64:	20000814 	.word	0x20000814
 8002f68:	0800b2ee 	.word	0x0800b2ee

08002f6c <battery_voltage>:


void battery_voltage(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002f6c:	b510      	push	{r4, lr}
	uint8_t buffer[BUFFER_SIZE_TX];
	float b = robot.battery_voltage * 50 -530;
 8002f6e:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <battery_voltage+0x48>)
void battery_voltage(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002f70:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
	float b = robot.battery_voltage * 50 -530;
 8002f74:	695c      	ldr	r4, [r3, #20]
 8002f76:	4910      	ldr	r1, [pc, #64]	; (8002fb8 <battery_voltage+0x4c>)
 8002f78:	4620      	mov	r0, r4
 8002f7a:	f7fd ff0d 	bl	8000d98 <__aeabi_fmul>
 8002f7e:	490f      	ldr	r1, [pc, #60]	; (8002fbc <battery_voltage+0x50>)
 8002f80:	f7fd fe00 	bl	8000b84 <__aeabi_fsub>
	uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Battery voltage: %.2f [V], %.1f%%\r\n", robot.battery_voltage, b);
 8002f84:	f7fd fa5a 	bl	800043c <__aeabi_f2d>
 8002f88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f7fd fa55 	bl	800043c <__aeabi_f2d>
 8002f92:	4a0b      	ldr	r2, [pc, #44]	; (8002fc0 <battery_voltage+0x54>)
 8002f94:	e9cd 0100 	strd	r0, r1, [sp]
 8002f98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f9c:	a804      	add	r0, sp, #16
 8002f9e:	f005 f875 	bl	800808c <sniprintf>
	uart_send(&uart_interface, buffer, size, 1);
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	b282      	uxth	r2, r0
 8002fa6:	a904      	add	r1, sp, #16
 8002fa8:	4806      	ldr	r0, [pc, #24]	; (8002fc4 <battery_voltage+0x58>)
 8002faa:	f7ff fd3c 	bl	8002a26 <uart_send>
}
 8002fae:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 8002fb2:	bd10      	pop	{r4, pc}
 8002fb4:	20000814 	.word	0x20000814
 8002fb8:	42480000 	.word	0x42480000
 8002fbc:	44048000 	.word	0x44048000
 8002fc0:	0800b347 	.word	0x0800b347
 8002fc4:	2000036c 	.word	0x2000036c

08002fc8 <set_position>:


void set_position(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002fc8:	b510      	push	{r4, lr}

	if(strcmp(args[0], "0") == 0){
 8002fca:	490d      	ldr	r1, [pc, #52]	; (8003000 <set_position+0x38>)
void set_position(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8002fcc:	4604      	mov	r4, r0
	if(strcmp(args[0], "0") == 0){
 8002fce:	f7fd f8bf 	bl	8000150 <strcmp>
 8002fd2:	b910      	cbnz	r0, 8002fda <set_position+0x12>
		robot.set_position = 0;
	}
	else{
		int32_t val = atoi(args[0]);
		if(val == 0) return;
		robot.set_position = val * CM_TO_STEP;
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <set_position+0x3c>)
 8002fd6:	6218      	str	r0, [r3, #32]
	}
}
 8002fd8:	bd10      	pop	{r4, pc}
		int32_t val = atoi(args[0]);
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f003 fc3c 	bl	8006858 <atoi>
		if(val == 0) return;
 8002fe0:	2800      	cmp	r0, #0
 8002fe2:	d0f9      	beq.n	8002fd8 <set_position+0x10>
		robot.set_position = val * CM_TO_STEP;
 8002fe4:	f7fd fa18 	bl	8000418 <__aeabi_i2d>
 8002fe8:	a303      	add	r3, pc, #12	; (adr r3, 8002ff8 <set_position+0x30>)
 8002fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fee:	f7fd fa7d 	bl	80004ec <__aeabi_dmul>
 8002ff2:	f7fd fd2b 	bl	8000a4c <__aeabi_d2iz>
 8002ff6:	e7ed      	b.n	8002fd4 <set_position+0xc>
 8002ff8:	ed916873 	.word	0xed916873
 8002ffc:	4052c77c 	.word	0x4052c77c
 8003000:	0800b2a9 	.word	0x0800b2a9
 8003004:	20000814 	.word	0x20000814

08003008 <rotate_deg>:
//	spin_duration_ms = atoi(args[0]);
//	spin_value = atoi(args[1]);
//}


void rotate_deg(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8003008:	b538      	push	{r3, r4, r5, lr}
	robot.set_angle += atoi(args[0]) % 360;
 800300a:	f003 fc25 	bl	8006858 <atoi>
 800300e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003012:	fb90 f2f3 	sdiv	r2, r0, r3
 8003016:	4c05      	ldr	r4, [pc, #20]	; (800302c <rotate_deg+0x24>)
 8003018:	fb02 0013 	mls	r0, r2, r3, r0
 800301c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800301e:	f7fd fe67 	bl	8000cf0 <__aeabi_i2f>
 8003022:	4629      	mov	r1, r5
 8003024:	f7fd fdb0 	bl	8000b88 <__addsf3>
 8003028:	6260      	str	r0, [r4, #36]	; 0x24
}
 800302a:	bd38      	pop	{r3, r4, r5, pc}
 800302c:	20000814 	.word	0x20000814

08003030 <get_angle>:



void get_angle(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8003030:	b500      	push	{lr}
	uint8_t buffer[BUFFER_SIZE_TX];
	uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "angle: %.3f rad\r\n", robot.mpu->x_angle);
 8003032:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <get_angle+0x34>)
void get_angle(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8003034:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
	uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "angle: %.3f rad\r\n", robot.mpu->x_angle);
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800303c:	f7fd f9fe 	bl	800043c <__aeabi_f2d>
 8003040:	4a09      	ldr	r2, [pc, #36]	; (8003068 <get_angle+0x38>)
 8003042:	e9cd 0100 	strd	r0, r1, [sp]
 8003046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800304a:	a802      	add	r0, sp, #8
 800304c:	f005 f81e 	bl	800808c <sniprintf>
	uart_send(&uart_interface, buffer, size, 1);
 8003050:	2301      	movs	r3, #1
 8003052:	b282      	uxth	r2, r0
 8003054:	a902      	add	r1, sp, #8
 8003056:	4805      	ldr	r0, [pc, #20]	; (800306c <get_angle+0x3c>)
 8003058:	f7ff fce5 	bl	8002a26 <uart_send>
}
 800305c:	f50d 7d03 	add.w	sp, sp, #524	; 0x20c
 8003060:	f85d fb04 	ldr.w	pc, [sp], #4
 8003064:	20000814 	.word	0x20000814
 8003068:	0800b36b 	.word	0x0800b36b
 800306c:	2000036c 	.word	0x2000036c

08003070 <move>:


void move(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8003070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	robot.set_position += atoi(args[0])* CM_TO_STEP;
 8003072:	f003 fbf1 	bl	8006858 <atoi>
 8003076:	f7fd f9cf 	bl	8000418 <__aeabi_i2d>
 800307a:	a30b      	add	r3, pc, #44	; (adr r3, 80030a8 <move+0x38>)
 800307c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003080:	f7fd fa34 	bl	80004ec <__aeabi_dmul>
 8003084:	4e0a      	ldr	r6, [pc, #40]	; (80030b0 <move+0x40>)
 8003086:	4604      	mov	r4, r0
 8003088:	6a37      	ldr	r7, [r6, #32]
 800308a:	460d      	mov	r5, r1
 800308c:	4638      	mov	r0, r7
 800308e:	f7fd f9c3 	bl	8000418 <__aeabi_i2d>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4620      	mov	r0, r4
 8003098:	4629      	mov	r1, r5
 800309a:	f7fd f871 	bl	8000180 <__adddf3>
 800309e:	f7fd fcd5 	bl	8000a4c <__aeabi_d2iz>
 80030a2:	6230      	str	r0, [r6, #32]
}
 80030a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030a6:	bf00      	nop
 80030a8:	ed916873 	.word	0xed916873
 80030ac:	4052c77c 	.word	0x4052c77c
 80030b0:	20000814 	.word	0x20000814

080030b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030b4:	f7ff faf4 	bl	80026a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030b8:	480b      	ldr	r0, [pc, #44]	; (80030e8 <LoopFillZerobss+0xe>)
   ldr r1, =_edata
 80030ba:	490c      	ldr	r1, [pc, #48]	; (80030ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80030bc:	4a0c      	ldr	r2, [pc, #48]	; (80030f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80030be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030c0:	e002      	b.n	80030c8 <LoopCopyDataInit>

080030c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c6:	3304      	adds	r3, #4

080030c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030cc:	d3f9      	bcc.n	80030c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ce:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80030d0:	4c09      	ldr	r4, [pc, #36]	; (80030f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d4:	e001      	b.n	80030da <LoopFillZerobss>

080030d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d8:	3204      	adds	r2, #4

080030da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030dc:	d3fb      	bcc.n	80030d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030de:	f005 f94b 	bl	8008378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030e2:	f7fe fb29 	bl	8001738 <main>
  bx lr
 80030e6:	4770      	bx	lr
  ldr r0, =_sdata
 80030e8:	20000000 	.word	0x20000000
   ldr r1, =_edata
 80030ec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030f0:	0800b838 	.word	0x0800b838
  ldr r2, =_sbss
 80030f4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80030f8:	20000ba8 	.word	0x20000ba8

080030fc <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030fc:	e7fe      	b.n	80030fc <CAN1_RX1_IRQHandler>
	...

08003100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003100:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003102:	4b0e      	ldr	r3, [pc, #56]	; (800313c <HAL_InitTick+0x3c>)
{
 8003104:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800310c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003110:	4a0b      	ldr	r2, [pc, #44]	; (8003140 <HAL_InitTick+0x40>)
 8003112:	6810      	ldr	r0, [r2, #0]
 8003114:	fbb0 f0f3 	udiv	r0, r0, r3
 8003118:	f000 fad8 	bl	80036cc <HAL_SYSTICK_Config>
 800311c:	4604      	mov	r4, r0
 800311e:	b958      	cbnz	r0, 8003138 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003120:	2d0f      	cmp	r5, #15
 8003122:	d809      	bhi.n	8003138 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003124:	4602      	mov	r2, r0
 8003126:	4629      	mov	r1, r5
 8003128:	f04f 30ff 	mov.w	r0, #4294967295
 800312c:	f000 fa90 	bl	8003650 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003130:	4620      	mov	r0, r4
 8003132:	4b04      	ldr	r3, [pc, #16]	; (8003144 <HAL_InitTick+0x44>)
 8003134:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003136:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003138:	2001      	movs	r0, #1
 800313a:	e7fc      	b.n	8003136 <HAL_InitTick+0x36>
 800313c:	20000008 	.word	0x20000008
 8003140:	20000004 	.word	0x20000004
 8003144:	2000000c 	.word	0x2000000c

08003148 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003148:	4a07      	ldr	r2, [pc, #28]	; (8003168 <HAL_Init+0x20>)
{
 800314a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800314c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800314e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003150:	f043 0310 	orr.w	r3, r3, #16
 8003154:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003156:	f000 fa69 	bl	800362c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800315a:	2001      	movs	r0, #1
 800315c:	f7ff ffd0 	bl	8003100 <HAL_InitTick>
  HAL_MspInit();
 8003160:	f7ff f9de 	bl	8002520 <HAL_MspInit>
}
 8003164:	2000      	movs	r0, #0
 8003166:	bd08      	pop	{r3, pc}
 8003168:	40022000 	.word	0x40022000

0800316c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800316c:	4a03      	ldr	r2, [pc, #12]	; (800317c <HAL_IncTick+0x10>)
 800316e:	4b04      	ldr	r3, [pc, #16]	; (8003180 <HAL_IncTick+0x14>)
 8003170:	6811      	ldr	r1, [r2, #0]
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	440b      	add	r3, r1
 8003176:	6013      	str	r3, [r2, #0]
}
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	20000a58 	.word	0x20000a58
 8003180:	20000008 	.word	0x20000008

08003184 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003184:	4b01      	ldr	r3, [pc, #4]	; (800318c <HAL_GetTick+0x8>)
 8003186:	6818      	ldr	r0, [r3, #0]
}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000a58 	.word	0x20000a58

08003190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003190:	b538      	push	{r3, r4, r5, lr}
 8003192:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003194:	f7ff fff6 	bl	8003184 <HAL_GetTick>
 8003198:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800319a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800319c:	bf1e      	ittt	ne
 800319e:	4b04      	ldrne	r3, [pc, #16]	; (80031b0 <HAL_Delay+0x20>)
 80031a0:	781b      	ldrbne	r3, [r3, #0]
 80031a2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031a4:	f7ff ffee 	bl	8003184 <HAL_GetTick>
 80031a8:	1b43      	subs	r3, r0, r5
 80031aa:	42a3      	cmp	r3, r4
 80031ac:	d3fa      	bcc.n	80031a4 <HAL_Delay+0x14>
  {
  }
}
 80031ae:	bd38      	pop	{r3, r4, r5, pc}
 80031b0:	20000008 	.word	0x20000008

080031b4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80031b4:	6803      	ldr	r3, [r0, #0]
 80031b6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80031b8:	4770      	bx	lr

080031ba <HAL_ADC_LevelOutOfWindowCallback>:
 80031ba:	4770      	bx	lr

080031bc <HAL_ADC_IRQHandler>:
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
  uint32_t tmp_sr = hadc->Instance->SR;
 80031bc:	6803      	ldr	r3, [r0, #0]
{
 80031be:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80031c0:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80031c2:	685e      	ldr	r6, [r3, #4]
{
 80031c4:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80031c6:	06b0      	lsls	r0, r6, #26
 80031c8:	d526      	bpl.n	8003218 <HAL_ADC_IRQHandler+0x5c>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80031ca:	07a9      	lsls	r1, r5, #30
 80031cc:	d524      	bpl.n	8003218 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031ce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80031d0:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80031d2:	bf5e      	ittt	pl
 80031d4:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80031d6:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80031da:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80031e2:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80031e6:	d110      	bne.n	800320a <HAL_ADC_IRQHandler+0x4e>
 80031e8:	7b22      	ldrb	r2, [r4, #12]
 80031ea:	b972      	cbnz	r2, 800320a <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	f022 0220 	bic.w	r2, r2, #32
 80031f2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80031f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031fa:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80031fe:	04d8      	lsls	r0, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003200:	bf5e      	ittt	pl
 8003202:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8003204:	f043 0301 	orrpl.w	r3, r3, #1
 8003208:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800320a:	4620      	mov	r0, r4
 800320c:	f7fe fa10 	bl	8001630 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003210:	f06f 0212 	mvn.w	r2, #18
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003218:	0631      	lsls	r1, r6, #24
 800321a:	d530      	bpl.n	800327e <HAL_ADC_IRQHandler+0xc2>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800321c:	076a      	lsls	r2, r5, #29
 800321e:	d52e      	bpl.n	800327e <HAL_ADC_IRQHandler+0xc2>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003220:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003222:	06db      	lsls	r3, r3, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003224:	bf5e      	ittt	pl
 8003226:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8003228:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 800322c:	62a3      	strpl	r3, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8003236:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 800323a:	d00a      	beq.n	8003252 <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800323c:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800323e:	0550      	lsls	r0, r2, #21
 8003240:	d416      	bmi.n	8003270 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003248:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800324c:	d110      	bne.n	8003270 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800324e:	7b22      	ldrb	r2, [r4, #12]
 8003250:	b972      	cbnz	r2, 8003270 <HAL_ADC_IRQHandler+0xb4>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003258:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800325a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800325c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003260:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003262:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003264:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003266:	bf5e      	ittt	pl
 8003268:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800326a:	f043 0301 	orrpl.w	r3, r3, #1
 800326e:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003270:	4620      	mov	r0, r4
 8003272:	f000 f9d9 	bl	8003628 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003276:	f06f 020c 	mvn.w	r2, #12
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800327e:	0672      	lsls	r2, r6, #25
 8003280:	d50c      	bpl.n	800329c <HAL_ADC_IRQHandler+0xe0>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003282:	07eb      	lsls	r3, r5, #31
 8003284:	d50a      	bpl.n	800329c <HAL_ADC_IRQHandler+0xe0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003286:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003288:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800328a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800328e:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003290:	f7ff ff93 	bl	80031ba <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003294:	f06f 0201 	mvn.w	r2, #1
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800329c:	bd70      	pop	{r4, r5, r6, pc}
	...

080032a0 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80032a0:	2300      	movs	r3, #0
{ 
 80032a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80032a4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032a6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{ 
 80032aa:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d06c      	beq.n	800338a <HAL_ADC_ConfigChannel+0xea>
 80032b0:	2301      	movs	r3, #1
 80032b2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032b6:	684d      	ldr	r5, [r1, #4]
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032b8:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 80032ba:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032bc:	6808      	ldr	r0, [r1, #0]
 80032be:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 80032c2:	d822      	bhi.n	800330a <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032c4:	261f      	movs	r6, #31
 80032c6:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80032c8:	3b05      	subs	r3, #5
 80032ca:	409e      	lsls	r6, r3
 80032cc:	ea25 0506 	bic.w	r5, r5, r6
 80032d0:	fa00 f303 	lsl.w	r3, r0, r3
 80032d4:	432b      	orrs	r3, r5
 80032d6:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80032d8:	2809      	cmp	r0, #9
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80032da:	688b      	ldr	r3, [r1, #8]
 80032dc:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 80032e0:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80032e4:	d929      	bls.n	800333a <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80032e6:	68d6      	ldr	r6, [r2, #12]
 80032e8:	3d1e      	subs	r5, #30
 80032ea:	40a9      	lsls	r1, r5
 80032ec:	ea26 0101 	bic.w	r1, r6, r1
 80032f0:	40ab      	lsls	r3, r5
 80032f2:	430b      	orrs	r3, r1
 80032f4:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032f6:	f1a0 0310 	sub.w	r3, r0, #16
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d925      	bls.n	800334a <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032fe:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003300:	2300      	movs	r3, #0
 8003302:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8003306:	b002      	add	sp, #8
 8003308:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800330a:	2d0c      	cmp	r5, #12
 800330c:	f04f 051f 	mov.w	r5, #31
 8003310:	d809      	bhi.n	8003326 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003312:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8003314:	3b23      	subs	r3, #35	; 0x23
 8003316:	409d      	lsls	r5, r3
 8003318:	ea26 0505 	bic.w	r5, r6, r5
 800331c:	fa00 f303 	lsl.w	r3, r0, r3
 8003320:	432b      	orrs	r3, r5
 8003322:	6313      	str	r3, [r2, #48]	; 0x30
 8003324:	e7d8      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003326:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8003328:	3b41      	subs	r3, #65	; 0x41
 800332a:	409d      	lsls	r5, r3
 800332c:	ea26 0505 	bic.w	r5, r6, r5
 8003330:	fa00 f303 	lsl.w	r3, r0, r3
 8003334:	432b      	orrs	r3, r5
 8003336:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003338:	e7ce      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800333a:	6910      	ldr	r0, [r2, #16]
 800333c:	40a9      	lsls	r1, r5
 800333e:	ea20 0101 	bic.w	r1, r0, r1
 8003342:	40ab      	lsls	r3, r5
 8003344:	430b      	orrs	r3, r1
 8003346:	6113      	str	r3, [r2, #16]
 8003348:	e7d9      	b.n	80032fe <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 800334a:	4b11      	ldr	r3, [pc, #68]	; (8003390 <HAL_ADC_ConfigChannel+0xf0>)
 800334c:	429a      	cmp	r2, r3
 800334e:	d116      	bne.n	800337e <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003350:	6893      	ldr	r3, [r2, #8]
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	d4d3      	bmi.n	80032fe <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003356:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003358:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800335a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800335e:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003360:	d1cd      	bne.n	80032fe <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003362:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <HAL_ADC_ConfigChannel+0xf4>)
 8003364:	4a0c      	ldr	r2, [pc, #48]	; (8003398 <HAL_ADC_ConfigChannel+0xf8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	fbb3 f3f2 	udiv	r3, r3, r2
 800336c:	220a      	movs	r2, #10
 800336e:	4353      	muls	r3, r2
            wait_loop_index--;
 8003370:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003372:	9b01      	ldr	r3, [sp, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0c2      	beq.n	80032fe <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 8003378:	9b01      	ldr	r3, [sp, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	e7f8      	b.n	8003370 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800337e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8003380:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003382:	f043 0320 	orr.w	r3, r3, #32
 8003386:	62a3      	str	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8003388:	e7ba      	b.n	8003300 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 800338a:	2002      	movs	r0, #2
 800338c:	e7bb      	b.n	8003306 <HAL_ADC_ConfigChannel+0x66>
 800338e:	bf00      	nop
 8003390:	40012400 	.word	0x40012400
 8003394:	20000004 	.word	0x20000004
 8003398:	000f4240 	.word	0x000f4240

0800339c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800339c:	2300      	movs	r3, #0
{
 800339e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 80033a0:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033a2:	6803      	ldr	r3, [r0, #0]
{
 80033a4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	07d2      	lsls	r2, r2, #31
 80033aa:	d502      	bpl.n	80033b2 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033ac:	2000      	movs	r0, #0
}
 80033ae:	b003      	add	sp, #12
 80033b0:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	f042 0201 	orr.w	r2, r2, #1
 80033b8:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033ba:	4b14      	ldr	r3, [pc, #80]	; (800340c <ADC_Enable+0x70>)
 80033bc:	4a14      	ldr	r2, [pc, #80]	; (8003410 <ADC_Enable+0x74>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80033c4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80033c6:	9b01      	ldr	r3, [sp, #4]
 80033c8:	b9e3      	cbnz	r3, 8003404 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 80033ca:	f7ff fedb 	bl	8003184 <HAL_GetTick>
 80033ce:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	07db      	lsls	r3, r3, #31
 80033d6:	d4e9      	bmi.n	80033ac <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033d8:	f7ff fed4 	bl	8003184 <HAL_GetTick>
 80033dc:	1b40      	subs	r0, r0, r5
 80033de:	2802      	cmp	r0, #2
 80033e0:	d9f6      	bls.n	80033d0 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f013 0301 	ands.w	r3, r3, #1
 80033ea:	d1f1      	bne.n	80033d0 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          return HAL_ERROR;
 80033ee:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f0:	f042 0210 	orr.w	r2, r2, #16
 80033f4:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 80033f8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	62e2      	str	r2, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8003402:	e7d4      	b.n	80033ae <ADC_Enable+0x12>
      wait_loop_index--;
 8003404:	9b01      	ldr	r3, [sp, #4]
 8003406:	3b01      	subs	r3, #1
 8003408:	e7dc      	b.n	80033c4 <ADC_Enable+0x28>
 800340a:	bf00      	nop
 800340c:	20000004 	.word	0x20000004
 8003410:	000f4240 	.word	0x000f4240

08003414 <HAL_ADC_Start_IT>:
{
 8003414:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8003416:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800341a:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800341c:	2b01      	cmp	r3, #1
 800341e:	d058      	beq.n	80034d2 <HAL_ADC_Start_IT+0xbe>
 8003420:	2301      	movs	r3, #1
 8003422:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8003426:	f7ff ffb9 	bl	800339c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800342a:	2800      	cmp	r0, #0
 800342c:	d14d      	bne.n	80034ca <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 800342e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003430:	4a29      	ldr	r2, [pc, #164]	; (80034d8 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 8003432:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003436:	f023 0301 	bic.w	r3, r3, #1
 800343a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800343e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	4293      	cmp	r3, r2
 8003444:	d104      	bne.n	8003450 <HAL_ADC_Start_IT+0x3c>
 8003446:	4925      	ldr	r1, [pc, #148]	; (80034dc <HAL_ADC_Start_IT+0xc8>)
 8003448:	684a      	ldr	r2, [r1, #4]
 800344a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800344e:	d132      	bne.n	80034b6 <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003450:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003452:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003456:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003458:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800345a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800345c:	bf41      	itttt	mi
 800345e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8003460:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8003464:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8003468:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800346a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800346c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003470:	bf1c      	itt	ne
 8003472:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8003474:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8003478:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 800347a:	2200      	movs	r2, #0
 800347c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003480:	f06f 0202 	mvn.w	r2, #2
 8003484:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	f042 0220 	orr.w	r2, r2, #32
 800348c:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003494:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8003498:	d113      	bne.n	80034c2 <HAL_ADC_Start_IT+0xae>
 800349a:	4a0f      	ldr	r2, [pc, #60]	; (80034d8 <HAL_ADC_Start_IT+0xc4>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d105      	bne.n	80034ac <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80034a0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80034a4:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034a6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80034aa:	d10a      	bne.n	80034c2 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80034b2:	609a      	str	r2, [r3, #8]
}
 80034b4:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80034b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80034bc:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80034be:	684a      	ldr	r2, [r1, #4]
 80034c0:	e7cb      	b.n	800345a <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80034c8:	e7f3      	b.n	80034b2 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 80034ca:	2300      	movs	r3, #0
 80034cc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80034d0:	e7f0      	b.n	80034b4 <HAL_ADC_Start_IT+0xa0>
  __HAL_LOCK(hadc);
 80034d2:	2002      	movs	r0, #2
 80034d4:	e7ee      	b.n	80034b4 <HAL_ADC_Start_IT+0xa0>
 80034d6:	bf00      	nop
 80034d8:	40012800 	.word	0x40012800
 80034dc:	40012400 	.word	0x40012400

080034e0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034e0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034e2:	6803      	ldr	r3, [r0, #0]
{
 80034e4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	07d1      	lsls	r1, r2, #31
 80034ea:	d401      	bmi.n	80034f0 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80034ec:	2000      	movs	r0, #0
}
 80034ee:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80034f8:	f7ff fe44 	bl	8003184 <HAL_GetTick>
 80034fc:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034fe:	6823      	ldr	r3, [r4, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	07db      	lsls	r3, r3, #31
 8003504:	d5f2      	bpl.n	80034ec <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003506:	f7ff fe3d 	bl	8003184 <HAL_GetTick>
 800350a:	1b40      	subs	r0, r0, r5
 800350c:	2802      	cmp	r0, #2
 800350e:	d9f6      	bls.n	80034fe <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	07da      	lsls	r2, r3, #31
 8003516:	d5f2      	bpl.n	80034fe <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003518:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 800351a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800351c:	f043 0310 	orr.w	r3, r3, #16
 8003520:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003522:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003524:	f043 0301 	orr.w	r3, r3, #1
 8003528:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 800352a:	e7e0      	b.n	80034ee <ADC_ConversionStop_Disable+0xe>

0800352c <HAL_ADC_Init>:
{
 800352c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 800352e:	4604      	mov	r4, r0
 8003530:	2800      	cmp	r0, #0
 8003532:	d06d      	beq.n	8003610 <HAL_ADC_Init+0xe4>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003534:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003536:	b923      	cbnz	r3, 8003542 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8003538:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800353a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800353e:	f7fd fe77 	bl	8001230 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003542:	4620      	mov	r0, r4
 8003544:	f7ff ffcc 	bl	80034e0 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003548:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800354a:	f013 0310 	ands.w	r3, r3, #16
 800354e:	d161      	bne.n	8003614 <HAL_ADC_Init+0xe8>
 8003550:	2800      	cmp	r0, #0
 8003552:	d15f      	bne.n	8003614 <HAL_ADC_Init+0xe8>
    ADC_STATE_CLR_SET(hadc->State,
 8003554:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003556:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8003558:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800355c:	f022 0202 	bic.w	r2, r2, #2
 8003560:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003564:	69e5      	ldr	r5, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003566:	68a6      	ldr	r6, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8003568:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800356a:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800356c:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800356e:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003572:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003576:	d036      	beq.n	80035e6 <HAL_ADC_Init+0xba>
 8003578:	1e77      	subs	r7, r6, #1
 800357a:	427d      	negs	r5, r7
 800357c:	417d      	adcs	r5, r7
 800357e:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003580:	7d27      	ldrb	r7, [r4, #20]
 8003582:	2f01      	cmp	r7, #1
 8003584:	d106      	bne.n	8003594 <HAL_ADC_Init+0x68>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003586:	bb82      	cbnz	r2, 80035ea <HAL_ADC_Init+0xbe>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003588:	69a2      	ldr	r2, [r4, #24]
 800358a:	3a01      	subs	r2, #1
 800358c:	ea45 3242 	orr.w	r2, r5, r2, lsl #13
 8003590:	f442 6500 	orr.w	r5, r2, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8003594:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003596:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800359a:	6857      	ldr	r7, [r2, #4]
 800359c:	f427 4769 	bic.w	r7, r7, #59648	; 0xe900
 80035a0:	ea45 0507 	orr.w	r5, r5, r7
 80035a4:	6055      	str	r5, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80035a6:	6897      	ldr	r7, [r2, #8]
 80035a8:	4d1d      	ldr	r5, [pc, #116]	; (8003620 <HAL_ADC_Init+0xf4>)
 80035aa:	ea05 0507 	and.w	r5, r5, r7
 80035ae:	ea45 0501 	orr.w	r5, r5, r1
 80035b2:	6095      	str	r5, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80035b4:	d001      	beq.n	80035ba <HAL_ADC_Init+0x8e>
 80035b6:	2e01      	cmp	r6, #1
 80035b8:	d102      	bne.n	80035c0 <HAL_ADC_Init+0x94>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80035ba:	6923      	ldr	r3, [r4, #16]
 80035bc:	3b01      	subs	r3, #1
 80035be:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80035c0:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 80035c2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80035c6:	432b      	orrs	r3, r5
 80035c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	4b15      	ldr	r3, [pc, #84]	; (8003624 <HAL_ADC_Init+0xf8>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	4299      	cmp	r1, r3
 80035d2:	d113      	bne.n	80035fc <HAL_ADC_Init+0xd0>
      ADC_CLEAR_ERRORCODE(hadc);
 80035d4:	2300      	movs	r3, #0
 80035d6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80035d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80035da:	f023 0303 	bic.w	r3, r3, #3
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	62a3      	str	r3, [r4, #40]	; 0x28
}
 80035e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80035e6:	4635      	mov	r5, r6
 80035e8:	e7ca      	b.n	8003580 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80035ec:	f042 0220 	orr.w	r2, r2, #32
 80035f0:	62a2      	str	r2, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80035f4:	f042 0201 	orr.w	r2, r2, #1
 80035f8:	62e2      	str	r2, [r4, #44]	; 0x2c
 80035fa:	e7cb      	b.n	8003594 <HAL_ADC_Init+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80035fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80035fe:	f023 0312 	bic.w	r3, r3, #18
 8003602:	f043 0310 	orr.w	r3, r3, #16
 8003606:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800360a:	f043 0301 	orr.w	r3, r3, #1
 800360e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8003610:	2001      	movs	r0, #1
 8003612:	e7e7      	b.n	80035e4 <HAL_ADC_Init+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003614:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003616:	f043 0310 	orr.w	r3, r3, #16
 800361a:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 800361c:	e7f8      	b.n	8003610 <HAL_ADC_Init+0xe4>
 800361e:	bf00      	nop
 8003620:	ffe1f7fd 	.word	0xffe1f7fd
 8003624:	ff1f0efe 	.word	0xff1f0efe

08003628 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003628:	4770      	bx	lr
	...

0800362c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800362c:	4907      	ldr	r1, [pc, #28]	; (800364c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800362e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003630:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003632:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003636:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800363a:	0412      	lsls	r2, r2, #16
 800363c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800363e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003640:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003648:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800364a:	4770      	bx	lr
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003650:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003652:	b530      	push	{r4, r5, lr}
 8003654:	68dc      	ldr	r4, [r3, #12]
 8003656:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800365a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800365e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003660:	2b04      	cmp	r3, #4
 8003662:	bf28      	it	cs
 8003664:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003666:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003668:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800366c:	bf94      	ite	ls
 800366e:	2400      	movls	r4, #0
 8003670:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003672:	fa05 f303 	lsl.w	r3, r5, r3
 8003676:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800367a:	40a5      	lsls	r5, r4
 800367c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003680:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8003682:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003684:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003688:	bfac      	ite	ge
 800368a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800368e:	4a07      	ldrlt	r2, [pc, #28]	; (80036ac <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003690:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003694:	b2db      	uxtb	r3, r3
 8003696:	bfab      	itete	ge
 8003698:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80036a6:	bd30      	pop	{r4, r5, pc}
 80036a8:	e000ed00 	.word	0xe000ed00
 80036ac:	e000ed14 	.word	0xe000ed14

080036b0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80036b0:	2800      	cmp	r0, #0
 80036b2:	db07      	blt.n	80036c4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036b4:	2301      	movs	r3, #1
 80036b6:	0941      	lsrs	r1, r0, #5
 80036b8:	4a03      	ldr	r2, [pc, #12]	; (80036c8 <HAL_NVIC_EnableIRQ+0x18>)
 80036ba:	f000 001f 	and.w	r0, r0, #31
 80036be:	4083      	lsls	r3, r0
 80036c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	e000e100 	.word	0xe000e100

080036cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036cc:	3801      	subs	r0, #1
 80036ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80036d2:	d20b      	bcs.n	80036ec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d8:	21f0      	movs	r1, #240	; 0xf0
 80036da:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036dc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036de:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e2:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036e4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036e8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036ea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80036ec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80036ee:	4770      	bx	lr
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036f4:	4603      	mov	r3, r0
{
 80036f6:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80036f8:	b340      	cbz	r0, 800374c <HAL_DMA_Init+0x58>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036fa:	2114      	movs	r1, #20
 80036fc:	6800      	ldr	r0, [r0, #0]
 80036fe:	4a14      	ldr	r2, [pc, #80]	; (8003750 <HAL_DMA_Init+0x5c>)
 8003700:	4402      	add	r2, r0
 8003702:	fbb2 f2f1 	udiv	r2, r2, r1
 8003706:	0092      	lsls	r2, r2, #2
 8003708:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800370a:	4a12      	ldr	r2, [pc, #72]	; (8003754 <HAL_DMA_Init+0x60>)
 800370c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800370e:	2202      	movs	r2, #2
 8003710:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003714:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 8003718:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371a:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 800371c:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371e:	4322      	orrs	r2, r4
 8003720:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003722:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003726:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003728:	695c      	ldr	r4, [r3, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800372a:	f021 0130 	bic.w	r1, r1, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372e:	4322      	orrs	r2, r4
 8003730:	699c      	ldr	r4, [r3, #24]
 8003732:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003734:	69dc      	ldr	r4, [r3, #28]
 8003736:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8003738:	430a      	orrs	r2, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800373a:	6002      	str	r2, [r0, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373c:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800373e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003740:	6398      	str	r0, [r3, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003742:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8003746:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
}
 800374a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800374c:	2001      	movs	r0, #1
 800374e:	e7fc      	b.n	800374a <HAL_DMA_Init+0x56>
 8003750:	bffdfff8 	.word	0xbffdfff8
 8003754:	40020000 	.word	0x40020000

08003758 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800375a:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800375c:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003760:	2801      	cmp	r0, #1
 8003762:	d036      	beq.n	80037d2 <HAL_DMA_Start_IT+0x7a>
 8003764:	2001      	movs	r0, #1
 8003766:	f885 0020 	strb.w	r0, [r5, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800376a:	f895 0021 	ldrb.w	r0, [r5, #33]	; 0x21
 800376e:	2400      	movs	r4, #0
 8003770:	2801      	cmp	r0, #1
 8003772:	b2c6      	uxtb	r6, r0
 8003774:	f04f 0002 	mov.w	r0, #2
 8003778:	d128      	bne.n	80037cc <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800377a:	f885 0021 	strb.w	r0, [r5, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800377e:	63ac      	str	r4, [r5, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003780:	682c      	ldr	r4, [r5, #0]
 8003782:	6820      	ldr	r0, [r4, #0]
 8003784:	f020 0001 	bic.w	r0, r0, #1
 8003788:	6020      	str	r0, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800378a:	e9d5 700f 	ldrd	r7, r0, [r5, #60]	; 0x3c
 800378e:	fa06 f000 	lsl.w	r0, r6, r0
 8003792:	6078      	str	r0, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003794:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003796:	686b      	ldr	r3, [r5, #4]
 8003798:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800379a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800379c:	bf0b      	itete	eq
 800379e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80037a0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80037a2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80037a4:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80037a6:	b14b      	cbz	r3, 80037bc <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 80037ae:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037b0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6023      	str	r3, [r4, #0]
}
 80037ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037bc:	6823      	ldr	r3, [r4, #0]
 80037be:	f023 0304 	bic.w	r3, r3, #4
 80037c2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037c4:	6823      	ldr	r3, [r4, #0]
 80037c6:	f043 030a 	orr.w	r3, r3, #10
 80037ca:	e7f0      	b.n	80037ae <HAL_DMA_Start_IT+0x56>
    __HAL_UNLOCK(hdma); 
 80037cc:	f885 4020 	strb.w	r4, [r5, #32]
    status = HAL_BUSY;
 80037d0:	e7f3      	b.n	80037ba <HAL_DMA_Start_IT+0x62>
  __HAL_LOCK(hdma);
 80037d2:	2002      	movs	r0, #2
 80037d4:	e7f1      	b.n	80037ba <HAL_DMA_Start_IT+0x62>

080037d6 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037d6:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 80037da:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037dc:	2a02      	cmp	r2, #2
 80037de:	d006      	beq.n	80037ee <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037e0:	2204      	movs	r2, #4
 80037e2:	6382      	str	r2, [r0, #56]	; 0x38
    return HAL_ERROR;
 80037e4:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2020 	strb.w	r2, [r3, #32]
}
 80037ec:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037ee:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037f0:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037f2:	6811      	ldr	r1, [r2, #0]
 80037f4:	f021 010e 	bic.w	r1, r1, #14
 80037f8:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80037fa:	6811      	ldr	r1, [r2, #0]
 80037fc:	f021 0101 	bic.w	r1, r1, #1
 8003800:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003802:	2101      	movs	r1, #1
 8003804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003806:	fa01 f202 	lsl.w	r2, r1, r2
 800380a:	6042      	str	r2, [r0, #4]
  return status; 
 800380c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800380e:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
  return status; 
 8003812:	e7e8      	b.n	80037e6 <HAL_DMA_Abort+0x10>

08003814 <HAL_DMA_Abort_IT>:
{  
 8003814:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003816:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800381a:	2b02      	cmp	r3, #2
 800381c:	d003      	beq.n	8003826 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800381e:	2304      	movs	r3, #4
 8003820:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8003822:	2001      	movs	r0, #1
}
 8003824:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003826:	6803      	ldr	r3, [r0, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	f022 020e 	bic.w	r2, r2, #14
 800382e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	f022 0201 	bic.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003838:	4a18      	ldr	r2, [pc, #96]	; (800389c <HAL_DMA_Abort_IT+0x88>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d01f      	beq.n	800387e <HAL_DMA_Abort_IT+0x6a>
 800383e:	3214      	adds	r2, #20
 8003840:	4293      	cmp	r3, r2
 8003842:	d01e      	beq.n	8003882 <HAL_DMA_Abort_IT+0x6e>
 8003844:	3214      	adds	r2, #20
 8003846:	4293      	cmp	r3, r2
 8003848:	d01d      	beq.n	8003886 <HAL_DMA_Abort_IT+0x72>
 800384a:	3214      	adds	r2, #20
 800384c:	4293      	cmp	r3, r2
 800384e:	d01d      	beq.n	800388c <HAL_DMA_Abort_IT+0x78>
 8003850:	3214      	adds	r2, #20
 8003852:	4293      	cmp	r3, r2
 8003854:	d01d      	beq.n	8003892 <HAL_DMA_Abort_IT+0x7e>
 8003856:	3214      	adds	r2, #20
 8003858:	4293      	cmp	r3, r2
 800385a:	bf0c      	ite	eq
 800385c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8003860:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8003864:	4a0e      	ldr	r2, [pc, #56]	; (80038a0 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8003866:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003868:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800386a:	2301      	movs	r3, #1
 800386c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8003870:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8003872:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8003876:	b17b      	cbz	r3, 8003898 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8003878:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800387a:	4620      	mov	r0, r4
 800387c:	e7d2      	b.n	8003824 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800387e:	2301      	movs	r3, #1
 8003880:	e7f0      	b.n	8003864 <HAL_DMA_Abort_IT+0x50>
 8003882:	2310      	movs	r3, #16
 8003884:	e7ee      	b.n	8003864 <HAL_DMA_Abort_IT+0x50>
 8003886:	f44f 7380 	mov.w	r3, #256	; 0x100
 800388a:	e7eb      	b.n	8003864 <HAL_DMA_Abort_IT+0x50>
 800388c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003890:	e7e8      	b.n	8003864 <HAL_DMA_Abort_IT+0x50>
 8003892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003896:	e7e5      	b.n	8003864 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8003898:	4618      	mov	r0, r3
 800389a:	e7c3      	b.n	8003824 <HAL_DMA_Abort_IT+0x10>
 800389c:	40020008 	.word	0x40020008
 80038a0:	40020000 	.word	0x40020000

080038a4 <HAL_DMA_IRQHandler>:
{
 80038a4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80038a6:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038a8:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80038aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038ac:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80038ae:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80038b0:	4095      	lsls	r5, r2
 80038b2:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80038b4:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80038b6:	d032      	beq.n	800391e <HAL_DMA_IRQHandler+0x7a>
 80038b8:	074d      	lsls	r5, r1, #29
 80038ba:	d530      	bpl.n	800391e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038c0:	bf5e      	ittt	pl
 80038c2:	681a      	ldrpl	r2, [r3, #0]
 80038c4:	f022 0204 	bicpl.w	r2, r2, #4
 80038c8:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80038ca:	4a3e      	ldr	r2, [pc, #248]	; (80039c4 <HAL_DMA_IRQHandler+0x120>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d019      	beq.n	8003904 <HAL_DMA_IRQHandler+0x60>
 80038d0:	3214      	adds	r2, #20
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d018      	beq.n	8003908 <HAL_DMA_IRQHandler+0x64>
 80038d6:	3214      	adds	r2, #20
 80038d8:	4293      	cmp	r3, r2
 80038da:	d017      	beq.n	800390c <HAL_DMA_IRQHandler+0x68>
 80038dc:	3214      	adds	r2, #20
 80038de:	4293      	cmp	r3, r2
 80038e0:	d017      	beq.n	8003912 <HAL_DMA_IRQHandler+0x6e>
 80038e2:	3214      	adds	r2, #20
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d017      	beq.n	8003918 <HAL_DMA_IRQHandler+0x74>
 80038e8:	3214      	adds	r2, #20
 80038ea:	4293      	cmp	r3, r2
 80038ec:	bf0c      	ite	eq
 80038ee:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80038f2:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80038f6:	4a34      	ldr	r2, [pc, #208]	; (80039c8 <HAL_DMA_IRQHandler+0x124>)
 80038f8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80038fa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d05e      	beq.n	80039be <HAL_DMA_IRQHandler+0x11a>
}
 8003900:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003902:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003904:	2304      	movs	r3, #4
 8003906:	e7f6      	b.n	80038f6 <HAL_DMA_IRQHandler+0x52>
 8003908:	2340      	movs	r3, #64	; 0x40
 800390a:	e7f4      	b.n	80038f6 <HAL_DMA_IRQHandler+0x52>
 800390c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003910:	e7f1      	b.n	80038f6 <HAL_DMA_IRQHandler+0x52>
 8003912:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003916:	e7ee      	b.n	80038f6 <HAL_DMA_IRQHandler+0x52>
 8003918:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800391c:	e7eb      	b.n	80038f6 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800391e:	2502      	movs	r5, #2
 8003920:	4095      	lsls	r5, r2
 8003922:	4225      	tst	r5, r4
 8003924:	d035      	beq.n	8003992 <HAL_DMA_IRQHandler+0xee>
 8003926:	078d      	lsls	r5, r1, #30
 8003928:	d533      	bpl.n	8003992 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	0694      	lsls	r4, r2, #26
 800392e:	d406      	bmi.n	800393e <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	f022 020a 	bic.w	r2, r2, #10
 8003936:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003938:	2201      	movs	r2, #1
 800393a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800393e:	4a21      	ldr	r2, [pc, #132]	; (80039c4 <HAL_DMA_IRQHandler+0x120>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d019      	beq.n	8003978 <HAL_DMA_IRQHandler+0xd4>
 8003944:	3214      	adds	r2, #20
 8003946:	4293      	cmp	r3, r2
 8003948:	d018      	beq.n	800397c <HAL_DMA_IRQHandler+0xd8>
 800394a:	3214      	adds	r2, #20
 800394c:	4293      	cmp	r3, r2
 800394e:	d017      	beq.n	8003980 <HAL_DMA_IRQHandler+0xdc>
 8003950:	3214      	adds	r2, #20
 8003952:	4293      	cmp	r3, r2
 8003954:	d017      	beq.n	8003986 <HAL_DMA_IRQHandler+0xe2>
 8003956:	3214      	adds	r2, #20
 8003958:	4293      	cmp	r3, r2
 800395a:	d017      	beq.n	800398c <HAL_DMA_IRQHandler+0xe8>
 800395c:	3214      	adds	r2, #20
 800395e:	4293      	cmp	r3, r2
 8003960:	bf0c      	ite	eq
 8003962:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8003966:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800396a:	4a17      	ldr	r2, [pc, #92]	; (80039c8 <HAL_DMA_IRQHandler+0x124>)
 800396c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800396e:	2300      	movs	r3, #0
 8003970:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003974:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003976:	e7c1      	b.n	80038fc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003978:	2302      	movs	r3, #2
 800397a:	e7f6      	b.n	800396a <HAL_DMA_IRQHandler+0xc6>
 800397c:	2320      	movs	r3, #32
 800397e:	e7f4      	b.n	800396a <HAL_DMA_IRQHandler+0xc6>
 8003980:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003984:	e7f1      	b.n	800396a <HAL_DMA_IRQHandler+0xc6>
 8003986:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800398a:	e7ee      	b.n	800396a <HAL_DMA_IRQHandler+0xc6>
 800398c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003990:	e7eb      	b.n	800396a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003992:	2508      	movs	r5, #8
 8003994:	4095      	lsls	r5, r2
 8003996:	4225      	tst	r5, r4
 8003998:	d011      	beq.n	80039be <HAL_DMA_IRQHandler+0x11a>
 800399a:	0709      	lsls	r1, r1, #28
 800399c:	d50f      	bpl.n	80039be <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800399e:	6819      	ldr	r1, [r3, #0]
 80039a0:	f021 010e 	bic.w	r1, r1, #14
 80039a4:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039a6:	2301      	movs	r3, #1
 80039a8:	fa03 f202 	lsl.w	r2, r3, r2
 80039ac:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039ae:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80039b0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80039b4:	2300      	movs	r3, #0
 80039b6:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80039ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80039bc:	e79e      	b.n	80038fc <HAL_DMA_IRQHandler+0x58>
}
 80039be:	bc70      	pop	{r4, r5, r6}
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40020008 	.word	0x40020008
 80039c8:	40020000 	.word	0x40020000

080039cc <HAL_DMA_GetState>:
  return hdma->State;
 80039cc:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
}
 80039d0:	4770      	bx	lr
	...

080039d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80039d8:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80039da:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80039dc:	4f64      	ldr	r7, [pc, #400]	; (8003b70 <HAL_GPIO_Init+0x19c>)
 80039de:	4b65      	ldr	r3, [pc, #404]	; (8003b74 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 80039e0:	f8df c194 	ldr.w	ip, [pc, #404]	; 8003b78 <HAL_GPIO_Init+0x1a4>
 80039e4:	f8df e194 	ldr.w	lr, [pc, #404]	; 8003b7c <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039e8:	680d      	ldr	r5, [r1, #0]
 80039ea:	fa35 f406 	lsrs.w	r4, r5, r6
 80039ee:	d102      	bne.n	80039f6 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80039f0:	b003      	add	sp, #12
 80039f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80039f6:	f04f 0801 	mov.w	r8, #1
 80039fa:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039fe:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8003a02:	ea38 0505 	bics.w	r5, r8, r5
 8003a06:	d17a      	bne.n	8003afe <HAL_GPIO_Init+0x12a>
      switch (GPIO_Init->Mode)
 8003a08:	684d      	ldr	r5, [r1, #4]
 8003a0a:	2d03      	cmp	r5, #3
 8003a0c:	d807      	bhi.n	8003a1e <HAL_GPIO_Init+0x4a>
 8003a0e:	3d01      	subs	r5, #1
 8003a10:	2d02      	cmp	r5, #2
 8003a12:	f200 8087 	bhi.w	8003b24 <HAL_GPIO_Init+0x150>
 8003a16:	e8df f005 	tbb	[pc, r5]
 8003a1a:	9a95      	.short	0x9a95
 8003a1c:	a0          	.byte	0xa0
 8003a1d:	00          	.byte	0x00
 8003a1e:	2d12      	cmp	r5, #18
 8003a20:	f000 8098 	beq.w	8003b54 <HAL_GPIO_Init+0x180>
 8003a24:	d86d      	bhi.n	8003b02 <HAL_GPIO_Init+0x12e>
 8003a26:	2d11      	cmp	r5, #17
 8003a28:	f000 808e 	beq.w	8003b48 <HAL_GPIO_Init+0x174>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a2c:	2cff      	cmp	r4, #255	; 0xff
 8003a2e:	bf98      	it	ls
 8003a30:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a32:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a36:	bf88      	it	hi
 8003a38:	f100 0a04 	addhi.w	sl, r0, #4
 8003a3c:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a40:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a44:	bf88      	it	hi
 8003a46:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a48:	fa09 fb05 	lsl.w	fp, r9, r5
 8003a4c:	ea28 080b 	bic.w	r8, r8, fp
 8003a50:	fa02 f505 	lsl.w	r5, r2, r5
 8003a54:	ea48 0505 	orr.w	r5, r8, r5
 8003a58:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a5c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8003a60:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8003a64:	d04b      	beq.n	8003afe <HAL_GPIO_Init+0x12a>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a66:	69bd      	ldr	r5, [r7, #24]
 8003a68:	f026 0803 	bic.w	r8, r6, #3
 8003a6c:	f045 0501 	orr.w	r5, r5, #1
 8003a70:	61bd      	str	r5, [r7, #24]
 8003a72:	69bd      	ldr	r5, [r7, #24]
 8003a74:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8003a78:	f005 0501 	and.w	r5, r5, #1
 8003a7c:	9501      	str	r5, [sp, #4]
 8003a7e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a82:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a86:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a88:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8003a8c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a90:	fa09 f90b 	lsl.w	r9, r9, fp
 8003a94:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a98:	4d39      	ldr	r5, [pc, #228]	; (8003b80 <HAL_GPIO_Init+0x1ac>)
 8003a9a:	42a8      	cmp	r0, r5
 8003a9c:	d061      	beq.n	8003b62 <HAL_GPIO_Init+0x18e>
 8003a9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003aa2:	42a8      	cmp	r0, r5
 8003aa4:	d05f      	beq.n	8003b66 <HAL_GPIO_Init+0x192>
 8003aa6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003aaa:	42a8      	cmp	r0, r5
 8003aac:	d05d      	beq.n	8003b6a <HAL_GPIO_Init+0x196>
 8003aae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ab2:	42a8      	cmp	r0, r5
 8003ab4:	bf0c      	ite	eq
 8003ab6:	2503      	moveq	r5, #3
 8003ab8:	2504      	movne	r5, #4
 8003aba:	fa05 f50b 	lsl.w	r5, r5, fp
 8003abe:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8003ac2:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ac6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ac8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8003acc:	bf14      	ite	ne
 8003ace:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ad0:	43a5      	biceq	r5, r4
 8003ad2:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ad4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ad6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ada:	bf14      	ite	ne
 8003adc:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ade:	43a5      	biceq	r5, r4
 8003ae0:	60dd      	str	r5, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8003ae2:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ae4:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8003ae8:	bf14      	ite	ne
 8003aea:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003aec:	43a5      	biceq	r5, r4
 8003aee:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8003af0:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003af2:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8003af6:	bf14      	ite	ne
 8003af8:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003afa:	43a5      	biceq	r5, r4
 8003afc:	601d      	str	r5, [r3, #0]
	position++;
 8003afe:	3601      	adds	r6, #1
 8003b00:	e772      	b.n	80039e8 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8003b02:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8003b84 <HAL_GPIO_Init+0x1b0>
 8003b06:	454d      	cmp	r5, r9
 8003b08:	d00c      	beq.n	8003b24 <HAL_GPIO_Init+0x150>
 8003b0a:	d817      	bhi.n	8003b3c <HAL_GPIO_Init+0x168>
 8003b0c:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8003b10:	454d      	cmp	r5, r9
 8003b12:	d007      	beq.n	8003b24 <HAL_GPIO_Init+0x150>
 8003b14:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 8003b18:	454d      	cmp	r5, r9
 8003b1a:	d003      	beq.n	8003b24 <HAL_GPIO_Init+0x150>
 8003b1c:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8003b20:	454d      	cmp	r5, r9
 8003b22:	d183      	bne.n	8003a2c <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b24:	688a      	ldr	r2, [r1, #8]
 8003b26:	b1d2      	cbz	r2, 8003b5e <HAL_GPIO_Init+0x18a>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b28:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8003b2a:	bf08      	it	eq
 8003b2c:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b30:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 8003b34:	bf18      	it	ne
 8003b36:	f8c0 8014 	strne.w	r8, [r0, #20]
 8003b3a:	e777      	b.n	8003a2c <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003b3c:	4565      	cmp	r5, ip
 8003b3e:	d0f1      	beq.n	8003b24 <HAL_GPIO_Init+0x150>
 8003b40:	4575      	cmp	r5, lr
 8003b42:	e7ee      	b.n	8003b22 <HAL_GPIO_Init+0x14e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b44:	68ca      	ldr	r2, [r1, #12]
          break;
 8003b46:	e771      	b.n	8003a2c <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b48:	68ca      	ldr	r2, [r1, #12]
 8003b4a:	3204      	adds	r2, #4
          break;
 8003b4c:	e76e      	b.n	8003a2c <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b4e:	68ca      	ldr	r2, [r1, #12]
 8003b50:	3208      	adds	r2, #8
          break;
 8003b52:	e76b      	b.n	8003a2c <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b54:	68ca      	ldr	r2, [r1, #12]
 8003b56:	320c      	adds	r2, #12
          break;
 8003b58:	e768      	b.n	8003a2c <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	e766      	b.n	8003a2c <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b5e:	2204      	movs	r2, #4
 8003b60:	e764      	b.n	8003a2c <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b62:	2500      	movs	r5, #0
 8003b64:	e7a9      	b.n	8003aba <HAL_GPIO_Init+0xe6>
 8003b66:	2501      	movs	r5, #1
 8003b68:	e7a7      	b.n	8003aba <HAL_GPIO_Init+0xe6>
 8003b6a:	2502      	movs	r5, #2
 8003b6c:	e7a5      	b.n	8003aba <HAL_GPIO_Init+0xe6>
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40010400 	.word	0x40010400
 8003b78:	10310000 	.word	0x10310000
 8003b7c:	10320000 	.word	0x10320000
 8003b80:	40010800 	.word	0x40010800
 8003b84:	10220000 	.word	0x10220000

08003b88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b88:	b10a      	cbz	r2, 8003b8e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b8a:	6101      	str	r1, [r0, #16]
  }
}
 8003b8c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b8e:	0409      	lsls	r1, r1, #16
 8003b90:	e7fb      	b.n	8003b8a <HAL_GPIO_WritePin+0x2>

08003b92 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b92:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b94:	ea01 0203 	and.w	r2, r1, r3
 8003b98:	ea21 0103 	bic.w	r1, r1, r3
 8003b9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003ba0:	6101      	str	r1, [r0, #16]
}
 8003ba2:	4770      	bx	lr

08003ba4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ba4:	6801      	ldr	r1, [r0, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	694b      	ldr	r3, [r1, #20]
 8003baa:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8003bae:	d010      	beq.n	8003bd2 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bb0:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8003bb4:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bb6:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003bb8:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bbe:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bc2:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bc8:	f043 0304 	orr.w	r3, r3, #4
 8003bcc:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8003bce:	2001      	movs	r0, #1
 8003bd0:	4770      	bx	lr
  }
  return HAL_OK;
 8003bd2:	4618      	mov	r0, r3
}
 8003bd4:	4770      	bx	lr

08003bd6 <I2C_WaitOnFlagUntilTimeout>:
{
 8003bd6:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8003bda:	4606      	mov	r6, r0
 8003bdc:	460f      	mov	r7, r1
 8003bde:	4691      	mov	r9, r2
 8003be0:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003be2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8003be6:	6833      	ldr	r3, [r6, #0]
 8003be8:	f1ba 0f01 	cmp.w	sl, #1
 8003bec:	bf0c      	ite	eq
 8003bee:	695c      	ldreq	r4, [r3, #20]
 8003bf0:	699c      	ldrne	r4, [r3, #24]
 8003bf2:	ea27 0404 	bic.w	r4, r7, r4
 8003bf6:	b2a4      	uxth	r4, r4
 8003bf8:	fab4 f484 	clz	r4, r4
 8003bfc:	0964      	lsrs	r4, r4, #5
 8003bfe:	45a1      	cmp	r9, r4
 8003c00:	d001      	beq.n	8003c06 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8003c02:	2000      	movs	r0, #0
 8003c04:	e025      	b.n	8003c52 <I2C_WaitOnFlagUntilTimeout+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8003c06:	1c6a      	adds	r2, r5, #1
 8003c08:	d0ee      	beq.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c0a:	f7ff fabb 	bl	8003184 <HAL_GetTick>
 8003c0e:	9b08      	ldr	r3, [sp, #32]
 8003c10:	1ac0      	subs	r0, r0, r3
 8003c12:	42a8      	cmp	r0, r5
 8003c14:	d801      	bhi.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x44>
 8003c16:	2d00      	cmp	r5, #0
 8003c18:	d1e5      	bne.n	8003be6 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c1a:	6833      	ldr	r3, [r6, #0]
 8003c1c:	f1ba 0f01 	cmp.w	sl, #1
 8003c20:	bf0c      	ite	eq
 8003c22:	695b      	ldreq	r3, [r3, #20]
 8003c24:	699b      	ldrne	r3, [r3, #24]
 8003c26:	ea27 0303 	bic.w	r3, r7, r3
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	fab3 f383 	clz	r3, r3
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	4599      	cmp	r9, r3
 8003c34:	d1d7      	bne.n	8003be6 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c36:	2300      	movs	r3, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c38:	2220      	movs	r2, #32
          return HAL_ERROR;
 8003c3a:	2001      	movs	r0, #1
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c3c:	6333      	str	r3, [r6, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c3e:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c42:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c46:	6c32      	ldr	r2, [r6, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8003c48:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c4c:	f042 0220 	orr.w	r2, r2, #32
 8003c50:	6432      	str	r2, [r6, #64]	; 0x40
}
 8003c52:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

08003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8003c56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	460f      	mov	r7, r1
 8003c5e:	4616      	mov	r6, r2
 8003c60:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c62:	6825      	ldr	r5, [r4, #0]
 8003c64:	6968      	ldr	r0, [r5, #20]
 8003c66:	ea27 0000 	bic.w	r0, r7, r0
 8003c6a:	b280      	uxth	r0, r0
 8003c6c:	b1b8      	cbz	r0, 8003c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x48>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c6e:	696b      	ldr	r3, [r5, #20]
 8003c70:	055a      	lsls	r2, r3, #21
 8003c72:	d516      	bpl.n	8003ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c74:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c76:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c7c:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c7e:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8003c82:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c84:	2300      	movs	r3, #0
 8003c86:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c88:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c90:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c92:	f042 0204 	orr.w	r2, r2, #4
          return HAL_ERROR;
 8003c96:	2001      	movs	r0, #1
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c98:	6422      	str	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8003c9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003ca2:	1c73      	adds	r3, r6, #1
 8003ca4:	d0de      	beq.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca6:	f7ff fa6d 	bl	8003184 <HAL_GetTick>
 8003caa:	eba0 0008 	sub.w	r0, r0, r8
 8003cae:	42b0      	cmp	r0, r6
 8003cb0:	d801      	bhi.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
 8003cb2:	2e00      	cmp	r6, #0
 8003cb4:	d1d5      	bne.n	8003c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	ea27 0202 	bic.w	r2, r7, r2
 8003cbe:	b292      	uxth	r2, r2
 8003cc0:	2a00      	cmp	r2, #0
 8003cc2:	d0ce      	beq.n	8003c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc4:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cc6:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc8:	6323      	str	r3, [r4, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cd2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003cd4:	f042 0220 	orr.w	r2, r2, #32
 8003cd8:	e7dd      	b.n	8003c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

08003cda <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8003cda:	b570      	push	{r4, r5, r6, lr}
 8003cdc:	4604      	mov	r4, r0
 8003cde:	460d      	mov	r5, r1
 8003ce0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	061b      	lsls	r3, r3, #24
 8003ce8:	d501      	bpl.n	8003cee <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8003cea:	2000      	movs	r0, #0
}
 8003cec:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f7ff ff58 	bl	8003ba4 <I2C_IsAcknowledgeFailed>
 8003cf4:	b9c8      	cbnz	r0, 8003d2a <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003cf6:	1c6a      	adds	r2, r5, #1
 8003cf8:	d0f3      	beq.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfa:	f7ff fa43 	bl	8003184 <HAL_GetTick>
 8003cfe:	1b80      	subs	r0, r0, r6
 8003d00:	42a8      	cmp	r0, r5
 8003d02:	d801      	bhi.n	8003d08 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8003d04:	2d00      	cmp	r5, #0
 8003d06:	d1ec      	bne.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 8003d10:	d1e7      	bne.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d12:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d14:	6323      	str	r3, [r4, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d16:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d1a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d1e:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8003d20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d24:	f042 0220 	orr.w	r2, r2, #32
 8003d28:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003d2a:	2001      	movs	r0, #1
 8003d2c:	e7de      	b.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x12>
	...

08003d30 <I2C_RequestMemoryWrite>:
{
 8003d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d34:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d36:	6802      	ldr	r2, [r0, #0]
{
 8003d38:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d3a:	6813      	ldr	r3, [r2, #0]
{
 8003d3c:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d42:	6013      	str	r3, [r2, #0]
{
 8003d44:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8003d48:	460e      	mov	r6, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d4a:	463b      	mov	r3, r7
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d52:	f8cd 8000 	str.w	r8, [sp]
{
 8003d56:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d58:	f7ff ff3d 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	b138      	cbz	r0, 8003d70 <I2C_RequestMemoryWrite+0x40>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	05db      	lsls	r3, r3, #23
 8003d64:	d502      	bpl.n	8003d6c <I2C_RequestMemoryWrite+0x3c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d6a:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003d6c:	2003      	movs	r0, #3
 8003d6e:	e00a      	b.n	8003d86 <I2C_RequestMemoryWrite+0x56>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d70:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 8003d74:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d76:	463a      	mov	r2, r7
 8003d78:	4643      	mov	r3, r8
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	4917      	ldr	r1, [pc, #92]	; (8003ddc <I2C_RequestMemoryWrite+0xac>)
 8003d7e:	f7ff ff6a 	bl	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d82:	b118      	cbz	r0, 8003d8c <I2C_RequestMemoryWrite+0x5c>
      return HAL_ERROR;
 8003d84:	2001      	movs	r0, #1
}
 8003d86:	b005      	add	sp, #20
 8003d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	9003      	str	r0, [sp, #12]
 8003d90:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d92:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d94:	9203      	str	r2, [sp, #12]
 8003d96:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d98:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d9a:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9c:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d9e:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003da0:	f7ff ff9b 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 8003da4:	b140      	cbz	r0, 8003db8 <I2C_RequestMemoryWrite+0x88>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003da6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003da8:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003daa:	bf01      	itttt	eq
 8003dac:	6822      	ldreq	r2, [r4, #0]
 8003dae:	6813      	ldreq	r3, [r2, #0]
 8003db0:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8003db4:	6013      	streq	r3, [r2, #0]
 8003db6:	e7e5      	b.n	8003d84 <I2C_RequestMemoryWrite+0x54>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003db8:	f1b9 0f01 	cmp.w	r9, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbc:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dbe:	d102      	bne.n	8003dc6 <I2C_RequestMemoryWrite+0x96>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dc0:	b2ed      	uxtb	r5, r5
 8003dc2:	611d      	str	r5, [r3, #16]
 8003dc4:	e7df      	b.n	8003d86 <I2C_RequestMemoryWrite+0x56>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003dc6:	0a2a      	lsrs	r2, r5, #8
 8003dc8:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dca:	4639      	mov	r1, r7
 8003dcc:	4642      	mov	r2, r8
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f7ff ff83 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 8003dd4:	2800      	cmp	r0, #0
 8003dd6:	d1e6      	bne.n	8003da6 <I2C_RequestMemoryWrite+0x76>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	e7f1      	b.n	8003dc0 <I2C_RequestMemoryWrite+0x90>
 8003ddc:	00010002 	.word	0x00010002

08003de0 <I2C_RequestMemoryRead>:
{
 8003de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003de4:	469a      	mov	sl, r3
 8003de6:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dea:	6803      	ldr	r3, [r0, #0]
{
 8003dec:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dee:	681a      	ldr	r2, [r3, #0]
{
 8003df0:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003df2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003df6:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003df8:	681a      	ldr	r2, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dfa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e02:	601a      	str	r2, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e04:	463b      	mov	r3, r7
 8003e06:	2200      	movs	r2, #0
 8003e08:	f8cd 8000 	str.w	r8, [sp]
{
 8003e0c:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e0e:	f7ff fee2 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	b148      	cbz	r0, 8003e2a <I2C_RequestMemoryRead+0x4a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e16:	681b      	ldr	r3, [r3, #0]
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e18:	05db      	lsls	r3, r3, #23
 8003e1a:	d502      	bpl.n	8003e22 <I2C_RequestMemoryRead+0x42>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e20:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003e22:	2003      	movs	r0, #3
}
 8003e24:	b004      	add	sp, #16
 8003e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e2a:	fa5f f986 	uxtb.w	r9, r6
 8003e2e:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 8003e32:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e34:	463a      	mov	r2, r7
 8003e36:	4643      	mov	r3, r8
 8003e38:	4620      	mov	r0, r4
 8003e3a:	4929      	ldr	r1, [pc, #164]	; (8003ee0 <I2C_RequestMemoryRead+0x100>)
 8003e3c:	f7ff ff0b 	bl	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e40:	b108      	cbz	r0, 8003e46 <I2C_RequestMemoryRead+0x66>
    return HAL_ERROR;
 8003e42:	2001      	movs	r0, #1
 8003e44:	e7ee      	b.n	8003e24 <I2C_RequestMemoryRead+0x44>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	9003      	str	r0, [sp, #12]
 8003e4a:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e4c:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e4e:	9203      	str	r2, [sp, #12]
 8003e50:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e52:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e54:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e56:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e58:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e5a:	f7ff ff3e 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 8003e5e:	b140      	cbz	r0, 8003e72 <I2C_RequestMemoryRead+0x92>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e62:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e64:	bf01      	itttt	eq
 8003e66:	6822      	ldreq	r2, [r4, #0]
 8003e68:	6813      	ldreq	r3, [r2, #0]
 8003e6a:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8003e6e:	6013      	streq	r3, [r2, #0]
 8003e70:	e7e7      	b.n	8003e42 <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e72:	f1ba 0f01 	cmp.w	sl, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e76:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e78:	d11a      	bne.n	8003eb0 <I2C_RequestMemoryRead+0xd0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e7a:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e7c:	4642      	mov	r2, r8
 8003e7e:	4639      	mov	r1, r7
 8003e80:	4620      	mov	r0, r4
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e82:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e84:	f7ff ff29 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d1e8      	bne.n	8003e60 <I2C_RequestMemoryRead+0x80>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e8e:	6821      	ldr	r1, [r4, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e90:	4620      	mov	r0, r4
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e92:	680b      	ldr	r3, [r1, #0]
 8003e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e98:	600b      	str	r3, [r1, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e9a:	463b      	mov	r3, r7
 8003e9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ea0:	f8cd 8000 	str.w	r8, [sp]
 8003ea4:	f7ff fe97 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 8003ea8:	6822      	ldr	r2, [r4, #0]
 8003eaa:	b160      	cbz	r0, 8003ec6 <I2C_RequestMemoryRead+0xe6>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eac:	6813      	ldr	r3, [r2, #0]
 8003eae:	e7b3      	b.n	8003e18 <I2C_RequestMemoryRead+0x38>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003eb0:	0a2a      	lsrs	r2, r5, #8
 8003eb2:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eb4:	4639      	mov	r1, r7
 8003eb6:	4642      	mov	r2, r8
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7ff ff0e 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d1ce      	bne.n	8003e60 <I2C_RequestMemoryRead+0x80>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	e7d9      	b.n	8003e7a <I2C_RequestMemoryRead+0x9a>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ec6:	f049 0301 	orr.w	r3, r9, #1
 8003eca:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ecc:	4620      	mov	r0, r4
 8003ece:	4643      	mov	r3, r8
 8003ed0:	463a      	mov	r2, r7
 8003ed2:	4903      	ldr	r1, [pc, #12]	; (8003ee0 <I2C_RequestMemoryRead+0x100>)
 8003ed4:	f7ff febf 	bl	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
    return HAL_TIMEOUT;
 8003ed8:	3800      	subs	r0, #0
 8003eda:	bf18      	it	ne
 8003edc:	2001      	movne	r0, #1
 8003ede:	e7a1      	b.n	8003e24 <I2C_RequestMemoryRead+0x44>
 8003ee0:	00010002 	.word	0x00010002

08003ee4 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8003ee4:	b570      	push	{r4, r5, r6, lr}
 8003ee6:	4604      	mov	r4, r0
 8003ee8:	460d      	mov	r5, r1
 8003eea:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	075b      	lsls	r3, r3, #29
 8003ef2:	d501      	bpl.n	8003ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8003ef4:	2000      	movs	r0, #0
}
 8003ef6:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ef8:	4620      	mov	r0, r4
 8003efa:	f7ff fe53 	bl	8003ba4 <I2C_IsAcknowledgeFailed>
 8003efe:	b9c8      	cbnz	r0, 8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003f00:	1c6a      	adds	r2, r5, #1
 8003f02:	d0f3      	beq.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f04:	f7ff f93e 	bl	8003184 <HAL_GetTick>
 8003f08:	1b80      	subs	r0, r0, r6
 8003f0a:	42a8      	cmp	r0, r5
 8003f0c:	d801      	bhi.n	8003f12 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8003f0e:	2d00      	cmp	r5, #0
 8003f10:	d1ec      	bne.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f013 0304 	ands.w	r3, r3, #4
 8003f1a:	d1e7      	bne.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f1c:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f1e:	6323      	str	r3, [r4, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f20:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f24:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f28:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8003f2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f2e:	f042 0220 	orr.w	r2, r2, #32
 8003f32:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003f34:	2001      	movs	r0, #1
 8003f36:	e7de      	b.n	8003ef6 <I2C_WaitOnBTFFlagUntilTimeout+0x12>

08003f38 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003f38:	b570      	push	{r4, r5, r6, lr}
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	460d      	mov	r5, r1
 8003f3e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f40:	6821      	ldr	r1, [r4, #0]
 8003f42:	694b      	ldr	r3, [r1, #20]
 8003f44:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f48:	d001      	beq.n	8003f4e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	e010      	b.n	8003f70 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f4e:	694a      	ldr	r2, [r1, #20]
 8003f50:	06d2      	lsls	r2, r2, #27
 8003f52:	d50e      	bpl.n	8003f72 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f54:	f06f 0210 	mvn.w	r2, #16
 8003f58:	614a      	str	r2, [r1, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f5a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f5e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f62:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f66:	6c22      	ldr	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003f68:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f6a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003f6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003f70:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f72:	f7ff f907 	bl	8003184 <HAL_GetTick>
 8003f76:	1b80      	subs	r0, r0, r6
 8003f78:	42a8      	cmp	r0, r5
 8003f7a:	d801      	bhi.n	8003f80 <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8003f7c:	2d00      	cmp	r5, #0
 8003f7e:	d1df      	bne.n	8003f40 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f88:	d1da      	bne.n	8003f40 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f8a:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f8e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f92:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f96:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f98:	f042 0220 	orr.w	r2, r2, #32
 8003f9c:	e7e4      	b.n	8003f68 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
	...

08003fa0 <HAL_I2C_Init>:
{
 8003fa0:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8003fa2:	4604      	mov	r4, r0
 8003fa4:	b908      	cbnz	r0, 8003faa <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8003fa6:	2001      	movs	r0, #1
}
 8003fa8:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003faa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003fae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003fb2:	b91b      	cbnz	r3, 8003fbc <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8003fb4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003fb8:	f7fd fa5e 	bl	8001478 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fbc:	2324      	movs	r3, #36	; 0x24
 8003fbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	f022 0201 	bic.w	r2, r2, #1
 8003fca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fda:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fdc:	f001 fc6a 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	; (80040e0 <HAL_I2C_Init+0x140>)
 8003fe2:	6865      	ldr	r5, [r4, #4]
 8003fe4:	429d      	cmp	r5, r3
 8003fe6:	bf94      	ite	ls
 8003fe8:	4b3e      	ldrls	r3, [pc, #248]	; (80040e4 <HAL_I2C_Init+0x144>)
 8003fea:	4b3f      	ldrhi	r3, [pc, #252]	; (80040e8 <HAL_I2C_Init+0x148>)
 8003fec:	4298      	cmp	r0, r3
 8003fee:	bf8c      	ite	hi
 8003ff0:	2300      	movhi	r3, #0
 8003ff2:	2301      	movls	r3, #1
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1d6      	bne.n	8003fa6 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ff8:	4e39      	ldr	r6, [pc, #228]	; (80040e0 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8003ffa:	4b3c      	ldr	r3, [pc, #240]	; (80040ec <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ffc:	42b5      	cmp	r5, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8003ffe:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004002:	bf88      	it	hi
 8004004:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004008:	6822      	ldr	r2, [r4, #0]
 800400a:	6851      	ldr	r1, [r2, #4]
 800400c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004010:	ea41 0103 	orr.w	r1, r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004014:	bf82      	ittt	hi
 8004016:	4373      	mulhi	r3, r6
 8004018:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 800401c:	fbb3 f3f6 	udivhi	r3, r3, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004020:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004022:	6a11      	ldr	r1, [r2, #32]
 8004024:	3301      	adds	r3, #1
 8004026:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800402a:	430b      	orrs	r3, r1
 800402c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800402e:	69d1      	ldr	r1, [r2, #28]
 8004030:	1e43      	subs	r3, r0, #1
 8004032:	482b      	ldr	r0, [pc, #172]	; (80040e0 <HAL_I2C_Init+0x140>)
 8004034:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8004038:	4285      	cmp	r5, r0
 800403a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800403e:	d832      	bhi.n	80040a6 <HAL_I2C_Init+0x106>
 8004040:	006d      	lsls	r5, r5, #1
 8004042:	fbb3 f3f5 	udiv	r3, r3, r5
 8004046:	f640 70fc 	movw	r0, #4092	; 0xffc
 800404a:	3301      	adds	r3, #1
 800404c:	4203      	tst	r3, r0
 800404e:	d042      	beq.n	80040d6 <HAL_I2C_Init+0x136>
 8004050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004054:	4319      	orrs	r1, r3
 8004056:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004058:	6811      	ldr	r1, [r2, #0]
 800405a:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800405e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8004062:	4303      	orrs	r3, r0
 8004064:	430b      	orrs	r3, r1
 8004066:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004068:	6891      	ldr	r1, [r2, #8]
 800406a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800406e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8004072:	4303      	orrs	r3, r0
 8004074:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004078:	430b      	orrs	r3, r1
 800407a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800407c:	68d1      	ldr	r1, [r2, #12]
 800407e:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8004082:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004086:	4303      	orrs	r3, r0
 8004088:	430b      	orrs	r3, r1
 800408a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800408c:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800408e:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8004096:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004098:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800409a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800409e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80040a4:	e780      	b.n	8003fa8 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040a6:	68a0      	ldr	r0, [r4, #8]
 80040a8:	b950      	cbnz	r0, 80040c0 <HAL_I2C_Init+0x120>
 80040aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040ae:	fbb3 f3f5 	udiv	r3, r3, r5
 80040b2:	3301      	adds	r3, #1
 80040b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b8:	b17b      	cbz	r3, 80040da <HAL_I2C_Init+0x13a>
 80040ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040be:	e7c9      	b.n	8004054 <HAL_I2C_Init+0xb4>
 80040c0:	2019      	movs	r0, #25
 80040c2:	4368      	muls	r0, r5
 80040c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80040c8:	3301      	adds	r3, #1
 80040ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ce:	b123      	cbz	r3, 80040da <HAL_I2C_Init+0x13a>
 80040d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040d4:	e7be      	b.n	8004054 <HAL_I2C_Init+0xb4>
 80040d6:	2304      	movs	r3, #4
 80040d8:	e7bc      	b.n	8004054 <HAL_I2C_Init+0xb4>
 80040da:	2301      	movs	r3, #1
 80040dc:	e7ba      	b.n	8004054 <HAL_I2C_Init+0xb4>
 80040de:	bf00      	nop
 80040e0:	000186a0 	.word	0x000186a0
 80040e4:	001e847f 	.word	0x001e847f
 80040e8:	003d08ff 	.word	0x003d08ff
 80040ec:	000f4240 	.word	0x000f4240

080040f0 <HAL_I2C_Mem_Write>:
{
 80040f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80040f4:	4604      	mov	r4, r0
 80040f6:	4699      	mov	r9, r3
 80040f8:	460f      	mov	r7, r1
 80040fa:	4690      	mov	r8, r2
 80040fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 80040fe:	f7ff f841 	bl	8003184 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004102:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8004106:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004108:	2b20      	cmp	r3, #32
 800410a:	d003      	beq.n	8004114 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 800410c:	2002      	movs	r0, #2
}
 800410e:	b003      	add	sp, #12
 8004110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004114:	9000      	str	r0, [sp, #0]
 8004116:	2319      	movs	r3, #25
 8004118:	2201      	movs	r2, #1
 800411a:	4620      	mov	r0, r4
 800411c:	493a      	ldr	r1, [pc, #232]	; (8004208 <HAL_I2C_Mem_Write+0x118>)
 800411e:	f7ff fd5a 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 8004122:	2800      	cmp	r0, #0
 8004124:	d1f2      	bne.n	800410c <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8004126:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800412a:	2b01      	cmp	r3, #1
 800412c:	d0ee      	beq.n	800410c <HAL_I2C_Mem_Write+0x1c>
 800412e:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004130:	6820      	ldr	r0, [r4, #0]
    __HAL_LOCK(hi2c);
 8004132:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004136:	6803      	ldr	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004138:	4642      	mov	r2, r8
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800413a:	07d9      	lsls	r1, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 800413c:	bf58      	it	pl
 800413e:	6803      	ldrpl	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004140:	4639      	mov	r1, r7
      __HAL_I2C_ENABLE(hi2c);
 8004142:	bf5c      	itt	pl
 8004144:	f043 0301 	orrpl.w	r3, r3, #1
 8004148:	6003      	strpl	r3, [r0, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800414a:	6803      	ldr	r3, [r0, #0]
 800414c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004150:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004152:	2321      	movs	r3, #33	; 0x21
 8004154:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004158:	2340      	movs	r3, #64	; 0x40
 800415a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415e:	2300      	movs	r3, #0
 8004160:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004164:	4620      	mov	r0, r4
    hi2c->pBuffPtr    = pData;
 8004166:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004168:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800416c:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->XferCount   = Size;
 8004170:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004172:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004174:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004176:	4b25      	ldr	r3, [pc, #148]	; (800420c <HAL_I2C_Mem_Write+0x11c>)
 8004178:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800417a:	464b      	mov	r3, r9
 800417c:	f7ff fdd8 	bl	8003d30 <I2C_RequestMemoryWrite>
 8004180:	2800      	cmp	r0, #0
 8004182:	d02a      	beq.n	80041da <HAL_I2C_Mem_Write+0xea>
      return HAL_ERROR;
 8004184:	2001      	movs	r0, #1
 8004186:	e7c2      	b.n	800410e <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004188:	f7ff fda7 	bl	8003cda <I2C_WaitOnTXEFlagUntilTimeout>
 800418c:	b140      	cbz	r0, 80041a0 <HAL_I2C_Mem_Write+0xb0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800418e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004190:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004192:	bf01      	itttt	eq
 8004194:	6822      	ldreq	r2, [r4, #0]
 8004196:	6813      	ldreq	r3, [r2, #0]
 8004198:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 800419c:	6013      	streq	r3, [r2, #0]
 800419e:	e7f1      	b.n	8004184 <HAL_I2C_Mem_Write+0x94>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041a2:	6827      	ldr	r7, [r4, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	f812 1b01 	ldrb.w	r1, [r2], #1
 80041aa:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 80041ac:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80041ae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80041b0:	8d21      	ldrh	r1, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80041b2:	3a01      	subs	r2, #1
 80041b4:	b292      	uxth	r2, r2
 80041b6:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041b8:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 80041ba:	1e48      	subs	r0, r1, #1
 80041bc:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041be:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 80041c0:	8520      	strh	r0, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041c2:	d50a      	bpl.n	80041da <HAL_I2C_Mem_Write+0xea>
 80041c4:	b148      	cbz	r0, 80041da <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041c6:	785a      	ldrb	r2, [r3, #1]
        hi2c->pBuffPtr++;
 80041c8:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041ca:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 80041cc:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80041ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80041d0:	3902      	subs	r1, #2
        hi2c->XferCount--;
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80041d6:	8521      	strh	r1, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80041d8:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80041da:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041dc:	462a      	mov	r2, r5
 80041de:	4631      	mov	r1, r6
 80041e0:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1d0      	bne.n	8004188 <HAL_I2C_Mem_Write+0x98>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041e6:	f7ff fe7d 	bl	8003ee4 <I2C_WaitOnBTFFlagUntilTimeout>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d1cf      	bne.n	800418e <HAL_I2C_Mem_Write+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ee:	6822      	ldr	r2, [r4, #0]
 80041f0:	6813      	ldr	r3, [r2, #0]
 80041f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041f6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80041f8:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 80041fa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80041fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004202:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8004206:	e782      	b.n	800410e <HAL_I2C_Mem_Write+0x1e>
 8004208:	00100002 	.word	0x00100002
 800420c:	ffff0000 	.word	0xffff0000

08004210 <HAL_I2C_Mem_Read>:
{
 8004210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004214:	4699      	mov	r9, r3
  __IO uint32_t count = 0U;
 8004216:	2300      	movs	r3, #0
{
 8004218:	4604      	mov	r4, r0
 800421a:	b089      	sub	sp, #36	; 0x24
  __IO uint32_t count = 0U;
 800421c:	9303      	str	r3, [sp, #12]
{
 800421e:	460d      	mov	r5, r1
 8004220:	4690      	mov	r8, r2
 8004222:	9f12      	ldr	r7, [sp, #72]	; 0x48
  uint32_t tickstart = HAL_GetTick();
 8004224:	f7fe ffae 	bl	8003184 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004228:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 800422c:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800422e:	2b20      	cmp	r3, #32
 8004230:	d004      	beq.n	800423c <HAL_I2C_Mem_Read+0x2c>
    return HAL_BUSY;
 8004232:	2502      	movs	r5, #2
}
 8004234:	4628      	mov	r0, r5
 8004236:	b009      	add	sp, #36	; 0x24
 8004238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800423c:	9000      	str	r0, [sp, #0]
 800423e:	2319      	movs	r3, #25
 8004240:	2201      	movs	r2, #1
 8004242:	4620      	mov	r0, r4
 8004244:	4990      	ldr	r1, [pc, #576]	; (8004488 <HAL_I2C_Mem_Read+0x278>)
 8004246:	f7ff fcc6 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 800424a:	2800      	cmp	r0, #0
 800424c:	d1f1      	bne.n	8004232 <HAL_I2C_Mem_Read+0x22>
    __HAL_LOCK(hi2c);
 800424e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004252:	2b01      	cmp	r3, #1
 8004254:	d0ed      	beq.n	8004232 <HAL_I2C_Mem_Read+0x22>
 8004256:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004258:	6820      	ldr	r0, [r4, #0]
    __HAL_LOCK(hi2c);
 800425a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425e:	6803      	ldr	r3, [r0, #0]
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004260:	4629      	mov	r1, r5
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004262:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8004264:	bf58      	it	pl
 8004266:	6803      	ldrpl	r3, [r0, #0]
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004268:	4642      	mov	r2, r8
      __HAL_I2C_ENABLE(hi2c);
 800426a:	bf5c      	itt	pl
 800426c:	f043 0301 	orrpl.w	r3, r3, #1
 8004270:	6003      	strpl	r3, [r0, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004272:	6803      	ldr	r3, [r0, #0]
 8004274:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004278:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800427a:	2322      	movs	r3, #34	; 0x22
 800427c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004280:	2340      	movs	r3, #64	; 0x40
 8004282:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004286:	2300      	movs	r3, #0
 8004288:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800428a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800428c:	4620      	mov	r0, r4
    hi2c->pBuffPtr    = pData;
 800428e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004290:	f8bd 3044 	ldrh.w	r3, [sp, #68]	; 0x44
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004294:	e9cd 7600 	strd	r7, r6, [sp]
    hi2c->XferCount   = Size;
 8004298:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800429a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800429c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800429e:	4b7b      	ldr	r3, [pc, #492]	; (800448c <HAL_I2C_Mem_Read+0x27c>)
 80042a0:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042a2:	464b      	mov	r3, r9
 80042a4:	f7ff fd9c 	bl	8003de0 <I2C_RequestMemoryRead>
 80042a8:	4605      	mov	r5, r0
 80042aa:	b108      	cbz	r0, 80042b0 <HAL_I2C_Mem_Read+0xa0>
              return HAL_ERROR;
 80042ac:	2501      	movs	r5, #1
 80042ae:	e7c1      	b.n	8004234 <HAL_I2C_Mem_Read+0x24>
    if (hi2c->XferSize == 0U)
 80042b0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b2:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 80042b4:	b9c2      	cbnz	r2, 80042e8 <HAL_I2C_Mem_Read+0xd8>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b6:	9004      	str	r0, [sp, #16]
 80042b8:	695a      	ldr	r2, [r3, #20]
 80042ba:	9204      	str	r2, [sp, #16]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	9204      	str	r2, [sp, #16]
 80042c0:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042c8:	601a      	str	r2, [r3, #0]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042ca:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8004490 <HAL_I2C_Mem_Read+0x280>
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042ce:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8004494 <HAL_I2C_Mem_Read+0x284>
    while (hi2c->XferSize > 0U)
 80042d2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d137      	bne.n	8004348 <HAL_I2C_Mem_Read+0x138>
    hi2c->State = HAL_I2C_STATE_READY;
 80042d8:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 80042da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80042de:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80042e6:	e7a5      	b.n	8004234 <HAL_I2C_Mem_Read+0x24>
    else if (hi2c->XferSize == 1U)
 80042e8:	2a01      	cmp	r2, #1
 80042ea:	d111      	bne.n	8004310 <HAL_I2C_Mem_Read+0x100>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	9005      	str	r0, [sp, #20]
 80042fa:	695a      	ldr	r2, [r3, #20]
 80042fc:	9205      	str	r2, [sp, #20]
 80042fe:	699a      	ldr	r2, [r3, #24]
 8004300:	9205      	str	r2, [sp, #20]
 8004302:	9a05      	ldr	r2, [sp, #20]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800430a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800430c:	b662      	cpsie	i
}
 800430e:	e7dc      	b.n	80042ca <HAL_I2C_Mem_Read+0xba>
    else if (hi2c->XferSize == 2U)
 8004310:	2a02      	cmp	r2, #2
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004312:	681a      	ldr	r2, [r3, #0]
    else if (hi2c->XferSize == 2U)
 8004314:	d10e      	bne.n	8004334 <HAL_I2C_Mem_Read+0x124>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004316:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800431a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800431c:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	9006      	str	r0, [sp, #24]
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	9206      	str	r2, [sp, #24]
 8004326:	699a      	ldr	r2, [r3, #24]
 8004328:	9206      	str	r2, [sp, #24]
 800432a:	9a06      	ldr	r2, [sp, #24]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004332:	e7ea      	b.n	800430a <HAL_I2C_Mem_Read+0xfa>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004334:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004338:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800433a:	9007      	str	r0, [sp, #28]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	9207      	str	r2, [sp, #28]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	9307      	str	r3, [sp, #28]
 8004344:	9b07      	ldr	r3, [sp, #28]
 8004346:	e7c0      	b.n	80042ca <HAL_I2C_Mem_Read+0xba>
      if (hi2c->XferSize <= 3U)
 8004348:	2b03      	cmp	r3, #3
 800434a:	d878      	bhi.n	800443e <HAL_I2C_Mem_Read+0x22e>
        if (hi2c->XferSize == 1U)
 800434c:	2b01      	cmp	r3, #1
 800434e:	d115      	bne.n	800437c <HAL_I2C_Mem_Read+0x16c>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004350:	4632      	mov	r2, r6
 8004352:	4639      	mov	r1, r7
 8004354:	4620      	mov	r0, r4
 8004356:	f7ff fdef 	bl	8003f38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800435a:	2800      	cmp	r0, #0
 800435c:	d1a6      	bne.n	80042ac <HAL_I2C_Mem_Read+0x9c>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	691a      	ldr	r2, [r3, #16]
 8004362:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004364:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004368:	3301      	adds	r3, #1
 800436a:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800436c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800436e:	3b01      	subs	r3, #1
 8004370:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004372:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004374:	3b01      	subs	r3, #1
 8004376:	b29b      	uxth	r3, r3
 8004378:	8563      	strh	r3, [r4, #42]	; 0x2a
 800437a:	e7aa      	b.n	80042d2 <HAL_I2C_Mem_Read+0xc2>
        else if (hi2c->XferSize == 2U)
 800437c:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	463b      	mov	r3, r7
 8004384:	4641      	mov	r1, r8
 8004386:	4620      	mov	r0, r4
 8004388:	9600      	str	r6, [sp, #0]
        else if (hi2c->XferSize == 2U)
 800438a:	d118      	bne.n	80043be <HAL_I2C_Mem_Read+0x1ae>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800438c:	f7ff fc23 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 8004390:	2800      	cmp	r0, #0
 8004392:	d18b      	bne.n	80042ac <HAL_I2C_Mem_Read+0x9c>
 8004394:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800439e:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a0:	691a      	ldr	r2, [r3, #16]
 80043a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043a4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80043a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043a8:	3301      	adds	r3, #1
 80043aa:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80043ac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80043ae:	3b01      	subs	r3, #1
 80043b0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80043b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80043ba:	b662      	cpsie	i
 80043bc:	e7cf      	b.n	800435e <HAL_I2C_Mem_Read+0x14e>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043be:	f7ff fc0a 	bl	8003bd6 <I2C_WaitOnFlagUntilTimeout>
 80043c2:	2800      	cmp	r0, #0
 80043c4:	f47f af72 	bne.w	80042ac <HAL_I2C_Mem_Read+0x9c>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c8:	6822      	ldr	r2, [r4, #0]
 80043ca:	6813      	ldr	r3, [r2, #0]
 80043cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043d0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043d2:	b672      	cpsid	i
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80043d4:	f246 11a8 	movw	r1, #25000	; 0x61a8
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	691a      	ldr	r2, [r3, #16]
 80043dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043de:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80043e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80043e2:	1c53      	adds	r3, r2, #1
 80043e4:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80043e6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80043e8:	3b01      	subs	r3, #1
 80043ea:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80043ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	8563      	strh	r3, [r4, #42]	; 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80043f4:	f8d9 3000 	ldr.w	r3, [r9]
 80043f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80043fc:	2123      	movs	r1, #35	; 0x23
 80043fe:	434b      	muls	r3, r1
 8004400:	9303      	str	r3, [sp, #12]
            count--;
 8004402:	9b03      	ldr	r3, [sp, #12]
 8004404:	3b01      	subs	r3, #1
 8004406:	9303      	str	r3, [sp, #12]
            if (count == 0U)
 8004408:	9b03      	ldr	r3, [sp, #12]
 800440a:	b96b      	cbnz	r3, 8004428 <HAL_I2C_Mem_Read+0x218>
              hi2c->State               = HAL_I2C_STATE_READY;
 800440c:	2220      	movs	r2, #32
              hi2c->PreviousState       = I2C_STATE_NONE;
 800440e:	6323      	str	r3, [r4, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004410:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004414:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004418:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800441a:	f042 0220 	orr.w	r2, r2, #32
 800441e:	6422      	str	r2, [r4, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004420:	b662      	cpsie	i
              __HAL_UNLOCK(hi2c);
 8004422:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8004426:	e741      	b.n	80042ac <HAL_I2C_Mem_Read+0x9c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004428:	6823      	ldr	r3, [r4, #0]
 800442a:	6959      	ldr	r1, [r3, #20]
 800442c:	0749      	lsls	r1, r1, #29
 800442e:	d5e8      	bpl.n	8004402 <HAL_I2C_Mem_Read+0x1f2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004430:	6819      	ldr	r1, [r3, #0]
 8004432:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004436:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	7053      	strb	r3, [r2, #1]
 800443c:	e7b3      	b.n	80043a6 <HAL_I2C_Mem_Read+0x196>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800443e:	4632      	mov	r2, r6
 8004440:	4639      	mov	r1, r7
 8004442:	4620      	mov	r0, r4
 8004444:	f7ff fd78 	bl	8003f38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004448:	2800      	cmp	r0, #0
 800444a:	f47f af2f 	bne.w	80042ac <HAL_I2C_Mem_Read+0x9c>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444e:	6823      	ldr	r3, [r4, #0]
 8004450:	691a      	ldr	r2, [r3, #16]
 8004452:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004454:	701a      	strb	r2, [r3, #0]
        hi2c->XferCount--;
 8004456:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004458:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800445a:	3a01      	subs	r2, #1
 800445c:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 800445e:	1c4b      	adds	r3, r1, #1
        hi2c->XferCount--;
 8004460:	8562      	strh	r2, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004462:	6822      	ldr	r2, [r4, #0]
        hi2c->pBuffPtr++;
 8004464:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8004466:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004468:	6950      	ldr	r0, [r2, #20]
        hi2c->XferSize--;
 800446a:	3b01      	subs	r3, #1
 800446c:	b29b      	uxth	r3, r3
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800446e:	0740      	lsls	r0, r0, #29
        hi2c->XferSize--;
 8004470:	8523      	strh	r3, [r4, #40]	; 0x28
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004472:	f57f af2e 	bpl.w	80042d2 <HAL_I2C_Mem_Read+0xc2>
          if (hi2c->XferSize == 3U)
 8004476:	2b03      	cmp	r3, #3
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004478:	bf02      	ittt	eq
 800447a:	6813      	ldreq	r3, [r2, #0]
 800447c:	f423 6380 	biceq.w	r3, r3, #1024	; 0x400
 8004480:	6013      	streq	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004482:	6913      	ldr	r3, [r2, #16]
 8004484:	704b      	strb	r3, [r1, #1]
 8004486:	e76e      	b.n	8004366 <HAL_I2C_Mem_Read+0x156>
 8004488:	00100002 	.word	0x00100002
 800448c:	ffff0000 	.word	0xffff0000
 8004490:	00010004 	.word	0x00010004
 8004494:	20000004 	.word	0x20000004

08004498 <HAL_I2C_Mem_Read_IT>:
{
 8004498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800449a:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800449c:	2000      	movs	r0, #0
 800449e:	9001      	str	r0, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a0:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 80044a4:	2820      	cmp	r0, #32
 80044a6:	d002      	beq.n	80044ae <HAL_I2C_Mem_Read_IT+0x16>
        return HAL_BUSY;
 80044a8:	2002      	movs	r0, #2
}
 80044aa:	b003      	add	sp, #12
 80044ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80044ae:	f246 15a8 	movw	r5, #25000	; 0x61a8
 80044b2:	4829      	ldr	r0, [pc, #164]	; (8004558 <HAL_I2C_Mem_Read_IT+0xc0>)
 80044b4:	6800      	ldr	r0, [r0, #0]
 80044b6:	fbb0 f0f5 	udiv	r0, r0, r5
 80044ba:	2519      	movs	r5, #25
 80044bc:	4368      	muls	r0, r5
 80044be:	9001      	str	r0, [sp, #4]
      count--;
 80044c0:	9801      	ldr	r0, [sp, #4]
 80044c2:	3801      	subs	r0, #1
 80044c4:	9001      	str	r0, [sp, #4]
      if (count == 0U)
 80044c6:	9801      	ldr	r0, [sp, #4]
 80044c8:	b950      	cbnz	r0, 80044e0 <HAL_I2C_Mem_Read_IT+0x48>
        hi2c->State               = HAL_I2C_STATE_READY;
 80044ca:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044cc:	6320      	str	r0, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80044d8:	f043 0320 	orr.w	r3, r3, #32
 80044dc:	6423      	str	r3, [r4, #64]	; 0x40
 80044de:	e7e3      	b.n	80044a8 <HAL_I2C_Mem_Read_IT+0x10>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80044e0:	6825      	ldr	r5, [r4, #0]
 80044e2:	69a8      	ldr	r0, [r5, #24]
 80044e4:	0786      	lsls	r6, r0, #30
 80044e6:	d4eb      	bmi.n	80044c0 <HAL_I2C_Mem_Read_IT+0x28>
    __HAL_LOCK(hi2c);
 80044e8:	f894 003c 	ldrb.w	r0, [r4, #60]	; 0x3c
 80044ec:	2801      	cmp	r0, #1
 80044ee:	d0db      	beq.n	80044a8 <HAL_I2C_Mem_Read_IT+0x10>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044f0:	6828      	ldr	r0, [r5, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044f2:	2600      	movs	r6, #0
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044f4:	07c0      	lsls	r0, r0, #31
      __HAL_I2C_ENABLE(hi2c);
 80044f6:	bf58      	it	pl
 80044f8:	6828      	ldrpl	r0, [r5, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044fa:	4f18      	ldr	r7, [pc, #96]	; (800455c <HAL_I2C_Mem_Read_IT+0xc4>)
      __HAL_I2C_ENABLE(hi2c);
 80044fc:	bf5c      	itt	pl
 80044fe:	f040 0001 	orrpl.w	r0, r0, #1
 8004502:	6028      	strpl	r0, [r5, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004504:	6828      	ldr	r0, [r5, #0]
 8004506:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 800450a:	6028      	str	r0, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800450c:	2022      	movs	r0, #34	; 0x22
 800450e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004512:	2040      	movs	r0, #64	; 0x40
 8004514:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8004518:	9808      	ldr	r0, [sp, #32]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800451a:	6426      	str	r6, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800451c:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800451e:	f8bd 0024 	ldrh.w	r0, [sp, #36]	; 0x24
 8004522:	8560      	strh	r0, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004524:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004526:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004528:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800452a:	64a2      	str	r2, [r4, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800452c:	64e3      	str	r3, [r4, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800452e:	6526      	str	r6, [r4, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004530:	682b      	ldr	r3, [r5, #0]
    hi2c->XferSize    = hi2c->XferCount;
 8004532:	b280      	uxth	r0, r0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004534:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    hi2c->XferSize    = hi2c->XferCount;
 8004538:	8520      	strh	r0, [r4, #40]	; 0x28
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800453a:	602b      	str	r3, [r5, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004542:	602b      	str	r3, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8004544:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
    if (hi2c->XferSize > 0U)
 8004548:	2800      	cmp	r0, #0
 800454a:	d0ae      	beq.n	80044aa <HAL_I2C_Mem_Read_IT+0x12>
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800454c:	686b      	ldr	r3, [r5, #4]
    return HAL_OK;
 800454e:	4630      	mov	r0, r6
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004550:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004554:	606b      	str	r3, [r5, #4]
 8004556:	e7a8      	b.n	80044aa <HAL_I2C_Mem_Read_IT+0x12>
 8004558:	20000004 	.word	0x20000004
 800455c:	ffff0000 	.word	0xffff0000

08004560 <HAL_I2C_Mem_Read_DMA>:
{
 8004560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004564:	b086      	sub	sp, #24
 8004566:	4604      	mov	r4, r0
 8004568:	4699      	mov	r9, r3
 800456a:	460f      	mov	r7, r1
 800456c:	4690      	mov	r8, r2
 800456e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  uint32_t tickstart = HAL_GetTick();
 8004570:	f7fe fe08 	bl	8003184 <HAL_GetTick>
  __IO uint32_t count = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004578:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 800457c:	4682      	mov	sl, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800457e:	2b20      	cmp	r3, #32
 8004580:	d003      	beq.n	800458a <HAL_I2C_Mem_Read_DMA+0x2a>
        return HAL_BUSY;
 8004582:	2002      	movs	r0, #2
}
 8004584:	b006      	add	sp, #24
 8004586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800458a:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800458e:	4b63      	ldr	r3, [pc, #396]	; (800471c <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	fbb3 f3f2 	udiv	r3, r3, r2
 8004596:	2219      	movs	r2, #25
 8004598:	4353      	muls	r3, r2
 800459a:	9303      	str	r3, [sp, #12]
      count--;
 800459c:	9b03      	ldr	r3, [sp, #12]
 800459e:	3b01      	subs	r3, #1
 80045a0:	9303      	str	r3, [sp, #12]
      if (count == 0U)
 80045a2:	9b03      	ldr	r3, [sp, #12]
 80045a4:	b94b      	cbnz	r3, 80045ba <HAL_I2C_Mem_Read_DMA+0x5a>
        hi2c->State               = HAL_I2C_STATE_READY;
 80045a6:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045a8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045aa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b4:	4313      	orrs	r3, r2
 80045b6:	6423      	str	r3, [r4, #64]	; 0x40
 80045b8:	e7e3      	b.n	8004582 <HAL_I2C_Mem_Read_DMA+0x22>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80045ba:	6821      	ldr	r1, [r4, #0]
 80045bc:	698b      	ldr	r3, [r1, #24]
 80045be:	079a      	lsls	r2, r3, #30
 80045c0:	d4ec      	bmi.n	800459c <HAL_I2C_Mem_Read_DMA+0x3c>
    __HAL_LOCK(hi2c);
 80045c2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d0db      	beq.n	8004582 <HAL_I2C_Mem_Read_DMA+0x22>
 80045ca:	2301      	movs	r3, #1
 80045cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045d0:	680b      	ldr	r3, [r1, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045d2:	2600      	movs	r6, #0
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045d4:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 80045d6:	bf58      	it	pl
 80045d8:	680b      	ldrpl	r3, [r1, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045da:	4a51      	ldr	r2, [pc, #324]	; (8004720 <HAL_I2C_Mem_Read_DMA+0x1c0>)
      __HAL_I2C_ENABLE(hi2c);
 80045dc:	bf5c      	itt	pl
 80045de:	f043 0301 	orrpl.w	r3, r3, #1
 80045e2:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045e4:	680b      	ldr	r3, [r1, #0]
 80045e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045ea:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80045ec:	2322      	movs	r3, #34	; 0x22
 80045ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045f2:	2340      	movs	r3, #64	; 0x40
 80045f4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->XferCount   = Size;
 80045f8:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045fc:	6426      	str	r6, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80045fe:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004600:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8004602:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8004604:	b29b      	uxth	r3, r3
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004606:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004608:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->Devaddress  = DevAddress;
 800460a:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800460c:	f8c4 8048 	str.w	r8, [r4, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004610:	f8c4 904c 	str.w	r9, [r4, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8004614:	6526      	str	r6, [r4, #80]	; 0x50
    if (hi2c->XferSize > 0U)
 8004616:	2b00      	cmp	r3, #0
 8004618:	d062      	beq.n	80046e0 <HAL_I2C_Mem_Read_DMA+0x180>
      if (hi2c->hdmarx != NULL)
 800461a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800461c:	b340      	cbz	r0, 8004670 <HAL_I2C_Mem_Read_DMA+0x110>
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800461e:	4a41      	ldr	r2, [pc, #260]	; (8004724 <HAL_I2C_Mem_Read_DMA+0x1c4>)
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004620:	6346      	str	r6, [r0, #52]	; 0x34
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004622:	6282      	str	r2, [r0, #40]	; 0x28
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004624:	4a40      	ldr	r2, [pc, #256]	; (8004728 <HAL_I2C_Mem_Read_DMA+0x1c8>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004626:	3110      	adds	r1, #16
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004628:	e9c0 620b 	strd	r6, r2, [r0, #44]	; 0x2c
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800462c:	462a      	mov	r2, r5
 800462e:	f7ff f893 	bl	8003758 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004632:	4605      	mov	r5, r0
 8004634:	2800      	cmp	r0, #0
 8004636:	d147      	bne.n	80046c8 <HAL_I2C_Mem_Read_DMA+0x168>
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004638:	2323      	movs	r3, #35	; 0x23
 800463a:	4642      	mov	r2, r8
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	4639      	mov	r1, r7
 8004640:	464b      	mov	r3, r9
 8004642:	4620      	mov	r0, r4
 8004644:	f8cd a004 	str.w	sl, [sp, #4]
 8004648:	f7ff fbca 	bl	8003de0 <I2C_RequestMemoryRead>
 800464c:	b1e8      	cbz	r0, 800468a <HAL_I2C_Mem_Read_DMA+0x12a>
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800464e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004650:	f7ff f8e0 	bl	8003814 <HAL_DMA_Abort_IT>
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004654:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004656:	629d      	str	r5, [r3, #40]	; 0x28
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004660:	601a      	str	r2, [r3, #0]
          hi2c->XferCount = 0U;
 8004662:	8565      	strh	r5, [r4, #42]	; 0x2a
          __HAL_I2C_DISABLE(hi2c);
 8004664:	681a      	ldr	r2, [r3, #0]
          hi2c->XferSize = 0U;
 8004666:	8525      	strh	r5, [r4, #40]	; 0x28
          __HAL_I2C_DISABLE(hi2c);
 8004668:	f022 0201 	bic.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800466e:	e00a      	b.n	8004686 <HAL_I2C_Mem_Read_DMA+0x126>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004670:	2320      	movs	r3, #32
 8004672:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004676:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800467a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800467c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004684:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004686:	2001      	movs	r0, #1
 8004688:	e77c      	b.n	8004584 <HAL_I2C_Mem_Read_DMA+0x24>
        if (hi2c->XferSize == 1U)
 800468a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800468c:	6823      	ldr	r3, [r4, #0]
        if (hi2c->XferSize == 1U)
 800468e:	2a01      	cmp	r2, #1
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004690:	bf0b      	itete	eq
 8004692:	681a      	ldreq	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004694:	685a      	ldrne	r2, [r3, #4]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004696:	f422 6280 	biceq.w	r2, r2, #1024	; 0x400
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800469a:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800469e:	bf0c      	ite	eq
 80046a0:	601a      	streq	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046a2:	605a      	strne	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a4:	2200      	movs	r2, #0
 80046a6:	9204      	str	r2, [sp, #16]
 80046a8:	6959      	ldr	r1, [r3, #20]
 80046aa:	9104      	str	r1, [sp, #16]
 80046ac:	6999      	ldr	r1, [r3, #24]
        __HAL_UNLOCK(hi2c);
 80046ae:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b2:	9104      	str	r1, [sp, #16]
 80046b4:	9904      	ldr	r1, [sp, #16]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046bc:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046c4:	605a      	str	r2, [r3, #4]
 80046c6:	e75d      	b.n	8004584 <HAL_I2C_Mem_Read_DMA+0x24>
        hi2c->State     = HAL_I2C_STATE_READY;
 80046c8:	2320      	movs	r3, #32
 80046ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80046ce:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80046d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80046d4:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80046d8:	f043 0310 	orr.w	r3, r3, #16
 80046dc:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80046de:	e7d2      	b.n	8004686 <HAL_I2C_Mem_Read_DMA+0x126>
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80046e0:	2323      	movs	r3, #35	; 0x23
 80046e2:	4642      	mov	r2, r8
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	4639      	mov	r1, r7
 80046e8:	464b      	mov	r3, r9
 80046ea:	4620      	mov	r0, r4
 80046ec:	f8cd a004 	str.w	sl, [sp, #4]
 80046f0:	f7ff fb76 	bl	8003de0 <I2C_RequestMemoryRead>
 80046f4:	2800      	cmp	r0, #0
 80046f6:	d1c6      	bne.n	8004686 <HAL_I2C_Mem_Read_DMA+0x126>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	9005      	str	r0, [sp, #20]
 80046fc:	695a      	ldr	r2, [r3, #20]
 80046fe:	9205      	str	r2, [sp, #20]
 8004700:	699a      	ldr	r2, [r3, #24]
 8004702:	9205      	str	r2, [sp, #20]
 8004704:	9a05      	ldr	r2, [sp, #20]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800470c:	601a      	str	r2, [r3, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 800470e:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 8004710:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      hi2c->State = HAL_I2C_STATE_READY;
 8004714:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8004718:	e734      	b.n	8004584 <HAL_I2C_Mem_Read_DMA+0x24>
 800471a:	bf00      	nop
 800471c:	20000004 	.word	0x20000004
 8004720:	ffff0000 	.word	0xffff0000
 8004724:	08004827 	.word	0x08004827
 8004728:	080047ed 	.word	0x080047ed

0800472c <HAL_I2C_MasterTxCpltCallback>:
 800472c:	4770      	bx	lr

0800472e <HAL_I2C_MasterRxCpltCallback>:
 800472e:	4770      	bx	lr

08004730 <HAL_I2C_SlaveTxCpltCallback>:
 8004730:	4770      	bx	lr

08004732 <HAL_I2C_SlaveRxCpltCallback>:
 8004732:	4770      	bx	lr

08004734 <HAL_I2C_AddrCallback>:
}
 8004734:	4770      	bx	lr

08004736 <HAL_I2C_ListenCpltCallback>:
 8004736:	4770      	bx	lr

08004738 <HAL_I2C_MemTxCpltCallback>:
 8004738:	4770      	bx	lr

0800473a <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800473a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 800473e:	b508      	push	{r3, lr}
  if (hi2c->EventCount == 0U)
 8004740:	6d03      	ldr	r3, [r0, #80]	; 0x50
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004742:	b2d2      	uxtb	r2, r2
  if (hi2c->EventCount == 0U)
 8004744:	b983      	cbnz	r3, 8004768 <I2C_MemoryTransmit_TXE_BTF+0x2e>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004746:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004748:	6802      	ldr	r2, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800474a:	2b01      	cmp	r3, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800474c:	6c83      	ldr	r3, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800474e:	d105      	bne.n	800475c <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004750:	b2db      	uxtb	r3, r3
 8004752:	6113      	str	r3, [r2, #16]
      hi2c->EventCount += 2U;
 8004754:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004756:	3302      	adds	r3, #2
      hi2c->EventCount++;
 8004758:	6503      	str	r3, [r0, #80]	; 0x50
}
 800475a:	bd08      	pop	{r3, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800475c:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004760:	6113      	str	r3, [r2, #16]
      hi2c->EventCount++;
 8004762:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004764:	3301      	adds	r3, #1
 8004766:	e7f7      	b.n	8004758 <I2C_MemoryTransmit_TXE_BTF+0x1e>
  else if (hi2c->EventCount == 1U)
 8004768:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800476a:	2b01      	cmp	r3, #1
 800476c:	d103      	bne.n	8004776 <I2C_MemoryTransmit_TXE_BTF+0x3c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800476e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8004770:	6802      	ldr	r2, [r0, #0]
 8004772:	b2db      	uxtb	r3, r3
 8004774:	e7f4      	b.n	8004760 <I2C_MemoryTransmit_TXE_BTF+0x26>
  else if (hi2c->EventCount == 2U)
 8004776:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004778:	2b02      	cmp	r3, #2
 800477a:	d12f      	bne.n	80047dc <I2C_MemoryTransmit_TXE_BTF+0xa2>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800477c:	2a22      	cmp	r2, #34	; 0x22
 800477e:	d105      	bne.n	800478c <I2C_MemoryTransmit_TXE_BTF+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004780:	6802      	ldr	r2, [r0, #0]
 8004782:	6813      	ldr	r3, [r2, #0]
 8004784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004788:	6013      	str	r3, [r2, #0]
      hi2c->EventCount++;
 800478a:	e7ea      	b.n	8004762 <I2C_MemoryTransmit_TXE_BTF+0x28>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800478c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800478e:	b29b      	uxth	r3, r3
 8004790:	b163      	cbz	r3, 80047ac <I2C_MemoryTransmit_TXE_BTF+0x72>
 8004792:	2a21      	cmp	r2, #33	; 0x21
 8004794:	d10a      	bne.n	80047ac <I2C_MemoryTransmit_TXE_BTF+0x72>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004796:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004798:	6802      	ldr	r2, [r0, #0]
 800479a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800479e:	6111      	str	r1, [r2, #16]
      hi2c->pBuffPtr++;
 80047a0:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 80047a2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	8543      	strh	r3, [r0, #42]	; 0x2a
 80047aa:	e7d6      	b.n	800475a <I2C_MemoryTransmit_TXE_BTF+0x20>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047ac:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1d2      	bne.n	800475a <I2C_MemoryTransmit_TXE_BTF+0x20>
 80047b4:	2a21      	cmp	r2, #33	; 0x21
 80047b6:	d1d0      	bne.n	800475a <I2C_MemoryTransmit_TXE_BTF+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047b8:	6802      	ldr	r2, [r0, #0]
 80047ba:	6851      	ldr	r1, [r2, #4]
 80047bc:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80047c0:	6051      	str	r1, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c2:	6811      	ldr	r1, [r2, #0]
 80047c4:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80047c8:	6011      	str	r1, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80047ca:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80047cc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80047ce:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80047d6:	f7ff ffaf 	bl	8004738 <HAL_I2C_MemTxCpltCallback>
 80047da:	e7be      	b.n	800475a <I2C_MemoryTransmit_TXE_BTF+0x20>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80047dc:	6803      	ldr	r3, [r0, #0]
 80047de:	695a      	ldr	r2, [r3, #20]
 80047e0:	0612      	lsls	r2, r2, #24
    hi2c->Instance->DR = 0x00U;
 80047e2:	bf44      	itt	mi
 80047e4:	2200      	movmi	r2, #0
 80047e6:	611a      	strmi	r2, [r3, #16]
}
 80047e8:	e7b7      	b.n	800475a <I2C_MemoryTransmit_TXE_BTF+0x20>

080047ea <HAL_I2C_ErrorCallback>:
 80047ea:	4770      	bx	lr

080047ec <I2C_DMAError>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80047ec:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80047ee:	b508      	push	{r3, lr}
  if (hi2c->hdmatx != NULL)
 80047f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80047f2:	b10b      	cbz	r3, 80047f8 <I2C_DMAError+0xc>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80047f4:	2200      	movs	r2, #0
 80047f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 80047f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80047fa:	b10b      	cbz	r3, 8004800 <I2C_DMAError+0x14>
    hi2c->hdmarx->XferCpltCallback = NULL;
 80047fc:	2200      	movs	r2, #0
 80047fe:	629a      	str	r2, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004800:	6802      	ldr	r2, [r0, #0]
 8004802:	6813      	ldr	r3, [r2, #0]
 8004804:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004808:	6013      	str	r3, [r2, #0]
  hi2c->XferCount       = 0U;
 800480a:	2300      	movs	r3, #0
  hi2c->State           = HAL_I2C_STATE_READY;
 800480c:	2220      	movs	r2, #32
  hi2c->XferCount       = 0U;
 800480e:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8004810:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004814:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004818:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800481a:	f043 0310 	orr.w	r3, r3, #16
 800481e:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_I2C_ErrorCallback(hi2c);
 8004820:	f7ff ffe3 	bl	80047ea <HAL_I2C_ErrorCallback>
}
 8004824:	bd08      	pop	{r3, pc}

08004826 <I2C_DMAXferCplt>:
{
 8004826:	b570      	push	{r4, r5, r6, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004828:	6a44      	ldr	r4, [r0, #36]	; 0x24
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800482a:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800482c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004830:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004834:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004836:	685d      	ldr	r5, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004838:	b2c9      	uxtb	r1, r1
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800483a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 800483e:	605d      	str	r5, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8004840:	6b65      	ldr	r5, [r4, #52]	; 0x34
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004842:	b2c0      	uxtb	r0, r0
  if (hi2c->hdmatx != NULL)
 8004844:	b10d      	cbz	r5, 800484a <I2C_DMAXferCplt+0x24>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004846:	2600      	movs	r6, #0
 8004848:	62ae      	str	r6, [r5, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 800484a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800484c:	b10d      	cbz	r5, 8004852 <I2C_DMAXferCplt+0x2c>
    hi2c->hdmarx->XferCpltCallback = NULL;
 800484e:	2600      	movs	r6, #0
 8004850:	62ae      	str	r6, [r5, #40]	; 0x28
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004852:	f001 0521 	and.w	r5, r1, #33	; 0x21
 8004856:	2d21      	cmp	r5, #33	; 0x21
 8004858:	d005      	beq.n	8004866 <I2C_DMAXferCplt+0x40>
 800485a:	f001 0522 	and.w	r5, r1, #34	; 0x22
 800485e:	2d22      	cmp	r5, #34	; 0x22
 8004860:	d123      	bne.n	80048aa <I2C_DMAXferCplt+0x84>
 8004862:	2820      	cmp	r0, #32
 8004864:	d121      	bne.n	80048aa <I2C_DMAXferCplt+0x84>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004866:	685a      	ldr	r2, [r3, #4]
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004868:	2929      	cmp	r1, #41	; 0x29
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800486a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800486e:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004876:	d10d      	bne.n	8004894 <I2C_DMAXferCplt+0x6e>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004878:	2321      	movs	r3, #33	; 0x21
 800487a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800487c:	2328      	movs	r3, #40	; 0x28
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800487e:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004880:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004884:	f7ff ff54 	bl	8004730 <HAL_I2C_SlaveTxCpltCallback>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004888:	6822      	ldr	r2, [r4, #0]
 800488a:	6853      	ldr	r3, [r2, #4]
 800488c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004890:	6053      	str	r3, [r2, #4]
}
 8004892:	bd70      	pop	{r4, r5, r6, pc}
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004894:	292a      	cmp	r1, #42	; 0x2a
 8004896:	d1f7      	bne.n	8004888 <I2C_DMAXferCplt+0x62>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004898:	2322      	movs	r3, #34	; 0x22
 800489a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800489c:	2328      	movs	r3, #40	; 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800489e:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048a4:	f7ff ff45 	bl	8004732 <HAL_I2C_SlaveRxCpltCallback>
 80048a8:	e7ee      	b.n	8004888 <I2C_DMAXferCplt+0x62>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80048aa:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
 80048ae:	2900      	cmp	r1, #0
 80048b0:	d0ef      	beq.n	8004892 <I2C_DMAXferCplt+0x6c>
    if (hi2c->XferCount == (uint16_t)1)
 80048b2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80048b4:	b289      	uxth	r1, r1
 80048b6:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b8:	bf02      	ittt	eq
 80048ba:	6819      	ldreq	r1, [r3, #0]
 80048bc:	f421 6180 	biceq.w	r1, r1, #1024	; 0x400
 80048c0:	6019      	streq	r1, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048c2:	6859      	ldr	r1, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80048c4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048c8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80048cc:	6059      	str	r1, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80048ce:	d006      	beq.n	80048de <I2C_DMAXferCplt+0xb8>
 80048d0:	2a08      	cmp	r2, #8
 80048d2:	d004      	beq.n	80048de <I2C_DMAXferCplt+0xb8>
 80048d4:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 80048d8:	d001      	beq.n	80048de <I2C_DMAXferCplt+0xb8>
 80048da:	2a20      	cmp	r2, #32
 80048dc:	d103      	bne.n	80048e6 <I2C_DMAXferCplt+0xc0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048de:	6819      	ldr	r1, [r3, #0]
 80048e0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80048e4:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80048ec:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048ee:	6859      	ldr	r1, [r3, #4]
 80048f0:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80048f4:	6059      	str	r1, [r3, #4]
    hi2c->XferCount = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80048fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048fc:	b11b      	cbz	r3, 8004906 <I2C_DMAXferCplt+0xe0>
      HAL_I2C_ErrorCallback(hi2c);
 80048fe:	4620      	mov	r0, r4
 8004900:	f7ff ff73 	bl	80047ea <HAL_I2C_ErrorCallback>
 8004904:	e7c5      	b.n	8004892 <I2C_DMAXferCplt+0x6c>
      hi2c->State = HAL_I2C_STATE_READY;
 8004906:	2120      	movs	r1, #32
 8004908:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800490c:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004910:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004914:	2940      	cmp	r1, #64	; 0x40
 8004916:	d104      	bne.n	8004922 <I2C_DMAXferCplt+0xfc>
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004918:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 800491a:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800491c:	f7fd fc82 	bl	8002224 <HAL_I2C_MemRxCpltCallback>
 8004920:	e7b7      	b.n	8004892 <I2C_DMAXferCplt+0x6c>
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004922:	2a08      	cmp	r2, #8
 8004924:	d001      	beq.n	800492a <I2C_DMAXferCplt+0x104>
 8004926:	2a20      	cmp	r2, #32
 8004928:	d105      	bne.n	8004936 <I2C_DMAXferCplt+0x110>
          hi2c->PreviousState = I2C_STATE_NONE;
 800492a:	2300      	movs	r3, #0
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800492c:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800492e:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004930:	f7ff fefd 	bl	800472e <HAL_I2C_MasterRxCpltCallback>
}
 8004934:	e7ad      	b.n	8004892 <I2C_DMAXferCplt+0x6c>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004936:	2312      	movs	r3, #18
 8004938:	e7f8      	b.n	800492c <I2C_DMAXferCplt+0x106>

0800493a <HAL_I2C_AbortCpltCallback>:
 800493a:	4770      	bx	lr

0800493c <I2C_DMAAbort>:
  __IO uint32_t count = 0U;
 800493c:	2300      	movs	r3, #0
{
 800493e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004940:	f246 11a8 	movw	r1, #25000	; 0x61a8
  __IO uint32_t count = 0U;
 8004944:	9301      	str	r3, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004946:	4b2c      	ldr	r3, [pc, #176]	; (80049f8 <I2C_DMAAbort+0xbc>)
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004948:	6a40      	ldr	r0, [r0, #36]	; 0x24
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800494a:	681b      	ldr	r3, [r3, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800494c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004950:	fbb3 f3f1 	udiv	r3, r3, r1
 8004954:	2123      	movs	r1, #35	; 0x23
 8004956:	434b      	muls	r3, r1
 8004958:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800495a:	6803      	ldr	r3, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800495c:	b2d2      	uxtb	r2, r2
    if (count == 0U)
 800495e:	9901      	ldr	r1, [sp, #4]
 8004960:	bb41      	cbnz	r1, 80049b4 <I2C_DMAAbort+0x78>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004962:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004964:	f041 0120 	orr.w	r1, r1, #32
 8004968:	6401      	str	r1, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 800496a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800496c:	b10c      	cbz	r4, 8004972 <I2C_DMAAbort+0x36>
    hi2c->hdmatx->XferCpltCallback = NULL;
 800496e:	2100      	movs	r1, #0
 8004970:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 8004972:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004974:	b109      	cbz	r1, 800497a <I2C_DMAAbort+0x3e>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004976:	2500      	movs	r5, #0
 8004978:	628d      	str	r5, [r1, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800497a:	681d      	ldr	r5, [r3, #0]
 800497c:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8004980:	601d      	str	r5, [r3, #0]
  hi2c->XferCount = 0U;
 8004982:	2500      	movs	r5, #0
 8004984:	8545      	strh	r5, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8004986:	b104      	cbz	r4, 800498a <I2C_DMAAbort+0x4e>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004988:	6365      	str	r5, [r4, #52]	; 0x34
  if (hi2c->hdmarx != NULL)
 800498a:	b101      	cbz	r1, 800498e <I2C_DMAAbort+0x52>
    hi2c->hdmarx->XferAbortCallback = NULL;
 800498c:	634d      	str	r5, [r1, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 800498e:	6819      	ldr	r1, [r3, #0]
 8004990:	f021 0101 	bic.w	r1, r1, #1
 8004994:	6019      	str	r1, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004996:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800499a:	2960      	cmp	r1, #96	; 0x60
 800499c:	d111      	bne.n	80049c2 <I2C_DMAAbort+0x86>
    hi2c->State         = HAL_I2C_STATE_READY;
 800499e:	2320      	movs	r3, #32
 80049a0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049a4:	2300      	movs	r3, #0
 80049a6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80049aa:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80049ac:	f7ff ffc5 	bl	800493a <HAL_I2C_AbortCpltCallback>
}
 80049b0:	b003      	add	sp, #12
 80049b2:	bd30      	pop	{r4, r5, pc}
    count--;
 80049b4:	9901      	ldr	r1, [sp, #4]
 80049b6:	3901      	subs	r1, #1
 80049b8:	9101      	str	r1, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80049ba:	6819      	ldr	r1, [r3, #0]
 80049bc:	0589      	lsls	r1, r1, #22
 80049be:	d4ce      	bmi.n	800495e <I2C_DMAAbort+0x22>
 80049c0:	e7d3      	b.n	800496a <I2C_DMAAbort+0x2e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049c2:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80049c6:	2a28      	cmp	r2, #40	; 0x28
 80049c8:	d10e      	bne.n	80049e8 <I2C_DMAAbort+0xac>
      __HAL_I2C_ENABLE(hi2c);
 80049ca:	6819      	ldr	r1, [r3, #0]
 80049cc:	f041 0101 	orr.w	r1, r1, #1
 80049d0:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d2:	6819      	ldr	r1, [r3, #0]
 80049d4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80049d8:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049da:	2300      	movs	r3, #0
 80049dc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049de:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 80049e2:	f7ff ff02 	bl	80047ea <HAL_I2C_ErrorCallback>
}
 80049e6:	e7e3      	b.n	80049b0 <I2C_DMAAbort+0x74>
      hi2c->State = HAL_I2C_STATE_READY;
 80049e8:	2320      	movs	r3, #32
 80049ea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ee:	2300      	movs	r3, #0
 80049f0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80049f4:	e7f5      	b.n	80049e2 <I2C_DMAAbort+0xa6>
 80049f6:	bf00      	nop
 80049f8:	20000004 	.word	0x20000004

080049fc <I2C_ITError>:
{
 80049fc:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049fe:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004a02:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
{
 8004a06:	4604      	mov	r4, r0
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a08:	2b10      	cmp	r3, #16
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004a0a:	b2d9      	uxtb	r1, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a0c:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a0e:	6803      	ldr	r3, [r0, #0]
 8004a10:	d001      	beq.n	8004a16 <I2C_ITError+0x1a>
 8004a12:	2940      	cmp	r1, #64	; 0x40
 8004a14:	d113      	bne.n	8004a3e <I2C_ITError+0x42>
 8004a16:	2a22      	cmp	r2, #34	; 0x22
 8004a18:	d111      	bne.n	8004a3e <I2C_ITError+0x42>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004a1a:	6819      	ldr	r1, [r3, #0]
 8004a1c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8004a20:	6019      	str	r1, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004a22:	6859      	ldr	r1, [r3, #4]
 8004a24:	f411 6100 	ands.w	r1, r1, #2048	; 0x800
 8004a28:	d106      	bne.n	8004a38 <I2C_ITError+0x3c>
 8004a2a:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8004a2c:	bf1e      	ittt	ne
 8004a2e:	2220      	movne	r2, #32
 8004a30:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a34:	f884 103e 	strbne.w	r1, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a38:	2200      	movs	r2, #0
 8004a3a:	6322      	str	r2, [r4, #48]	; 0x30
 8004a3c:	e007      	b.n	8004a4e <I2C_ITError+0x52>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a3e:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8004a42:	2928      	cmp	r1, #40	; 0x28
 8004a44:	d1ed      	bne.n	8004a22 <I2C_ITError+0x26>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a46:	2200      	movs	r2, #0
 8004a48:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a4a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004a54:	d04f      	beq.n	8004af6 <I2C_ITError+0xfa>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004a56:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004a58:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004a5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a5e:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004a60:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	4b37      	ldr	r3, [pc, #220]	; (8004b44 <I2C_ITError+0x148>)
 8004a68:	d02b      	beq.n	8004ac2 <I2C_ITError+0xc6>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a6a:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a6c:	f7fe fed2 	bl	8003814 <HAL_DMA_Abort_IT>
 8004a70:	b150      	cbz	r0, 8004a88 <I2C_ITError+0x8c>
        __HAL_I2C_DISABLE(hi2c);
 8004a72:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a74:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8004a76:	6813      	ldr	r3, [r2, #0]
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004a7e:	2320      	movs	r3, #32
 8004a80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a84:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a86:	4798      	blx	r3
  CurrentError = hi2c->ErrorCode;
 8004a88:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a8a:	0719      	lsls	r1, r3, #28
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a8c:	bf1f      	itttt	ne
 8004a8e:	6822      	ldrne	r2, [r4, #0]
 8004a90:	6853      	ldrne	r3, [r2, #4]
 8004a92:	f423 63e0 	bicne.w	r3, r3, #1792	; 0x700
 8004a96:	6053      	strne	r3, [r2, #4]
  CurrentState = hi2c->State;
 8004a98:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004a9c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 8004a9e:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004aa0:	0752      	lsls	r2, r2, #29
 8004aa2:	d50d      	bpl.n	8004ac0 <I2C_ITError+0xc4>
 8004aa4:	2b28      	cmp	r3, #40	; 0x28
 8004aa6:	d10b      	bne.n	8004ac0 <I2C_ITError+0xc4>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aa8:	4b27      	ldr	r3, [pc, #156]	; (8004b48 <I2C_ITError+0x14c>)
    hi2c->State         = HAL_I2C_STATE_READY;
 8004aaa:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aac:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004aae:	2300      	movs	r3, #0
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ab0:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ab2:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ab4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ab8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004abc:	f7ff fe3b 	bl	8004736 <HAL_I2C_ListenCpltCallback>
}
 8004ac0:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ac2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004ac4:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ac6:	f7fe fea5 	bl	8003814 <HAL_DMA_Abort_IT>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	d0dc      	beq.n	8004a88 <I2C_ITError+0x8c>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	695a      	ldr	r2, [r3, #20]
 8004ad2:	0651      	lsls	r1, r2, #25
 8004ad4:	d505      	bpl.n	8004ae2 <I2C_ITError+0xe6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ada:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004adc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ade:	3301      	adds	r3, #1
 8004ae0:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8004ae2:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ae4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8004ae6:	6813      	ldr	r3, [r2, #0]
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004aee:	2320      	movs	r3, #32
 8004af0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004af4:	e7c6      	b.n	8004a84 <I2C_ITError+0x88>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004af6:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004afa:	2960      	cmp	r1, #96	; 0x60
 8004afc:	d115      	bne.n	8004b2a <I2C_ITError+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004afe:	2120      	movs	r1, #32
 8004b00:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b04:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	0652      	lsls	r2, r2, #25
 8004b0a:	d505      	bpl.n	8004b18 <I2C_ITError+0x11c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b10:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004b12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b14:	3301      	adds	r3, #1
 8004b16:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8004b18:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b1a:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8004b1c:	6813      	ldr	r3, [r2, #0]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b24:	f7ff ff09 	bl	800493a <HAL_I2C_AbortCpltCallback>
 8004b28:	e7ae      	b.n	8004a88 <I2C_ITError+0x8c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b2a:	695a      	ldr	r2, [r3, #20]
 8004b2c:	0650      	lsls	r0, r2, #25
 8004b2e:	d505      	bpl.n	8004b3c <I2C_ITError+0x140>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b30:	691a      	ldr	r2, [r3, #16]
 8004b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b34:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004b36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b38:	3301      	adds	r3, #1
 8004b3a:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	f7ff fe54 	bl	80047ea <HAL_I2C_ErrorCallback>
 8004b42:	e7a1      	b.n	8004a88 <I2C_ITError+0x8c>
 8004b44:	0800493d 	.word	0x0800493d
 8004b48:	ffff0000 	.word	0xffff0000

08004b4c <HAL_I2C_EV_IRQHandler>:
{
 8004b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b4e:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004b50:	6803      	ldr	r3, [r0, #0]
{
 8004b52:	b08f      	sub	sp, #60	; 0x3c
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004b54:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b56:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004b58:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b5c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004b60:	2810      	cmp	r0, #16
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004b62:	b2c5      	uxtb	r5, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b64:	b2c9      	uxtb	r1, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004b66:	d002      	beq.n	8004b6e <HAL_I2C_EV_IRQHandler+0x22>
 8004b68:	2d40      	cmp	r5, #64	; 0x40
 8004b6a:	f040 82e3 	bne.w	8005134 <HAL_I2C_EV_IRQHandler+0x5e8>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b6e:	699f      	ldr	r7, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b70:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004b72:	f010 0f01 	tst.w	r0, #1
 8004b76:	d107      	bne.n	8004b88 <HAL_I2C_EV_IRQHandler+0x3c>
 8004b78:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8004b7c:	d002      	beq.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8004b7e:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8004b82:	d151      	bne.n	8004c28 <HAL_I2C_EV_IRQHandler+0xdc>
}
 8004b84:	b00f      	add	sp, #60	; 0x3c
 8004b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b88:	0596      	lsls	r6, r2, #22
 8004b8a:	d54d      	bpl.n	8004c28 <HAL_I2C_EV_IRQHandler+0xdc>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b8c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004b8e:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8004b92:	d10c      	bne.n	8004bae <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b94:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b96:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b98:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004b9c:	2a40      	cmp	r2, #64	; 0x40
 8004b9e:	d111      	bne.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 8004ba0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004ba2:	b952      	cbnz	r2, 8004bba <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ba4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004baa:	611a      	str	r2, [r3, #16]
 8004bac:	e7ea      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004bae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004bb0:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 8004bb4:	d1f0      	bne.n	8004b98 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004bb6:	2208      	movs	r2, #8
 8004bb8:	e7ed      	b.n	8004b96 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004bba:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004bbc:	f042 0201 	orr.w	r2, r2, #1
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	e7f2      	b.n	8004baa <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bc4:	6922      	ldr	r2, [r4, #16]
 8004bc6:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004bca:	d11a      	bne.n	8004c02 <HAL_I2C_EV_IRQHandler+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004bcc:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004bd0:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004bd2:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004bd4:	d111      	bne.n	8004bfa <HAL_I2C_EV_IRQHandler+0xae>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004bd6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004bda:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004bdc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004bde:	b10a      	cbz	r2, 8004be4 <HAL_I2C_EV_IRQHandler+0x98>
 8004be0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004be2:	b92a      	cbnz	r2, 8004bf0 <HAL_I2C_EV_IRQHandler+0xa4>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004be4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004be6:	2a00      	cmp	r2, #0
 8004be8:	d0cc      	beq.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8004bea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004bec:	2a00      	cmp	r2, #0
 8004bee:	d0c9      	beq.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bf0:	685a      	ldr	r2, [r3, #4]
 8004bf2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bf6:	605a      	str	r2, [r3, #4]
 8004bf8:	e7c4      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004bfa:	f042 0201 	orr.w	r2, r2, #1
 8004bfe:	b2d2      	uxtb	r2, r2
 8004c00:	e7eb      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8004c02:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004c04:	b932      	cbnz	r2, 8004c14 <HAL_I2C_EV_IRQHandler+0xc8>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004c06:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004c08:	11d2      	asrs	r2, r2, #7
 8004c0a:	f002 0206 	and.w	r2, r2, #6
 8004c0e:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004c12:	e7ca      	b.n	8004baa <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8004c14:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004c16:	2a01      	cmp	r2, #1
 8004c18:	d1b4      	bne.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004c1a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004c1c:	11d2      	asrs	r2, r2, #7
 8004c1e:	f002 0206 	and.w	r2, r2, #6
 8004c22:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8004c26:	e7c0      	b.n	8004baa <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c28:	0706      	lsls	r6, r0, #28
 8004c2a:	d503      	bpl.n	8004c34 <HAL_I2C_EV_IRQHandler+0xe8>
 8004c2c:	0596      	lsls	r6, r2, #22
 8004c2e:	d501      	bpl.n	8004c34 <HAL_I2C_EV_IRQHandler+0xe8>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004c30:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004c32:	e7e4      	b.n	8004bfe <HAL_I2C_EV_IRQHandler+0xb2>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c34:	0786      	lsls	r6, r0, #30
 8004c36:	f140 80f0 	bpl.w	8004e1a <HAL_I2C_EV_IRQHandler+0x2ce>
 8004c3a:	0596      	lsls	r6, r2, #22
 8004c3c:	f140 80ed 	bpl.w	8004e1a <HAL_I2C_EV_IRQHandler+0x2ce>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004c40:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004c44:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004c46:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c48:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004c4c:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c4e:	2822      	cmp	r0, #34	; 0x22
 8004c50:	f040 80db 	bne.w	8004e0a <HAL_I2C_EV_IRQHandler+0x2be>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004c54:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004c56:	b940      	cbnz	r0, 8004c6a <HAL_I2C_EV_IRQHandler+0x11e>
 8004c58:	2940      	cmp	r1, #64	; 0x40
 8004c5a:	d106      	bne.n	8004c6a <HAL_I2C_EV_IRQHandler+0x11e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c5c:	9000      	str	r0, [sp, #0]
 8004c5e:	695a      	ldr	r2, [r3, #20]
 8004c60:	9200      	str	r2, [sp, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	9b00      	ldr	r3, [sp, #0]
 8004c68:	e78c      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004c6a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004c6c:	b989      	cbnz	r1, 8004c92 <HAL_I2C_EV_IRQHandler+0x146>
 8004c6e:	6920      	ldr	r0, [r4, #16]
 8004c70:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8004c74:	d10d      	bne.n	8004c92 <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c76:	9101      	str	r1, [sp, #4]
 8004c78:	695a      	ldr	r2, [r3, #20]
 8004c7a:	9201      	str	r2, [sp, #4]
 8004c7c:	699a      	ldr	r2, [r3, #24]
 8004c7e:	9201      	str	r2, [sp, #4]
 8004c80:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c88:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004c8a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004c8c:	3301      	adds	r3, #1
      hi2c->EventCount = 0U;
 8004c8e:	6523      	str	r3, [r4, #80]	; 0x50
 8004c90:	e778      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      if (hi2c->XferCount == 0U)
 8004c92:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004c94:	b289      	uxth	r1, r1
 8004c96:	b951      	cbnz	r1, 8004cae <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c98:	9102      	str	r1, [sp, #8]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	9202      	str	r2, [sp, #8]
 8004c9e:	699a      	ldr	r2, [r3, #24]
 8004ca0:	9202      	str	r2, [sp, #8]
 8004ca2:	9a02      	ldr	r2, [sp, #8]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	e019      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 8004cae:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004cb0:	b289      	uxth	r1, r1
 8004cb2:	2901      	cmp	r1, #1
 8004cb4:	d149      	bne.n	8004d4a <HAL_I2C_EV_IRQHandler+0x1fe>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004cb6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8004cba:	d11b      	bne.n	8004cf4 <HAL_I2C_EV_IRQHandler+0x1a8>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc2:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004cca:	d00c      	beq.n	8004ce6 <HAL_I2C_EV_IRQHandler+0x19a>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cd2:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	9203      	str	r2, [sp, #12]
 8004cd8:	695a      	ldr	r2, [r3, #20]
 8004cda:	9203      	str	r2, [sp, #12]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	9303      	str	r3, [sp, #12]
 8004ce0:	9b03      	ldr	r3, [sp, #12]
      hi2c->EventCount = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	e7d3      	b.n	8004c8e <HAL_I2C_EV_IRQHandler+0x142>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ce6:	9204      	str	r2, [sp, #16]
 8004ce8:	695a      	ldr	r2, [r3, #20]
 8004cea:	9204      	str	r2, [sp, #16]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	9204      	str	r2, [sp, #16]
 8004cf0:	9a04      	ldr	r2, [sp, #16]
 8004cf2:	e7d7      	b.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004cf4:	2a08      	cmp	r2, #8
 8004cf6:	d01c      	beq.n	8004d32 <HAL_I2C_EV_IRQHandler+0x1e6>
 8004cf8:	2a20      	cmp	r2, #32
 8004cfa:	d01a      	beq.n	8004d32 <HAL_I2C_EV_IRQHandler+0x1e6>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004cfc:	2d12      	cmp	r5, #18
 8004cfe:	d10d      	bne.n	8004d1c <HAL_I2C_EV_IRQHandler+0x1d0>
 8004d00:	2a01      	cmp	r2, #1
 8004d02:	d116      	bne.n	8004d32 <HAL_I2C_EV_IRQHandler+0x1e6>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d0a:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	9205      	str	r2, [sp, #20]
 8004d10:	695a      	ldr	r2, [r3, #20]
 8004d12:	9205      	str	r2, [sp, #20]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	9305      	str	r3, [sp, #20]
 8004d18:	9b05      	ldr	r3, [sp, #20]
 8004d1a:	e7e2      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d1c:	2a10      	cmp	r2, #16
 8004d1e:	d8f1      	bhi.n	8004d04 <HAL_I2C_EV_IRQHandler+0x1b8>
 8004d20:	4986      	ldr	r1, [pc, #536]	; (8004f3c <HAL_I2C_EV_IRQHandler+0x3f0>)
 8004d22:	fa21 f202 	lsr.w	r2, r1, r2
 8004d26:	07d7      	lsls	r7, r2, #31
 8004d28:	d5ec      	bpl.n	8004d04 <HAL_I2C_EV_IRQHandler+0x1b8>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d30:	e7eb      	b.n	8004d0a <HAL_I2C_EV_IRQHandler+0x1be>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d38:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	9206      	str	r2, [sp, #24]
 8004d3e:	695a      	ldr	r2, [r3, #20]
 8004d40:	9206      	str	r2, [sp, #24]
 8004d42:	699a      	ldr	r2, [r3, #24]
 8004d44:	9206      	str	r2, [sp, #24]
 8004d46:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d48:	e7ac      	b.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8004d4a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004d4c:	b289      	uxth	r1, r1
 8004d4e:	2902      	cmp	r1, #2
 8004d50:	d138      	bne.n	8004dc4 <HAL_I2C_EV_IRQHandler+0x278>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d52:	2a10      	cmp	r2, #16
 8004d54:	d803      	bhi.n	8004d5e <HAL_I2C_EV_IRQHandler+0x212>
 8004d56:	4979      	ldr	r1, [pc, #484]	; (8004f3c <HAL_I2C_EV_IRQHandler+0x3f0>)
 8004d58:	40d1      	lsrs	r1, r2
 8004d5a:	07ce      	lsls	r6, r1, #31
 8004d5c:	d418      	bmi.n	8004d90 <HAL_I2C_EV_IRQHandler+0x244>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d5e:	6819      	ldr	r1, [r3, #0]
 8004d60:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004d64:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d66:	2100      	movs	r1, #0
 8004d68:	9107      	str	r1, [sp, #28]
 8004d6a:	6959      	ldr	r1, [r3, #20]
 8004d6c:	9107      	str	r1, [sp, #28]
 8004d6e:	6999      	ldr	r1, [r3, #24]
 8004d70:	9107      	str	r1, [sp, #28]
 8004d72:	9907      	ldr	r1, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d74:	6819      	ldr	r1, [r3, #0]
 8004d76:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004d7a:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	050d      	lsls	r5, r1, #20
 8004d80:	d5af      	bpl.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
 8004d82:	2a20      	cmp	r2, #32
 8004d84:	d81b      	bhi.n	8004dbe <HAL_I2C_EV_IRQHandler+0x272>
 8004d86:	2a07      	cmp	r2, #7
 8004d88:	d80e      	bhi.n	8004da8 <HAL_I2C_EV_IRQHandler+0x25c>
 8004d8a:	2a01      	cmp	r2, #1
 8004d8c:	d1a9      	bne.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
 8004d8e:	e011      	b.n	8004db4 <HAL_I2C_EV_IRQHandler+0x268>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d90:	6819      	ldr	r1, [r3, #0]
 8004d92:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8004d96:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d98:	2100      	movs	r1, #0
 8004d9a:	9108      	str	r1, [sp, #32]
 8004d9c:	6959      	ldr	r1, [r3, #20]
 8004d9e:	9108      	str	r1, [sp, #32]
 8004da0:	6999      	ldr	r1, [r3, #24]
 8004da2:	9108      	str	r1, [sp, #32]
 8004da4:	9908      	ldr	r1, [sp, #32]
 8004da6:	e7e9      	b.n	8004d7c <HAL_I2C_EV_IRQHandler+0x230>
 8004da8:	f1a2 0108 	sub.w	r1, r2, #8
 8004dac:	4a64      	ldr	r2, [pc, #400]	; (8004f40 <HAL_I2C_EV_IRQHandler+0x3f4>)
 8004dae:	40ca      	lsrs	r2, r1
 8004db0:	07d0      	lsls	r0, r2, #31
 8004db2:	d596      	bpl.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004dba:	605a      	str	r2, [r3, #4]
 8004dbc:	e791      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
 8004dbe:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8004dc2:	e7e3      	b.n	8004d8c <HAL_I2C_EV_IRQHandler+0x240>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dc4:	6819      	ldr	r1, [r3, #0]
 8004dc6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8004dca:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	0509      	lsls	r1, r1, #20
 8004dd0:	d505      	bpl.n	8004dde <HAL_I2C_EV_IRQHandler+0x292>
 8004dd2:	2a20      	cmp	r2, #32
 8004dd4:	d816      	bhi.n	8004e04 <HAL_I2C_EV_IRQHandler+0x2b8>
 8004dd6:	2a07      	cmp	r2, #7
 8004dd8:	d809      	bhi.n	8004dee <HAL_I2C_EV_IRQHandler+0x2a2>
 8004dda:	2a01      	cmp	r2, #1
 8004ddc:	d00d      	beq.n	8004dfa <HAL_I2C_EV_IRQHandler+0x2ae>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dde:	2200      	movs	r2, #0
 8004de0:	9209      	str	r2, [sp, #36]	; 0x24
 8004de2:	695a      	ldr	r2, [r3, #20]
 8004de4:	9209      	str	r2, [sp, #36]	; 0x24
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	9309      	str	r3, [sp, #36]	; 0x24
 8004dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dec:	e779      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x196>
 8004dee:	f1a2 0108 	sub.w	r1, r2, #8
 8004df2:	4a53      	ldr	r2, [pc, #332]	; (8004f40 <HAL_I2C_EV_IRQHandler+0x3f4>)
 8004df4:	40ca      	lsrs	r2, r1
 8004df6:	07d2      	lsls	r2, r2, #31
 8004df8:	d5f1      	bpl.n	8004dde <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e00:	605a      	str	r2, [r3, #4]
 8004e02:	e7ec      	b.n	8004dde <HAL_I2C_EV_IRQHandler+0x292>
 8004e04:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8004e08:	e7e8      	b.n	8004ddc <HAL_I2C_EV_IRQHandler+0x290>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	920a      	str	r2, [sp, #40]	; 0x28
 8004e0e:	695a      	ldr	r2, [r3, #20]
 8004e10:	920a      	str	r2, [sp, #40]	; 0x28
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	930a      	str	r3, [sp, #40]	; 0x28
 8004e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e18:	e6b4      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004e1a:	077f      	lsls	r7, r7, #29
 8004e1c:	f140 8092 	bpl.w	8004f44 <HAL_I2C_EV_IRQHandler+0x3f8>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004e20:	685e      	ldr	r6, [r3, #4]
 8004e22:	0536      	lsls	r6, r6, #20
 8004e24:	f53f aeae 	bmi.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e28:	0607      	lsls	r7, r0, #24
 8004e2a:	f000 0604 	and.w	r6, r0, #4
 8004e2e:	d53e      	bpl.n	8004eae <HAL_I2C_EV_IRQHandler+0x362>
 8004e30:	0550      	lsls	r0, r2, #21
 8004e32:	d53c      	bpl.n	8004eae <HAL_I2C_EV_IRQHandler+0x362>
 8004e34:	2e00      	cmp	r6, #0
 8004e36:	d13d      	bne.n	8004eb4 <HAL_I2C_EV_IRQHandler+0x368>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e38:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004e3c:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004e3e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e42:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004e44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004e46:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004e48:	b9c5      	cbnz	r5, 8004e7c <HAL_I2C_EV_IRQHandler+0x330>
 8004e4a:	2a21      	cmp	r2, #33	; 0x21
 8004e4c:	d118      	bne.n	8004e80 <HAL_I2C_EV_IRQHandler+0x334>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e4e:	2808      	cmp	r0, #8
 8004e50:	d058      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
 8004e52:	2820      	cmp	r0, #32
 8004e54:	d056      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
 8004e56:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8004e5a:	d053      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e5c:	685a      	ldr	r2, [r3, #4]
 8004e5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e62:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e64:	2311      	movs	r3, #17
 8004e66:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004e6e:	2320      	movs	r3, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e70:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8004e72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e76:	f7ff fc59 	bl	800472c <HAL_I2C_MasterTxCpltCallback>
 8004e7a:	e683      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004e7c:	2a21      	cmp	r2, #33	; 0x21
 8004e7e:	d005      	beq.n	8004e8c <HAL_I2C_EV_IRQHandler+0x340>
 8004e80:	2940      	cmp	r1, #64	; 0x40
 8004e82:	f47f ae7f 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004e86:	2a22      	cmp	r2, #34	; 0x22
 8004e88:	f47f ae7c 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 8004e8c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004e8e:	b292      	uxth	r2, r2
 8004e90:	b91a      	cbnz	r2, 8004e9a <HAL_I2C_EV_IRQHandler+0x34e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e98:	e6ad      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0xaa>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e9a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004e9e:	2a40      	cmp	r2, #64	; 0x40
 8004ea0:	d116      	bne.n	8004ed0 <HAL_I2C_EV_IRQHandler+0x384>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004ea2:	4620      	mov	r0, r4
}
 8004ea4:	b00f      	add	sp, #60	; 0x3c
 8004ea6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004eaa:	f7ff bc46 	b.w	800473a <I2C_MemoryTransmit_TXE_BTF>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eae:	2e00      	cmp	r6, #0
 8004eb0:	f43f ae68 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8004eb4:	0597      	lsls	r7, r2, #22
 8004eb6:	f57f ae65 	bpl.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004eba:	2921      	cmp	r1, #33	; 0x21
 8004ebc:	d139      	bne.n	8004f32 <HAL_I2C_EV_IRQHandler+0x3e6>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ebe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ec0:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004ec4:	2a21      	cmp	r2, #33	; 0x21
 8004ec6:	f47f ae5d 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8004eca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004ecc:	b292      	uxth	r2, r2
 8004ece:	b14a      	cbz	r2, 8004ee4 <HAL_I2C_EV_IRQHandler+0x398>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ed0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ed2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004ed6:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8004ed8:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004eda:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	8563      	strh	r3, [r4, #42]	; 0x2a
      }
 8004ee2:	e64f      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ee4:	2908      	cmp	r1, #8
 8004ee6:	d00d      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
 8004ee8:	2920      	cmp	r1, #32
 8004eea:	d00b      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
 8004eec:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8004ef0:	d008      	beq.n	8004f04 <HAL_I2C_EV_IRQHandler+0x3b8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ef2:	6859      	ldr	r1, [r3, #4]
 8004ef4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004ef8:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004efa:	2311      	movs	r3, #17
 8004efc:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efe:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8004f02:	e7b4      	b.n	8004e6e <HAL_I2C_EV_IRQHandler+0x322>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f04:	685a      	ldr	r2, [r3, #4]
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004f06:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f08:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f0c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f14:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f16:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004f18:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f1a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004f1c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f20:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f24:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f28:	2a40      	cmp	r2, #64	; 0x40
 8004f2a:	d1a4      	bne.n	8004e76 <HAL_I2C_EV_IRQHandler+0x32a>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004f2c:	f7ff fc04 	bl	8004738 <HAL_I2C_MemTxCpltCallback>
 8004f30:	e628      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004f32:	2d40      	cmp	r5, #64	; 0x40
 8004f34:	f47f ae26 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8004f38:	e7b3      	b.n	8004ea2 <HAL_I2C_EV_IRQHandler+0x356>
 8004f3a:	bf00      	nop
 8004f3c:	00010014 	.word	0x00010014
 8004f40:	01000101 	.word	0x01000101
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004f44:	6859      	ldr	r1, [r3, #4]
 8004f46:	050e      	lsls	r6, r1, #20
 8004f48:	f53f ae1c 	bmi.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f4c:	0645      	lsls	r5, r0, #25
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f4e:	f000 0104 	and.w	r1, r0, #4
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f52:	f140 8086 	bpl.w	8005062 <HAL_I2C_EV_IRQHandler+0x516>
 8004f56:	0550      	lsls	r0, r2, #21
 8004f58:	f140 8083 	bpl.w	8005062 <HAL_I2C_EV_IRQHandler+0x516>
 8004f5c:	2900      	cmp	r1, #0
 8004f5e:	f040 8083 	bne.w	8005068 <HAL_I2C_EV_IRQHandler+0x51c>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f62:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004f66:	2a22      	cmp	r2, #34	; 0x22
 8004f68:	f47f ae0c 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    CurrentXferOptions = hi2c->XferOptions;
 8004f6c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    tmp = hi2c->XferCount;
 8004f6e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004f70:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8004f72:	2a03      	cmp	r2, #3
 8004f74:	d914      	bls.n	8004fa0 <HAL_I2C_EV_IRQHandler+0x454>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f76:	691a      	ldr	r2, [r3, #16]
 8004f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f7a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004f7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f7e:	3301      	adds	r3, #1
 8004f80:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004f82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004f84:	3b01      	subs	r3, #1
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8004f8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b03      	cmp	r3, #3
 8004f90:	f47f adf8 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f94:	6822      	ldr	r2, [r4, #0]
 8004f96:	6853      	ldr	r3, [r2, #4]
 8004f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f9c:	6053      	str	r3, [r2, #4]
 8004f9e:	e5f1      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004fa0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8004fa2:	2d02      	cmp	r5, #2
 8004fa4:	f43f af75 	beq.w	8004e92 <HAL_I2C_EV_IRQHandler+0x346>
 8004fa8:	2a01      	cmp	r2, #1
 8004faa:	f63f af72 	bhi.w	8004e92 <HAL_I2C_EV_IRQHandler+0x346>
  __IO uint32_t count = 0U;
 8004fae:	910b      	str	r1, [sp, #44]	; 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fb0:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8004fb4:	4a78      	ldr	r2, [pc, #480]	; (8005198 <HAL_I2C_EV_IRQHandler+0x64c>)
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	fbb2 f2f1 	udiv	r2, r2, r1
 8004fbc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004fc0:	920b      	str	r2, [sp, #44]	; 0x2c
    count--;
 8004fc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fc4:	3a01      	subs	r2, #1
 8004fc6:	920b      	str	r2, [sp, #44]	; 0x2c
    if (count == 0U)
 8004fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004fca:	b9d1      	cbnz	r1, 8005002 <HAL_I2C_EV_IRQHandler+0x4b6>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fcc:	6c22      	ldr	r2, [r4, #64]	; 0x40
        HAL_I2C_ErrorCallback(hi2c);
 8004fce:	4620      	mov	r0, r4
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fd0:	f042 0220 	orr.w	r2, r2, #32
 8004fd4:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fdc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fde:	691a      	ldr	r2, [r3, #16]
 8004fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fe2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004fe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004fea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004ff2:	2320      	movs	r3, #32
 8004ff4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff8:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004ffc:	f7ff fbf5 	bl	80047ea <HAL_I2C_ErrorCallback>
 8005000:	e5c0      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 8005008:	d1db      	bne.n	8004fc2 <HAL_I2C_EV_IRQHandler+0x476>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800500a:	6819      	ldr	r1, [r3, #0]
 800500c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005010:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005012:	6859      	ldr	r1, [r3, #4]
 8005014:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8005018:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800501a:	6919      	ldr	r1, [r3, #16]
 800501c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800501e:	7019      	strb	r1, [r3, #0]
        hi2c->pBuffPtr++;
 8005020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005022:	3301      	adds	r3, #1
 8005024:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8005026:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005028:	3b01      	subs	r3, #1
 800502a:	b29b      	uxth	r3, r3
 800502c:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800502e:	2320      	movs	r3, #32
 8005030:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005034:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005038:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800503c:	2b40      	cmp	r3, #64	; 0x40
 800503e:	d104      	bne.n	800504a <HAL_I2C_EV_IRQHandler+0x4fe>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005040:	6322      	str	r2, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005042:	4620      	mov	r0, r4
 8005044:	f7fd f8ee 	bl	8002224 <HAL_I2C_MemRxCpltCallback>
 8005048:	e59c      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800504a:	2808      	cmp	r0, #8
 800504c:	d001      	beq.n	8005052 <HAL_I2C_EV_IRQHandler+0x506>
 800504e:	2820      	cmp	r0, #32
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005050:	d101      	bne.n	8005056 <HAL_I2C_EV_IRQHandler+0x50a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005052:	2300      	movs	r3, #0
 8005054:	e000      	b.n	8005058 <HAL_I2C_EV_IRQHandler+0x50c>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005056:	2312      	movs	r3, #18
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005058:	4620      	mov	r0, r4
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800505a:	6323      	str	r3, [r4, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800505c:	f7ff fb67 	bl	800472e <HAL_I2C_MasterRxCpltCallback>
 8005060:	e590      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005062:	2900      	cmp	r1, #0
 8005064:	f43f ad8e 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8005068:	0592      	lsls	r2, r2, #22
 800506a:	f57f ad8b 	bpl.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800506e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8005070:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005072:	6a61      	ldr	r1, [r4, #36]	; 0x24
  if (hi2c->XferCount == 4U)
 8005074:	b280      	uxth	r0, r0
 8005076:	2804      	cmp	r0, #4
 8005078:	d109      	bne.n	800508e <HAL_I2C_EV_IRQHandler+0x542>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005080:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8005086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005088:	3301      	adds	r3, #1
 800508a:	6263      	str	r3, [r4, #36]	; 0x24
 800508c:	e725      	b.n	8004eda <HAL_I2C_EV_IRQHandler+0x38e>
  else if (hi2c->XferCount == 3U)
 800508e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8005090:	b280      	uxth	r0, r0
 8005092:	2803      	cmp	r0, #3
 8005094:	d10c      	bne.n	80050b0 <HAL_I2C_EV_IRQHandler+0x564>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005096:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005098:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800509a:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 800509e:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80050a0:	d0ef      	beq.n	8005082 <HAL_I2C_EV_IRQHandler+0x536>
 80050a2:	2a02      	cmp	r2, #2
 80050a4:	d0ed      	beq.n	8005082 <HAL_I2C_EV_IRQHandler+0x536>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ae:	e7e8      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x536>
  else if (hi2c->XferCount == 2U)
 80050b0:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80050b2:	b280      	uxth	r0, r0
 80050b4:	2802      	cmp	r0, #2
 80050b6:	d1e4      	bne.n	8005082 <HAL_I2C_EV_IRQHandler+0x536>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80050b8:	2a04      	cmp	r2, #4
 80050ba:	d033      	beq.n	8005124 <HAL_I2C_EV_IRQHandler+0x5d8>
 80050bc:	d807      	bhi.n	80050ce <HAL_I2C_EV_IRQHandler+0x582>
 80050be:	2a01      	cmp	r2, #1
 80050c0:	d007      	beq.n	80050d2 <HAL_I2C_EV_IRQHandler+0x586>
 80050c2:	2a02      	cmp	r2, #2
 80050c4:	d02e      	beq.n	8005124 <HAL_I2C_EV_IRQHandler+0x5d8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c6:	6818      	ldr	r0, [r3, #0]
 80050c8:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 80050cc:	e004      	b.n	80050d8 <HAL_I2C_EV_IRQHandler+0x58c>
 80050ce:	2a10      	cmp	r2, #16
 80050d0:	d1f9      	bne.n	80050c6 <HAL_I2C_EV_IRQHandler+0x57a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d8:	6018      	str	r0, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80050de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80050e0:	1c4b      	adds	r3, r1, #1
 80050e2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80050e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	704b      	strb	r3, [r1, #1]
    hi2c->pBuffPtr++;
 80050f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80050f4:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80050f6:	3301      	adds	r3, #1
 80050f8:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80050fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80050fc:	3b01      	subs	r3, #1
 80050fe:	b29b      	uxth	r3, r3
 8005100:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005102:	684b      	ldr	r3, [r1, #4]
 8005104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005108:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800510a:	2320      	movs	r3, #32
 800510c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005110:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8005114:	2b40      	cmp	r3, #64	; 0x40
 8005116:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800511a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800511e:	d105      	bne.n	800512c <HAL_I2C_EV_IRQHandler+0x5e0>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005120:	6323      	str	r3, [r4, #48]	; 0x30
 8005122:	e78e      	b.n	8005042 <HAL_I2C_EV_IRQHandler+0x4f6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005124:	6818      	ldr	r0, [r3, #0]
 8005126:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
 800512a:	e7d5      	b.n	80050d8 <HAL_I2C_EV_IRQHandler+0x58c>
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800512c:	2a08      	cmp	r2, #8
 800512e:	d090      	beq.n	8005052 <HAL_I2C_EV_IRQHandler+0x506>
 8005130:	2a20      	cmp	r2, #32
 8005132:	e78d      	b.n	8005050 <HAL_I2C_EV_IRQHandler+0x504>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005134:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8005136:	b310      	cbz	r0, 800517e <HAL_I2C_EV_IRQHandler+0x632>
  uint32_t sr2itflags               = 0U;
 8005138:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800513a:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800513c:	0787      	lsls	r7, r0, #30
 800513e:	d52d      	bpl.n	800519c <HAL_I2C_EV_IRQHandler+0x650>
 8005140:	0596      	lsls	r6, r2, #22
 8005142:	d52b      	bpl.n	800519c <HAL_I2C_EV_IRQHandler+0x650>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005144:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005146:	b102      	cbz	r2, 800514a <HAL_I2C_EV_IRQHandler+0x5fe>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005148:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800514a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800514e:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8005152:	2a28      	cmp	r2, #40	; 0x28
 8005154:	d116      	bne.n	8005184 <HAL_I2C_EV_IRQHandler+0x638>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005156:	685a      	ldr	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005158:	062f      	lsls	r7, r5, #24
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800515a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800515e:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hi2c);
 8005160:	f04f 0300 	mov.w	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005164:	f085 0104 	eor.w	r1, r5, #4
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005168:	4620      	mov	r0, r4
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800516a:	bf54      	ite	pl
 800516c:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800516e:	8b22      	ldrhmi	r2, [r4, #24]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005170:	f3c1 0180 	ubfx	r1, r1, #2, #1
    __HAL_UNLOCK(hi2c);
 8005174:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005178:	f7ff fadc 	bl	8004734 <HAL_I2C_AddrCallback>
 800517c:	e502      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800517e:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005180:	6958      	ldr	r0, [r3, #20]
 8005182:	e7db      	b.n	800513c <HAL_I2C_EV_IRQHandler+0x5f0>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005184:	2200      	movs	r2, #0
 8005186:	920c      	str	r2, [sp, #48]	; 0x30
 8005188:	6959      	ldr	r1, [r3, #20]
 800518a:	910c      	str	r1, [sp, #48]	; 0x30
 800518c:	699b      	ldr	r3, [r3, #24]
    __HAL_UNLOCK(hi2c);
 800518e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005192:	930c      	str	r3, [sp, #48]	; 0x30
 8005194:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005196:	e4f5      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8005198:	20000004 	.word	0x20000004
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800519c:	06c6      	lsls	r6, r0, #27
 800519e:	f140 80b1 	bpl.w	8005304 <HAL_I2C_EV_IRQHandler+0x7b8>
 80051a2:	0595      	lsls	r5, r2, #22
 80051a4:	f140 80ae 	bpl.w	8005304 <HAL_I2C_EV_IRQHandler+0x7b8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051a8:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051ac:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051ae:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051b4:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80051b6:	2200      	movs	r2, #0
 80051b8:	920d      	str	r2, [sp, #52]	; 0x34
 80051ba:	695a      	ldr	r2, [r3, #20]
 80051bc:	920d      	str	r2, [sp, #52]	; 0x34
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	f042 0201 	orr.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ce:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	0510      	lsls	r0, r2, #20
 80051d4:	d520      	bpl.n	8005218 <HAL_I2C_EV_IRQHandler+0x6cc>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80051d6:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 80051da:	2a22      	cmp	r2, #34	; 0x22
 80051dc:	d14a      	bne.n	8005274 <HAL_I2C_EV_IRQHandler+0x728>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80051de:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80051e0:	6802      	ldr	r2, [r0, #0]
 80051e2:	6852      	ldr	r2, [r2, #4]
 80051e4:	b292      	uxth	r2, r2
 80051e6:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 80051e8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80051ea:	b292      	uxth	r2, r2
 80051ec:	b11a      	cbz	r2, 80051f6 <HAL_I2C_EV_IRQHandler+0x6aa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80051f0:	f042 0204 	orr.w	r2, r2, #4
 80051f4:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051fc:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051fe:	f7fe fbe5 	bl	80039cc <HAL_DMA_GetState>
 8005202:	2801      	cmp	r0, #1
 8005204:	d008      	beq.n	8005218 <HAL_I2C_EV_IRQHandler+0x6cc>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005206:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005208:	4b79      	ldr	r3, [pc, #484]	; (80053f0 <HAL_I2C_EV_IRQHandler+0x8a4>)
 800520a:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800520c:	f7fe fb02 	bl	8003814 <HAL_DMA_Abort_IT>
 8005210:	b110      	cbz	r0, 8005218 <HAL_I2C_EV_IRQHandler+0x6cc>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005212:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005214:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005216:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8005218:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800521a:	b29b      	uxth	r3, r3
 800521c:	b313      	cbz	r3, 8005264 <HAL_I2C_EV_IRQHandler+0x718>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	0751      	lsls	r1, r2, #29
 8005224:	d509      	bpl.n	800523a <HAL_I2C_EV_IRQHandler+0x6ee>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800522a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800522c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800522e:	3301      	adds	r3, #1
 8005230:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005232:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005234:	3b01      	subs	r3, #1
 8005236:	b29b      	uxth	r3, r3
 8005238:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	695a      	ldr	r2, [r3, #20]
 800523e:	0652      	lsls	r2, r2, #25
 8005240:	d509      	bpl.n	8005256 <HAL_I2C_EV_IRQHandler+0x70a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005242:	691a      	ldr	r2, [r3, #16]
 8005244:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005246:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005248:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800524a:	3301      	adds	r3, #1
 800524c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800524e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005250:	3b01      	subs	r3, #1
 8005252:	b29b      	uxth	r3, r3
 8005254:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8005256:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005258:	b29b      	uxth	r3, r3
 800525a:	b11b      	cbz	r3, 8005264 <HAL_I2C_EV_IRQHandler+0x718>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800525c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800525e:	f043 0304 	orr.w	r3, r3, #4
 8005262:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005264:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005266:	b313      	cbz	r3, 80052ae <HAL_I2C_EV_IRQHandler+0x762>
    I2C_ITError(hi2c);
 8005268:	4620      	mov	r0, r4
}
 800526a:	b00f      	add	sp, #60	; 0x3c
 800526c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8005270:	f7ff bbc4 	b.w	80049fc <I2C_ITError>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005274:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005276:	6802      	ldr	r2, [r0, #0]
 8005278:	6852      	ldr	r2, [r2, #4]
 800527a:	b292      	uxth	r2, r2
 800527c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800527e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005280:	b292      	uxth	r2, r2
 8005282:	b11a      	cbz	r2, 800528c <HAL_I2C_EV_IRQHandler+0x740>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005284:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005286:	f042 0204 	orr.w	r2, r2, #4
 800528a:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005292:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005294:	f7fe fb9a 	bl	80039cc <HAL_DMA_GetState>
 8005298:	2801      	cmp	r0, #1
 800529a:	d0bd      	beq.n	8005218 <HAL_I2C_EV_IRQHandler+0x6cc>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800529c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800529e:	4b54      	ldr	r3, [pc, #336]	; (80053f0 <HAL_I2C_EV_IRQHandler+0x8a4>)
 80052a0:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80052a2:	f7fe fab7 	bl	8003814 <HAL_DMA_Abort_IT>
 80052a6:	2800      	cmp	r0, #0
 80052a8:	d0b6      	beq.n	8005218 <HAL_I2C_EV_IRQHandler+0x6cc>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80052aa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80052ac:	e7b2      	b.n	8005214 <HAL_I2C_EV_IRQHandler+0x6c8>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80052ae:	2d2a      	cmp	r5, #42	; 0x2a
 80052b0:	d106      	bne.n	80052c0 <HAL_I2C_EV_IRQHandler+0x774>
      hi2c->PreviousState = I2C_STATE_NONE;
 80052b2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80052b4:	2328      	movs	r3, #40	; 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052b6:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80052b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052bc:	f7ff fa39 	bl	8004732 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80052c0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80052c4:	2b28      	cmp	r3, #40	; 0x28
 80052c6:	d10c      	bne.n	80052e2 <HAL_I2C_EV_IRQHandler+0x796>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052c8:	4b4a      	ldr	r3, [pc, #296]	; (80053f4 <HAL_I2C_EV_IRQHandler+0x8a8>)
      hi2c->State = HAL_I2C_STATE_READY;
 80052ca:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052cc:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80052ce:	2300      	movs	r3, #0
      HAL_I2C_ListenCpltCallback(hi2c);
 80052d0:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80052d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052d8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80052dc:	f7ff fa2b 	bl	8004736 <HAL_I2C_ListenCpltCallback>
 80052e0:	e450      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80052e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80052e4:	2b22      	cmp	r3, #34	; 0x22
 80052e6:	d002      	beq.n	80052ee <HAL_I2C_EV_IRQHandler+0x7a2>
 80052e8:	2d22      	cmp	r5, #34	; 0x22
 80052ea:	f47f ac4b 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 80052ee:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80052f0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80052f2:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80052f4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052fc:	4620      	mov	r0, r4
 80052fe:	f7ff fa18 	bl	8004732 <HAL_I2C_SlaveRxCpltCallback>
 8005302:	e43f      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005304:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
 8005308:	2921      	cmp	r1, #33	; 0x21
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800530a:	f000 0504 	and.w	r5, r0, #4
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800530e:	d135      	bne.n	800537c <HAL_I2C_EV_IRQHandler+0x830>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005310:	0607      	lsls	r7, r0, #24
 8005312:	d527      	bpl.n	8005364 <HAL_I2C_EV_IRQHandler+0x818>
 8005314:	0556      	lsls	r6, r2, #21
 8005316:	d525      	bpl.n	8005364 <HAL_I2C_EV_IRQHandler+0x818>
 8005318:	bb3d      	cbnz	r5, 800536a <HAL_I2C_EV_IRQHandler+0x81e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800531a:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 800531e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005320:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8005322:	b292      	uxth	r2, r2
 8005324:	2a00      	cmp	r2, #0
 8005326:	f43f ac2d 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800532a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800532c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005330:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8005332:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8005334:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005336:	3a01      	subs	r2, #1
 8005338:	b292      	uxth	r2, r2
 800533a:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800533c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800533e:	b292      	uxth	r2, r2
 8005340:	2a00      	cmp	r2, #0
 8005342:	f47f ac1f 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 8005346:	2829      	cmp	r0, #41	; 0x29
 8005348:	f47f ac1c 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800534c:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800534e:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005354:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005356:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005358:	6321      	str	r1, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800535a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800535e:	f7ff f9e7 	bl	8004730 <HAL_I2C_SlaveTxCpltCallback>
 8005362:	e40f      	b.n	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005364:	2d00      	cmp	r5, #0
 8005366:	f43f ac0d 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 800536a:	0595      	lsls	r5, r2, #22
 800536c:	f57f ac0a 	bpl.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8005370:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005372:	b292      	uxth	r2, r2
 8005374:	2a00      	cmp	r2, #0
 8005376:	f43f ac05 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 800537a:	e5a9      	b.n	8004ed0 <HAL_I2C_EV_IRQHandler+0x384>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800537c:	0640      	lsls	r0, r0, #25
 800537e:	d527      	bpl.n	80053d0 <HAL_I2C_EV_IRQHandler+0x884>
 8005380:	0551      	lsls	r1, r2, #21
 8005382:	d525      	bpl.n	80053d0 <HAL_I2C_EV_IRQHandler+0x884>
 8005384:	bb3d      	cbnz	r5, 80053d6 <HAL_I2C_EV_IRQHandler+0x88a>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005386:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 800538a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800538c:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 800538e:	b289      	uxth	r1, r1
 8005390:	2900      	cmp	r1, #0
 8005392:	f43f abf7 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005396:	6919      	ldr	r1, [r3, #16]
 8005398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800539a:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 800539c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800539e:	3301      	adds	r3, #1
 80053a0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80053a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f47f abe8 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 80053b4:	2a2a      	cmp	r2, #42	; 0x2a
 80053b6:	f47f abe5 	bne.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053ba:	6822      	ldr	r2, [r4, #0]
 80053bc:	6853      	ldr	r3, [r2, #4]
 80053be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053c2:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80053c4:	2322      	movs	r3, #34	; 0x22
 80053c6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053c8:	2328      	movs	r3, #40	; 0x28
 80053ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80053ce:	e795      	b.n	80052fc <HAL_I2C_EV_IRQHandler+0x7b0>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053d0:	2d00      	cmp	r5, #0
 80053d2:	f43f abd7 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
 80053d6:	0592      	lsls	r2, r2, #22
 80053d8:	f57f abd4 	bpl.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 80053dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80053de:	b292      	uxth	r2, r2
 80053e0:	2a00      	cmp	r2, #0
 80053e2:	f43f abcf 	beq.w	8004b84 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	e64b      	b.n	8005086 <HAL_I2C_EV_IRQHandler+0x53a>
 80053ee:	bf00      	nop
 80053f0:	0800493d 	.word	0x0800493d
 80053f4:	ffff0000 	.word	0xffff0000

080053f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053fc:	4605      	mov	r5, r0
 80053fe:	b338      	cbz	r0, 8005450 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005400:	6803      	ldr	r3, [r0, #0]
 8005402:	07db      	lsls	r3, r3, #31
 8005404:	d410      	bmi.n	8005428 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005406:	682b      	ldr	r3, [r5, #0]
 8005408:	079f      	lsls	r7, r3, #30
 800540a:	d45e      	bmi.n	80054ca <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	0719      	lsls	r1, r3, #28
 8005410:	f100 8095 	bmi.w	800553e <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	075a      	lsls	r2, r3, #29
 8005418:	f100 80c1 	bmi.w	800559e <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800541c:	69e8      	ldr	r0, [r5, #28]
 800541e:	2800      	cmp	r0, #0
 8005420:	f040 812c 	bne.w	800567c <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8005424:	2000      	movs	r0, #0
 8005426:	e029      	b.n	800547c <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005428:	4c90      	ldr	r4, [pc, #576]	; (800566c <HAL_RCC_OscConfig+0x274>)
 800542a:	6863      	ldr	r3, [r4, #4]
 800542c:	f003 030c 	and.w	r3, r3, #12
 8005430:	2b04      	cmp	r3, #4
 8005432:	d007      	beq.n	8005444 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005434:	6863      	ldr	r3, [r4, #4]
 8005436:	f003 030c 	and.w	r3, r3, #12
 800543a:	2b08      	cmp	r3, #8
 800543c:	d10a      	bne.n	8005454 <HAL_RCC_OscConfig+0x5c>
 800543e:	6863      	ldr	r3, [r4, #4]
 8005440:	03de      	lsls	r6, r3, #15
 8005442:	d507      	bpl.n	8005454 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005444:	6823      	ldr	r3, [r4, #0]
 8005446:	039c      	lsls	r4, r3, #14
 8005448:	d5dd      	bpl.n	8005406 <HAL_RCC_OscConfig+0xe>
 800544a:	686b      	ldr	r3, [r5, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1da      	bne.n	8005406 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8005450:	2001      	movs	r0, #1
 8005452:	e013      	b.n	800547c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005454:	686b      	ldr	r3, [r5, #4]
 8005456:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800545a:	d112      	bne.n	8005482 <HAL_RCC_OscConfig+0x8a>
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005462:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005464:	f7fd fe8e 	bl	8003184 <HAL_GetTick>
 8005468:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546a:	6823      	ldr	r3, [r4, #0]
 800546c:	0398      	lsls	r0, r3, #14
 800546e:	d4ca      	bmi.n	8005406 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005470:	f7fd fe88 	bl	8003184 <HAL_GetTick>
 8005474:	1b80      	subs	r0, r0, r6
 8005476:	2864      	cmp	r0, #100	; 0x64
 8005478:	d9f7      	bls.n	800546a <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 800547a:	2003      	movs	r0, #3
}
 800547c:	b002      	add	sp, #8
 800547e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005482:	b99b      	cbnz	r3, 80054ac <HAL_RCC_OscConfig+0xb4>
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800548a:	6023      	str	r3, [r4, #0]
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005492:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005494:	f7fd fe76 	bl	8003184 <HAL_GetTick>
 8005498:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	0399      	lsls	r1, r3, #14
 800549e:	d5b2      	bpl.n	8005406 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054a0:	f7fd fe70 	bl	8003184 <HAL_GetTick>
 80054a4:	1b80      	subs	r0, r0, r6
 80054a6:	2864      	cmp	r0, #100	; 0x64
 80054a8:	d9f7      	bls.n	800549a <HAL_RCC_OscConfig+0xa2>
 80054aa:	e7e6      	b.n	800547a <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	d103      	bne.n	80054bc <HAL_RCC_OscConfig+0xc4>
 80054b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	e7cf      	b.n	800545c <HAL_RCC_OscConfig+0x64>
 80054bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054c8:	e7cb      	b.n	8005462 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80054ca:	4c68      	ldr	r4, [pc, #416]	; (800566c <HAL_RCC_OscConfig+0x274>)
 80054cc:	6863      	ldr	r3, [r4, #4]
 80054ce:	f013 0f0c 	tst.w	r3, #12
 80054d2:	d007      	beq.n	80054e4 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80054d4:	6863      	ldr	r3, [r4, #4]
 80054d6:	f003 030c 	and.w	r3, r3, #12
 80054da:	2b08      	cmp	r3, #8
 80054dc:	d110      	bne.n	8005500 <HAL_RCC_OscConfig+0x108>
 80054de:	6863      	ldr	r3, [r4, #4]
 80054e0:	03da      	lsls	r2, r3, #15
 80054e2:	d40d      	bmi.n	8005500 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	079b      	lsls	r3, r3, #30
 80054e8:	d502      	bpl.n	80054f0 <HAL_RCC_OscConfig+0xf8>
 80054ea:	692b      	ldr	r3, [r5, #16]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d1af      	bne.n	8005450 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	696a      	ldr	r2, [r5, #20]
 80054f4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80054f8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	e785      	b.n	800540c <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005500:	692a      	ldr	r2, [r5, #16]
 8005502:	4b5b      	ldr	r3, [pc, #364]	; (8005670 <HAL_RCC_OscConfig+0x278>)
 8005504:	b16a      	cbz	r2, 8005522 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8005506:	2201      	movs	r2, #1
 8005508:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800550a:	f7fd fe3b 	bl	8003184 <HAL_GetTick>
 800550e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	079f      	lsls	r7, r3, #30
 8005514:	d4ec      	bmi.n	80054f0 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005516:	f7fd fe35 	bl	8003184 <HAL_GetTick>
 800551a:	1b80      	subs	r0, r0, r6
 800551c:	2802      	cmp	r0, #2
 800551e:	d9f7      	bls.n	8005510 <HAL_RCC_OscConfig+0x118>
 8005520:	e7ab      	b.n	800547a <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8005522:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005524:	f7fd fe2e 	bl	8003184 <HAL_GetTick>
 8005528:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	0798      	lsls	r0, r3, #30
 800552e:	f57f af6d 	bpl.w	800540c <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005532:	f7fd fe27 	bl	8003184 <HAL_GetTick>
 8005536:	1b80      	subs	r0, r0, r6
 8005538:	2802      	cmp	r0, #2
 800553a:	d9f6      	bls.n	800552a <HAL_RCC_OscConfig+0x132>
 800553c:	e79d      	b.n	800547a <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800553e:	69aa      	ldr	r2, [r5, #24]
 8005540:	4e4a      	ldr	r6, [pc, #296]	; (800566c <HAL_RCC_OscConfig+0x274>)
 8005542:	4b4b      	ldr	r3, [pc, #300]	; (8005670 <HAL_RCC_OscConfig+0x278>)
 8005544:	b1e2      	cbz	r2, 8005580 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8005546:	2201      	movs	r2, #1
 8005548:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 800554c:	f7fd fe1a 	bl	8003184 <HAL_GetTick>
 8005550:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005552:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005554:	079b      	lsls	r3, r3, #30
 8005556:	d50d      	bpl.n	8005574 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005558:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800555c:	4b45      	ldr	r3, [pc, #276]	; (8005674 <HAL_RCC_OscConfig+0x27c>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	fbb3 f3f2 	udiv	r3, r3, r2
 8005564:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8005566:	bf00      	nop
  }
  while (Delay --);
 8005568:	9b01      	ldr	r3, [sp, #4]
 800556a:	1e5a      	subs	r2, r3, #1
 800556c:	9201      	str	r2, [sp, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1f9      	bne.n	8005566 <HAL_RCC_OscConfig+0x16e>
 8005572:	e74f      	b.n	8005414 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005574:	f7fd fe06 	bl	8003184 <HAL_GetTick>
 8005578:	1b00      	subs	r0, r0, r4
 800557a:	2802      	cmp	r0, #2
 800557c:	d9e9      	bls.n	8005552 <HAL_RCC_OscConfig+0x15a>
 800557e:	e77c      	b.n	800547a <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8005580:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8005584:	f7fd fdfe 	bl	8003184 <HAL_GetTick>
 8005588:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800558a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800558c:	079f      	lsls	r7, r3, #30
 800558e:	f57f af41 	bpl.w	8005414 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005592:	f7fd fdf7 	bl	8003184 <HAL_GetTick>
 8005596:	1b00      	subs	r0, r0, r4
 8005598:	2802      	cmp	r0, #2
 800559a:	d9f6      	bls.n	800558a <HAL_RCC_OscConfig+0x192>
 800559c:	e76d      	b.n	800547a <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800559e:	4c33      	ldr	r4, [pc, #204]	; (800566c <HAL_RCC_OscConfig+0x274>)
 80055a0:	69e3      	ldr	r3, [r4, #28]
 80055a2:	00d8      	lsls	r0, r3, #3
 80055a4:	d424      	bmi.n	80055f0 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80055a6:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80055a8:	69e3      	ldr	r3, [r4, #28]
 80055aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ae:	61e3      	str	r3, [r4, #28]
 80055b0:	69e3      	ldr	r3, [r4, #28]
 80055b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ba:	4e2f      	ldr	r6, [pc, #188]	; (8005678 <HAL_RCC_OscConfig+0x280>)
 80055bc:	6833      	ldr	r3, [r6, #0]
 80055be:	05d9      	lsls	r1, r3, #23
 80055c0:	d518      	bpl.n	80055f4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055c2:	68eb      	ldr	r3, [r5, #12]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d126      	bne.n	8005616 <HAL_RCC_OscConfig+0x21e>
 80055c8:	6a23      	ldr	r3, [r4, #32]
 80055ca:	f043 0301 	orr.w	r3, r3, #1
 80055ce:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80055d0:	f7fd fdd8 	bl	8003184 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055d4:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80055d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055da:	6a23      	ldr	r3, [r4, #32]
 80055dc:	079b      	lsls	r3, r3, #30
 80055de:	d53f      	bpl.n	8005660 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 80055e0:	2f00      	cmp	r7, #0
 80055e2:	f43f af1b 	beq.w	800541c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80055e6:	69e3      	ldr	r3, [r4, #28]
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ec:	61e3      	str	r3, [r4, #28]
 80055ee:	e715      	b.n	800541c <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80055f0:	2700      	movs	r7, #0
 80055f2:	e7e2      	b.n	80055ba <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055f4:	6833      	ldr	r3, [r6, #0]
 80055f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055fa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80055fc:	f7fd fdc2 	bl	8003184 <HAL_GetTick>
 8005600:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005602:	6833      	ldr	r3, [r6, #0]
 8005604:	05da      	lsls	r2, r3, #23
 8005606:	d4dc      	bmi.n	80055c2 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005608:	f7fd fdbc 	bl	8003184 <HAL_GetTick>
 800560c:	eba0 0008 	sub.w	r0, r0, r8
 8005610:	2864      	cmp	r0, #100	; 0x64
 8005612:	d9f6      	bls.n	8005602 <HAL_RCC_OscConfig+0x20a>
 8005614:	e731      	b.n	800547a <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005616:	b9ab      	cbnz	r3, 8005644 <HAL_RCC_OscConfig+0x24c>
 8005618:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	6223      	str	r3, [r4, #32]
 8005624:	6a23      	ldr	r3, [r4, #32]
 8005626:	f023 0304 	bic.w	r3, r3, #4
 800562a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800562c:	f7fd fdaa 	bl	8003184 <HAL_GetTick>
 8005630:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005632:	6a23      	ldr	r3, [r4, #32]
 8005634:	0798      	lsls	r0, r3, #30
 8005636:	d5d3      	bpl.n	80055e0 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005638:	f7fd fda4 	bl	8003184 <HAL_GetTick>
 800563c:	1b80      	subs	r0, r0, r6
 800563e:	4540      	cmp	r0, r8
 8005640:	d9f7      	bls.n	8005632 <HAL_RCC_OscConfig+0x23a>
 8005642:	e71a      	b.n	800547a <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005644:	2b05      	cmp	r3, #5
 8005646:	6a23      	ldr	r3, [r4, #32]
 8005648:	d103      	bne.n	8005652 <HAL_RCC_OscConfig+0x25a>
 800564a:	f043 0304 	orr.w	r3, r3, #4
 800564e:	6223      	str	r3, [r4, #32]
 8005650:	e7ba      	b.n	80055c8 <HAL_RCC_OscConfig+0x1d0>
 8005652:	f023 0301 	bic.w	r3, r3, #1
 8005656:	6223      	str	r3, [r4, #32]
 8005658:	6a23      	ldr	r3, [r4, #32]
 800565a:	f023 0304 	bic.w	r3, r3, #4
 800565e:	e7b6      	b.n	80055ce <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005660:	f7fd fd90 	bl	8003184 <HAL_GetTick>
 8005664:	1b80      	subs	r0, r0, r6
 8005666:	4540      	cmp	r0, r8
 8005668:	d9b7      	bls.n	80055da <HAL_RCC_OscConfig+0x1e2>
 800566a:	e706      	b.n	800547a <HAL_RCC_OscConfig+0x82>
 800566c:	40021000 	.word	0x40021000
 8005670:	42420000 	.word	0x42420000
 8005674:	20000004 	.word	0x20000004
 8005678:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800567c:	4c2a      	ldr	r4, [pc, #168]	; (8005728 <HAL_RCC_OscConfig+0x330>)
 800567e:	6863      	ldr	r3, [r4, #4]
 8005680:	f003 030c 	and.w	r3, r3, #12
 8005684:	2b08      	cmp	r3, #8
 8005686:	d03e      	beq.n	8005706 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005688:	2200      	movs	r2, #0
 800568a:	4b28      	ldr	r3, [pc, #160]	; (800572c <HAL_RCC_OscConfig+0x334>)
 800568c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800568e:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005690:	d12c      	bne.n	80056ec <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8005692:	f7fd fd77 	bl	8003184 <HAL_GetTick>
 8005696:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	0199      	lsls	r1, r3, #6
 800569c:	d420      	bmi.n	80056e0 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800569e:	6a2b      	ldr	r3, [r5, #32]
 80056a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056a4:	d105      	bne.n	80056b2 <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80056a6:	6862      	ldr	r2, [r4, #4]
 80056a8:	68a9      	ldr	r1, [r5, #8]
 80056aa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80056ae:	430a      	orrs	r2, r1
 80056b0:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056b2:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80056b4:	6862      	ldr	r2, [r4, #4]
 80056b6:	430b      	orrs	r3, r1
 80056b8:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80056bc:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 80056be:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056c0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80056c2:	4b1a      	ldr	r3, [pc, #104]	; (800572c <HAL_RCC_OscConfig+0x334>)
 80056c4:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80056c6:	f7fd fd5d 	bl	8003184 <HAL_GetTick>
 80056ca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	019a      	lsls	r2, r3, #6
 80056d0:	f53f aea8 	bmi.w	8005424 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056d4:	f7fd fd56 	bl	8003184 <HAL_GetTick>
 80056d8:	1b40      	subs	r0, r0, r5
 80056da:	2802      	cmp	r0, #2
 80056dc:	d9f6      	bls.n	80056cc <HAL_RCC_OscConfig+0x2d4>
 80056de:	e6cc      	b.n	800547a <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056e0:	f7fd fd50 	bl	8003184 <HAL_GetTick>
 80056e4:	1b80      	subs	r0, r0, r6
 80056e6:	2802      	cmp	r0, #2
 80056e8:	d9d6      	bls.n	8005698 <HAL_RCC_OscConfig+0x2a0>
 80056ea:	e6c6      	b.n	800547a <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80056ec:	f7fd fd4a 	bl	8003184 <HAL_GetTick>
 80056f0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	019b      	lsls	r3, r3, #6
 80056f6:	f57f ae95 	bpl.w	8005424 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056fa:	f7fd fd43 	bl	8003184 <HAL_GetTick>
 80056fe:	1b40      	subs	r0, r0, r5
 8005700:	2802      	cmp	r0, #2
 8005702:	d9f6      	bls.n	80056f2 <HAL_RCC_OscConfig+0x2fa>
 8005704:	e6b9      	b.n	800547a <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005706:	2801      	cmp	r0, #1
 8005708:	f43f aeb8 	beq.w	800547c <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 800570c:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570e:	6a2a      	ldr	r2, [r5, #32]
 8005710:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8005714:	4291      	cmp	r1, r2
 8005716:	f47f ae9b 	bne.w	8005450 <HAL_RCC_OscConfig+0x58>
 800571a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800571c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005720:	4293      	cmp	r3, r2
 8005722:	f43f ae7f 	beq.w	8005424 <HAL_RCC_OscConfig+0x2c>
 8005726:	e693      	b.n	8005450 <HAL_RCC_OscConfig+0x58>
 8005728:	40021000 	.word	0x40021000
 800572c:	42420000 	.word	0x42420000

08005730 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8005730:	4a0d      	ldr	r2, [pc, #52]	; (8005768 <HAL_RCC_GetSysClockFreq+0x38>)
 8005732:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005734:	f003 010c 	and.w	r1, r3, #12
 8005738:	2908      	cmp	r1, #8
 800573a:	d112      	bne.n	8005762 <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800573c:	480b      	ldr	r0, [pc, #44]	; (800576c <HAL_RCC_GetSysClockFreq+0x3c>)
 800573e:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005742:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005744:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005746:	d509      	bpl.n	800575c <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005748:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800574a:	4a09      	ldr	r2, [pc, #36]	; (8005770 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800574c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005750:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005752:	4a08      	ldr	r2, [pc, #32]	; (8005774 <HAL_RCC_GetSysClockFreq+0x44>)
 8005754:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005756:	fbb0 f0f3 	udiv	r0, r0, r3
 800575a:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800575c:	4b06      	ldr	r3, [pc, #24]	; (8005778 <HAL_RCC_GetSysClockFreq+0x48>)
 800575e:	4358      	muls	r0, r3
 8005760:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8005762:	4803      	ldr	r0, [pc, #12]	; (8005770 <HAL_RCC_GetSysClockFreq+0x40>)
}
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40021000 	.word	0x40021000
 800576c:	0800b37d 	.word	0x0800b37d
 8005770:	007a1200 	.word	0x007a1200
 8005774:	0800b38d 	.word	0x0800b38d
 8005778:	003d0900 	.word	0x003d0900

0800577c <HAL_RCC_ClockConfig>:
{
 800577c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005780:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8005782:	4604      	mov	r4, r0
 8005784:	b910      	cbnz	r0, 800578c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8005786:	2001      	movs	r0, #1
}
 8005788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800578c:	4a44      	ldr	r2, [pc, #272]	; (80058a0 <HAL_RCC_ClockConfig+0x124>)
 800578e:	6813      	ldr	r3, [r2, #0]
 8005790:	f003 0307 	and.w	r3, r3, #7
 8005794:	428b      	cmp	r3, r1
 8005796:	d328      	bcc.n	80057ea <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005798:	6821      	ldr	r1, [r4, #0]
 800579a:	078e      	lsls	r6, r1, #30
 800579c:	d430      	bmi.n	8005800 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800579e:	07ca      	lsls	r2, r1, #31
 80057a0:	d443      	bmi.n	800582a <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057a2:	4a3f      	ldr	r2, [pc, #252]	; (80058a0 <HAL_RCC_ClockConfig+0x124>)
 80057a4:	6813      	ldr	r3, [r2, #0]
 80057a6:	f003 0307 	and.w	r3, r3, #7
 80057aa:	42ab      	cmp	r3, r5
 80057ac:	d865      	bhi.n	800587a <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	4d3c      	ldr	r5, [pc, #240]	; (80058a4 <HAL_RCC_ClockConfig+0x128>)
 80057b2:	f012 0f04 	tst.w	r2, #4
 80057b6:	d16c      	bne.n	8005892 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b8:	0713      	lsls	r3, r2, #28
 80057ba:	d506      	bpl.n	80057ca <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057bc:	686b      	ldr	r3, [r5, #4]
 80057be:	6922      	ldr	r2, [r4, #16]
 80057c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80057c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80057c8:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057ca:	f7ff ffb1 	bl	8005730 <HAL_RCC_GetSysClockFreq>
 80057ce:	686b      	ldr	r3, [r5, #4]
 80057d0:	4a35      	ldr	r2, [pc, #212]	; (80058a8 <HAL_RCC_ClockConfig+0x12c>)
 80057d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80057d6:	5cd3      	ldrb	r3, [r2, r3]
 80057d8:	40d8      	lsrs	r0, r3
 80057da:	4b34      	ldr	r3, [pc, #208]	; (80058ac <HAL_RCC_ClockConfig+0x130>)
 80057dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80057de:	4b34      	ldr	r3, [pc, #208]	; (80058b0 <HAL_RCC_ClockConfig+0x134>)
 80057e0:	6818      	ldr	r0, [r3, #0]
 80057e2:	f7fd fc8d 	bl	8003100 <HAL_InitTick>
  return HAL_OK;
 80057e6:	2000      	movs	r0, #0
 80057e8:	e7ce      	b.n	8005788 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ea:	6813      	ldr	r3, [r2, #0]
 80057ec:	f023 0307 	bic.w	r3, r3, #7
 80057f0:	430b      	orrs	r3, r1
 80057f2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f4:	6813      	ldr	r3, [r2, #0]
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	428b      	cmp	r3, r1
 80057fc:	d1c3      	bne.n	8005786 <HAL_RCC_ClockConfig+0xa>
 80057fe:	e7cb      	b.n	8005798 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005800:	4b28      	ldr	r3, [pc, #160]	; (80058a4 <HAL_RCC_ClockConfig+0x128>)
 8005802:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005806:	bf1e      	ittt	ne
 8005808:	685a      	ldrne	r2, [r3, #4]
 800580a:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800580e:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005810:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005812:	bf42      	ittt	mi
 8005814:	685a      	ldrmi	r2, [r3, #4]
 8005816:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800581a:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	68a0      	ldr	r0, [r4, #8]
 8005820:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005824:	4302      	orrs	r2, r0
 8005826:	605a      	str	r2, [r3, #4]
 8005828:	e7b9      	b.n	800579e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800582a:	6862      	ldr	r2, [r4, #4]
 800582c:	4e1d      	ldr	r6, [pc, #116]	; (80058a4 <HAL_RCC_ClockConfig+0x128>)
 800582e:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005830:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005832:	d11a      	bne.n	800586a <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005834:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005838:	d0a5      	beq.n	8005786 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800583a:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800583c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005840:	f023 0303 	bic.w	r3, r3, #3
 8005844:	4313      	orrs	r3, r2
 8005846:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005848:	f7fd fc9c 	bl	8003184 <HAL_GetTick>
 800584c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584e:	6873      	ldr	r3, [r6, #4]
 8005850:	6862      	ldr	r2, [r4, #4]
 8005852:	f003 030c 	and.w	r3, r3, #12
 8005856:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800585a:	d0a2      	beq.n	80057a2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800585c:	f7fd fc92 	bl	8003184 <HAL_GetTick>
 8005860:	1bc0      	subs	r0, r0, r7
 8005862:	4540      	cmp	r0, r8
 8005864:	d9f3      	bls.n	800584e <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8005866:	2003      	movs	r0, #3
 8005868:	e78e      	b.n	8005788 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800586a:	2a02      	cmp	r2, #2
 800586c:	d102      	bne.n	8005874 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800586e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005872:	e7e1      	b.n	8005838 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005874:	f013 0f02 	tst.w	r3, #2
 8005878:	e7de      	b.n	8005838 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800587a:	6813      	ldr	r3, [r2, #0]
 800587c:	f023 0307 	bic.w	r3, r3, #7
 8005880:	432b      	orrs	r3, r5
 8005882:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005884:	6813      	ldr	r3, [r2, #0]
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	42ab      	cmp	r3, r5
 800588c:	f47f af7b 	bne.w	8005786 <HAL_RCC_ClockConfig+0xa>
 8005890:	e78d      	b.n	80057ae <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005892:	686b      	ldr	r3, [r5, #4]
 8005894:	68e1      	ldr	r1, [r4, #12]
 8005896:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800589a:	430b      	orrs	r3, r1
 800589c:	606b      	str	r3, [r5, #4]
 800589e:	e78b      	b.n	80057b8 <HAL_RCC_ClockConfig+0x3c>
 80058a0:	40022000 	.word	0x40022000
 80058a4:	40021000 	.word	0x40021000
 80058a8:	0800b2be 	.word	0x0800b2be
 80058ac:	20000004 	.word	0x20000004
 80058b0:	2000000c 	.word	0x2000000c

080058b4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058b4:	4b04      	ldr	r3, [pc, #16]	; (80058c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80058b6:	4a05      	ldr	r2, [pc, #20]	; (80058cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80058be:	5cd3      	ldrb	r3, [r2, r3]
 80058c0:	4a03      	ldr	r2, [pc, #12]	; (80058d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80058c2:	6810      	ldr	r0, [r2, #0]
}
 80058c4:	40d8      	lsrs	r0, r3
 80058c6:	4770      	bx	lr
 80058c8:	40021000 	.word	0x40021000
 80058cc:	0800b2ce 	.word	0x0800b2ce
 80058d0:	20000004 	.word	0x20000004

080058d4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058d4:	4b04      	ldr	r3, [pc, #16]	; (80058e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80058d6:	4a05      	ldr	r2, [pc, #20]	; (80058ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80058de:	5cd3      	ldrb	r3, [r2, r3]
 80058e0:	4a03      	ldr	r2, [pc, #12]	; (80058f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80058e2:	6810      	ldr	r0, [r2, #0]
}
 80058e4:	40d8      	lsrs	r0, r3
 80058e6:	4770      	bx	lr
 80058e8:	40021000 	.word	0x40021000
 80058ec:	0800b2ce 	.word	0x0800b2ce
 80058f0:	20000004 	.word	0x20000004

080058f4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80058f4:	6803      	ldr	r3, [r0, #0]
{
 80058f6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80058fa:	07d9      	lsls	r1, r3, #31
{
 80058fc:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80058fe:	d521      	bpl.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x50>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005900:	4c36      	ldr	r4, [pc, #216]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005902:	69e3      	ldr	r3, [r4, #28]
 8005904:	00da      	lsls	r2, r3, #3
 8005906:	d433      	bmi.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8005908:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800590a:	69e3      	ldr	r3, [r4, #28]
 800590c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005910:	61e3      	str	r3, [r4, #28]
 8005912:	69e3      	ldr	r3, [r4, #28]
 8005914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591c:	4f30      	ldr	r7, [pc, #192]	; (80059e0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	05db      	lsls	r3, r3, #23
 8005922:	d527      	bpl.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x80>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005924:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005926:	686a      	ldr	r2, [r5, #4]
 8005928:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800592c:	d136      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800592e:	6a23      	ldr	r3, [r4, #32]
 8005930:	686a      	ldr	r2, [r5, #4]
 8005932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005936:	4313      	orrs	r3, r2
 8005938:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800593a:	b11e      	cbz	r6, 8005944 <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800593c:	69e3      	ldr	r3, [r4, #28]
 800593e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005942:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005944:	6828      	ldr	r0, [r5, #0]
 8005946:	0783      	lsls	r3, r0, #30
 8005948:	d506      	bpl.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800594a:	4924      	ldr	r1, [pc, #144]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800594c:	68ab      	ldr	r3, [r5, #8]
 800594e:	684a      	ldr	r2, [r1, #4]
 8005950:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005954:	431a      	orrs	r2, r3
 8005956:	604a      	str	r2, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005958:	f010 0010 	ands.w	r0, r0, #16
 800595c:	d01b      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800595e:	4a1f      	ldr	r2, [pc, #124]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005960:	68e9      	ldr	r1, [r5, #12]
 8005962:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005964:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005966:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800596a:	430b      	orrs	r3, r1
 800596c:	6053      	str	r3, [r2, #4]
 800596e:	e012      	b.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    FlagStatus pwrclkchanged = RESET;
 8005970:	2600      	movs	r6, #0
 8005972:	e7d3      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800597a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800597c:	f7fd fc02 	bl	8003184 <HAL_GetTick>
 8005980:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	05d8      	lsls	r0, r3, #23
 8005986:	d4cd      	bmi.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005988:	f7fd fbfc 	bl	8003184 <HAL_GetTick>
 800598c:	eba0 0008 	sub.w	r0, r0, r8
 8005990:	2864      	cmp	r0, #100	; 0x64
 8005992:	d9f6      	bls.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x8e>
          return HAL_TIMEOUT;
 8005994:	2003      	movs	r0, #3
}
 8005996:	b002      	add	sp, #8
 8005998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800599c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d0c4      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 80059a4:	2001      	movs	r0, #1
 80059a6:	4a0f      	ldr	r2, [pc, #60]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059a8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80059aa:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059ae:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059b0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059b4:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      RCC->BDCR = temp_reg;
 80059b8:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059ba:	07d9      	lsls	r1, r3, #31
 80059bc:	d5b7      	bpl.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 80059be:	f7fd fbe1 	bl	8003184 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c2:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80059c6:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c8:	6a23      	ldr	r3, [r4, #32]
 80059ca:	079a      	lsls	r2, r3, #30
 80059cc:	d4af      	bmi.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7fd fbd9 	bl	8003184 <HAL_GetTick>
 80059d2:	1bc0      	subs	r0, r0, r7
 80059d4:	4540      	cmp	r0, r8
 80059d6:	d9f7      	bls.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80059d8:	e7dc      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80059da:	bf00      	nop
 80059dc:	40021000 	.word	0x40021000
 80059e0:	40007000 	.word	0x40007000
 80059e4:	42420000 	.word	0x42420000

080059e8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ea:	6a02      	ldr	r2, [r0, #32]
{
 80059ec:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ee:	f022 0201 	bic.w	r2, r2, #1
 80059f2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059f6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059fa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80059fe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a00:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005a02:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005a06:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a08:	4d0a      	ldr	r5, [pc, #40]	; (8005a34 <TIM_OC1_SetConfig+0x4c>)
 8005a0a:	42a8      	cmp	r0, r5
 8005a0c:	d10b      	bne.n	8005a26 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a0e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a10:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005a14:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a16:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a1a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8005a1e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a20:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a24:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a26:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a28:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a2a:	684a      	ldr	r2, [r1, #4]
 8005a2c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a2e:	6203      	str	r3, [r0, #32]
}
 8005a30:	bd70      	pop	{r4, r5, r6, pc}
 8005a32:	bf00      	nop
 8005a34:	40012c00 	.word	0x40012c00

08005a38 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a38:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a3a:	6a02      	ldr	r2, [r0, #32]
{
 8005a3c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a42:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a46:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a4a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005a4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a50:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005a52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a5a:	4d0b      	ldr	r5, [pc, #44]	; (8005a88 <TIM_OC3_SetConfig+0x50>)
 8005a5c:	42a8      	cmp	r0, r5
 8005a5e:	d10d      	bne.n	8005a7c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a60:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a66:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a6a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a6e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8005a72:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a78:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a7e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a80:	684a      	ldr	r2, [r1, #4]
 8005a82:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a84:	6203      	str	r3, [r0, #32]
}
 8005a86:	bd70      	pop	{r4, r5, r6, pc}
 8005a88:	40012c00 	.word	0x40012c00

08005a8c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a8e:	6a02      	ldr	r2, [r0, #32]
{
 8005a90:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a96:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a98:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a9a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a9c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a9e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005aa2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005aa6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005aa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005aac:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab0:	4d06      	ldr	r5, [pc, #24]	; (8005acc <TIM_OC4_SetConfig+0x40>)
 8005ab2:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ab4:	bf02      	ittt	eq
 8005ab6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab8:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005abc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ac2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ac4:	684a      	ldr	r2, [r1, #4]
 8005ac6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac8:	6203      	str	r3, [r0, #32]
}
 8005aca:	bd30      	pop	{r4, r5, pc}
 8005acc:	40012c00 	.word	0x40012c00

08005ad0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005ad0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d120      	bne.n	8005b1a <HAL_TIM_Base_Start_IT+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad8:	2302      	movs	r3, #2
 8005ada:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ade:	6803      	ldr	r3, [r0, #0]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	f042 0201 	orr.w	r2, r2, #1
 8005ae6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ae8:	4a0d      	ldr	r2, [pc, #52]	; (8005b20 <HAL_TIM_Base_Start_IT+0x50>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d00a      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x34>
 8005aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af2:	d007      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x34>
 8005af4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d003      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x34>
 8005afc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d104      	bne.n	8005b0e <HAL_TIM_Base_Start_IT+0x3e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b0a:	2a06      	cmp	r2, #6
 8005b0c:	d003      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x46>
    __HAL_TIM_ENABLE(htim);
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	f042 0201 	orr.w	r2, r2, #1
 8005b14:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b16:	2000      	movs	r0, #0
}
 8005b18:	4770      	bx	lr
    return HAL_ERROR;
 8005b1a:	2001      	movs	r0, #1
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40012c00 	.word	0x40012c00

08005b24 <HAL_TIM_PWM_MspInit>:
 8005b24:	4770      	bx	lr

08005b26 <HAL_TIM_OC_DelayElapsedCallback>:
 8005b26:	4770      	bx	lr

08005b28 <HAL_TIM_IC_CaptureCallback>:
 8005b28:	4770      	bx	lr

08005b2a <HAL_TIM_PWM_PulseFinishedCallback>:
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIM_TriggerCallback>:
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8005b2e:	6803      	ldr	r3, [r0, #0]
{
 8005b30:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8005b32:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b34:	691e      	ldr	r6, [r3, #16]
{
 8005b36:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b38:	07b1      	lsls	r1, r6, #30
 8005b3a:	d50d      	bpl.n	8005b58 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b3c:	07aa      	lsls	r2, r5, #30
 8005b3e:	d50b      	bpl.n	8005b58 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b40:	f06f 0202 	mvn.w	r2, #2
 8005b44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b46:	2201      	movs	r2, #1
 8005b48:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	079b      	lsls	r3, r3, #30
 8005b4e:	d069      	beq.n	8005c24 <HAL_TIM_IRQHandler+0xf6>
          HAL_TIM_IC_CaptureCallback(htim);
 8005b50:	f7ff ffea 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b54:	2300      	movs	r3, #0
 8005b56:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b58:	0771      	lsls	r1, r6, #29
 8005b5a:	d510      	bpl.n	8005b7e <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b5c:	076a      	lsls	r2, r5, #29
 8005b5e:	d50e      	bpl.n	8005b7e <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b60:	f06f 0204 	mvn.w	r2, #4
 8005b64:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8005b66:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005b74:	d05c      	beq.n	8005c30 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8005b76:	f7ff ffd7 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b7e:	0733      	lsls	r3, r6, #28
 8005b80:	d50f      	bpl.n	8005ba2 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b82:	0728      	lsls	r0, r5, #28
 8005b84:	d50d      	bpl.n	8005ba2 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b86:	f06f 0208 	mvn.w	r2, #8
 8005b8a:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8005b8c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b90:	2204      	movs	r2, #4
 8005b92:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	0799      	lsls	r1, r3, #30
 8005b98:	d050      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9a:	f7ff ffc5 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ba2:	06f2      	lsls	r2, r6, #27
 8005ba4:	d510      	bpl.n	8005bc8 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ba6:	06eb      	lsls	r3, r5, #27
 8005ba8:	d50e      	bpl.n	8005bc8 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005baa:	f06f 0210 	mvn.w	r2, #16
 8005bae:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8005bb0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bb4:	2208      	movs	r2, #8
 8005bb6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bb8:	69db      	ldr	r3, [r3, #28]
 8005bba:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005bbe:	d043      	beq.n	8005c48 <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc0:	f7ff ffb2 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005bc8:	07f0      	lsls	r0, r6, #31
 8005bca:	d508      	bpl.n	8005bde <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bcc:	07e9      	lsls	r1, r5, #31
 8005bce:	d506      	bpl.n	8005bde <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bd0:	f06f 0201 	mvn.w	r2, #1
 8005bd4:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bd6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bda:	f7fb fceb 	bl	80015b4 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005bde:	0632      	lsls	r2, r6, #24
 8005be0:	d508      	bpl.n	8005bf4 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005be2:	062b      	lsls	r3, r5, #24
 8005be4:	d506      	bpl.n	8005bf4 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005be6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005bea:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 8005bec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005bee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005bf0:	f000 fa81 	bl	80060f6 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005bf4:	0670      	lsls	r0, r6, #25
 8005bf6:	d508      	bpl.n	8005c0a <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005bf8:	0669      	lsls	r1, r5, #25
 8005bfa:	d506      	bpl.n	8005c0a <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c00:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 8005c02:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c04:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005c06:	f7ff ff91 	bl	8005b2c <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c0a:	06b2      	lsls	r2, r6, #26
 8005c0c:	d522      	bpl.n	8005c54 <HAL_TIM_IRQHandler+0x126>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c0e:	06ab      	lsls	r3, r5, #26
 8005c10:	d520      	bpl.n	8005c54 <HAL_TIM_IRQHandler+0x126>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c12:	f06f 0220 	mvn.w	r2, #32
 8005c16:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 8005c18:	4620      	mov	r0, r4
}
 8005c1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c1e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005c20:	f000 ba68 	b.w	80060f4 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c24:	f7ff ff7f 	bl	8005b26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f7ff ff7e 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
 8005c2e:	e791      	b.n	8005b54 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c30:	f7ff ff79 	bl	8005b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c34:	4620      	mov	r0, r4
 8005c36:	f7ff ff78 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
 8005c3a:	e79e      	b.n	8005b7a <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3c:	f7ff ff73 	bl	8005b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c40:	4620      	mov	r0, r4
 8005c42:	f7ff ff72 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
 8005c46:	e7aa      	b.n	8005b9e <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c48:	f7ff ff6d 	bl	8005b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f7ff ff6c 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
 8005c52:	e7b7      	b.n	8005bc4 <HAL_TIM_IRQHandler+0x96>
}
 8005c54:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c58 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c58:	4a1e      	ldr	r2, [pc, #120]	; (8005cd4 <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 8005c5a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c5c:	4290      	cmp	r0, r2
 8005c5e:	d00a      	beq.n	8005c76 <TIM_Base_SetConfig+0x1e>
 8005c60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005c64:	d007      	beq.n	8005c76 <TIM_Base_SetConfig+0x1e>
 8005c66:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005c6a:	4290      	cmp	r0, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_Base_SetConfig+0x1e>
 8005c6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c72:	4290      	cmp	r0, r2
 8005c74:	d115      	bne.n	8005ca2 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8005c76:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c7c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c7e:	4a15      	ldr	r2, [pc, #84]	; (8005cd4 <TIM_Base_SetConfig+0x7c>)
 8005c80:	4290      	cmp	r0, r2
 8005c82:	d00a      	beq.n	8005c9a <TIM_Base_SetConfig+0x42>
 8005c84:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005c88:	d007      	beq.n	8005c9a <TIM_Base_SetConfig+0x42>
 8005c8a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005c8e:	4290      	cmp	r0, r2
 8005c90:	d003      	beq.n	8005c9a <TIM_Base_SetConfig+0x42>
 8005c92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c96:	4290      	cmp	r0, r2
 8005c98:	d103      	bne.n	8005ca2 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c9a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ca0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca2:	694a      	ldr	r2, [r1, #20]
 8005ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ca8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005caa:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cac:	688b      	ldr	r3, [r1, #8]
 8005cae:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005cb0:	680b      	ldr	r3, [r1, #0]
 8005cb2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cb4:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <TIM_Base_SetConfig+0x7c>)
 8005cb6:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb8:	bf04      	itt	eq
 8005cba:	690b      	ldreq	r3, [r1, #16]
 8005cbc:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cc2:	6903      	ldr	r3, [r0, #16]
 8005cc4:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cc6:	bf42      	ittt	mi
 8005cc8:	6903      	ldrmi	r3, [r0, #16]
 8005cca:	f023 0301 	bicmi.w	r3, r3, #1
 8005cce:	6103      	strmi	r3, [r0, #16]
}
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40012c00 	.word	0x40012c00

08005cd8 <HAL_TIM_Base_Init>:
{
 8005cd8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8005cda:	4604      	mov	r4, r0
 8005cdc:	b330      	cbz	r0, 8005d2c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005cde:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ce2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005ce6:	b91b      	cbnz	r3, 8005cf0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8005ce8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005cec:	f7fc fd44 	bl	8002778 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf8:	1d21      	adds	r1, r4, #4
 8005cfa:	f7ff ffad 	bl	8005c58 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cfe:	2301      	movs	r3, #1
  return HAL_OK;
 8005d00:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d02:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d06:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d0a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d0e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d1e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005d26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005d2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	e7fc      	b.n	8005d2a <HAL_TIM_Base_Init+0x52>

08005d30 <HAL_TIM_PWM_Init>:
{
 8005d30:	b510      	push	{r4, lr}
  if (htim == NULL)
 8005d32:	4604      	mov	r4, r0
 8005d34:	b330      	cbz	r0, 8005d84 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005d36:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005d3e:	b91b      	cbnz	r3, 8005d48 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8005d40:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005d44:	f7ff feee 	bl	8005b24 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d48:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d4a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005d4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d50:	1d21      	adds	r1, r4, #4
 8005d52:	f7ff ff81 	bl	8005c58 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d56:	2301      	movs	r3, #1
  return HAL_OK;
 8005d58:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d5a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d5e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d62:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d66:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d6a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005d7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005d82:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005d84:	2001      	movs	r0, #1
 8005d86:	e7fc      	b.n	8005d82 <HAL_TIM_PWM_Init+0x52>

08005d88 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8005d88:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d8a:	6a02      	ldr	r2, [r0, #32]
{
 8005d8c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d8e:	f022 0210 	bic.w	r2, r2, #16
 8005d92:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005d94:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005d96:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d98:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d9a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005da2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8005da4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005da8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dac:	4d0b      	ldr	r5, [pc, #44]	; (8005ddc <TIM_OC2_SetConfig+0x54>)
 8005dae:	42a8      	cmp	r0, r5
 8005db0:	d10d      	bne.n	8005dce <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005db2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005db4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005db8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005dbc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dc0:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8005dc4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dca:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8005dce:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005dd0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005dd2:	684a      	ldr	r2, [r1, #4]
 8005dd4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005dd6:	6203      	str	r3, [r0, #32]
}
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00

08005de0 <HAL_TIM_PWM_ConfigChannel>:
{
 8005de0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8005de2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8005de6:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d050      	beq.n	8005e8e <HAL_TIM_PWM_ConfigChannel+0xae>
 8005dec:	2301      	movs	r3, #1
  switch (Channel)
 8005dee:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8005df0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8005df4:	d03b      	beq.n	8005e6e <HAL_TIM_PWM_ConfigChannel+0x8e>
 8005df6:	d807      	bhi.n	8005e08 <HAL_TIM_PWM_ConfigChannel+0x28>
 8005df8:	b1c2      	cbz	r2, 8005e2c <HAL_TIM_PWM_ConfigChannel+0x4c>
 8005dfa:	2a04      	cmp	r2, #4
 8005dfc:	d027      	beq.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x6e>
 8005dfe:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8005e00:	2300      	movs	r3, #0
 8005e02:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8005e06:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8005e08:	2a0c      	cmp	r2, #12
 8005e0a:	d1f8      	bne.n	8005dfe <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e0c:	6800      	ldr	r0, [r0, #0]
 8005e0e:	f7ff fe3d 	bl	8005a8c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e12:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e14:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e1a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e1c:	69c3      	ldr	r3, [r0, #28]
 8005e1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e22:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e24:	69c3      	ldr	r3, [r0, #28]
 8005e26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e2a:	e02e      	b.n	8005e8a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e2c:	6800      	ldr	r0, [r0, #0]
 8005e2e:	f7ff fddb 	bl	80059e8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e32:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e34:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e36:	f043 0308 	orr.w	r3, r3, #8
 8005e3a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e3c:	6983      	ldr	r3, [r0, #24]
 8005e3e:	f023 0304 	bic.w	r3, r3, #4
 8005e42:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e44:	6983      	ldr	r3, [r0, #24]
 8005e46:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e48:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e4a:	2000      	movs	r0, #0
      break;
 8005e4c:	e7d8      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e4e:	6800      	ldr	r0, [r0, #0]
 8005e50:	f7ff ff9a 	bl	8005d88 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e54:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e56:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e5c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e5e:	6983      	ldr	r3, [r0, #24]
 8005e60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e64:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e66:	6983      	ldr	r3, [r0, #24]
 8005e68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e6c:	e7ec      	b.n	8005e48 <HAL_TIM_PWM_ConfigChannel+0x68>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e6e:	6800      	ldr	r0, [r0, #0]
 8005e70:	f7ff fde2 	bl	8005a38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e74:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e76:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e78:	f043 0308 	orr.w	r3, r3, #8
 8005e7c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e7e:	69c3      	ldr	r3, [r0, #28]
 8005e80:	f023 0304 	bic.w	r3, r3, #4
 8005e84:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e86:	69c3      	ldr	r3, [r0, #28]
 8005e88:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e8a:	61c3      	str	r3, [r0, #28]
 8005e8c:	e7dd      	b.n	8005e4a <HAL_TIM_PWM_ConfigChannel+0x6a>
  __HAL_LOCK(htim);
 8005e8e:	2002      	movs	r0, #2
 8005e90:	e7b9      	b.n	8005e06 <HAL_TIM_PWM_ConfigChannel+0x26>

08005e92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e92:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e94:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e96:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e98:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e9c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005ea0:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ea2:	6082      	str	r2, [r0, #8]
}
 8005ea4:	bd10      	pop	{r4, pc}

08005ea6 <HAL_TIM_ConfigClockSource>:
{
 8005ea6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005ea8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8005eac:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	f04f 0002 	mov.w	r0, #2
 8005eb4:	f000 808e 	beq.w	8005fd4 <HAL_TIM_ConfigClockSource+0x12e>
 8005eb8:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005eba:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005ebe:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8005ec0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8005ec4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005ece:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8005ed0:	680b      	ldr	r3, [r1, #0]
 8005ed2:	2b60      	cmp	r3, #96	; 0x60
 8005ed4:	d04f      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0xd0>
 8005ed6:	d832      	bhi.n	8005f3e <HAL_TIM_ConfigClockSource+0x98>
 8005ed8:	2b40      	cmp	r3, #64	; 0x40
 8005eda:	d064      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x100>
 8005edc:	d816      	bhi.n	8005f0c <HAL_TIM_ConfigClockSource+0x66>
 8005ede:	2b20      	cmp	r3, #32
 8005ee0:	d00d      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x58>
 8005ee2:	d80a      	bhi.n	8005efa <HAL_TIM_ConfigClockSource+0x54>
 8005ee4:	f033 0110 	bics.w	r1, r3, #16
 8005ee8:	d009      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8005efa:	2b30      	cmp	r3, #48	; 0x30
 8005efc:	d1f5      	bne.n	8005eea <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8005efe:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f04:	4313      	orrs	r3, r2
 8005f06:	f043 0307 	orr.w	r3, r3, #7
 8005f0a:	e028      	b.n	8005f5e <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8005f0c:	2b50      	cmp	r3, #80	; 0x50
 8005f0e:	d1ec      	bne.n	8005eea <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 8005f10:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005f12:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005f14:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f16:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f18:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f22:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8005f24:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f2a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005f2e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005f30:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8005f32:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f38:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8005f3c:	e00f      	b.n	8005f5e <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8005f3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f42:	d00d      	beq.n	8005f60 <HAL_TIM_ConfigClockSource+0xba>
 8005f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f48:	d00c      	beq.n	8005f64 <HAL_TIM_ConfigClockSource+0xbe>
 8005f4a:	2b70      	cmp	r3, #112	; 0x70
 8005f4c:	d1cd      	bne.n	8005eea <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8005f4e:	68cb      	ldr	r3, [r1, #12]
 8005f50:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8005f54:	f7ff ff9d 	bl	8005e92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f58:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 8005f5e:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f60:	2200      	movs	r2, #0
 8005f62:	e7c2      	b.n	8005eea <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8005f64:	68cb      	ldr	r3, [r1, #12]
 8005f66:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8005f6a:	f7ff ff92 	bl	8005e92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f6e:	6883      	ldr	r3, [r0, #8]
 8005f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f74:	e7f3      	b.n	8005f5e <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 8005f76:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f78:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8005f7a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f7c:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 8005f80:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f82:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f84:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f8a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f8e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f92:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005f96:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005f98:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8005f9a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fa0:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8005fa4:	e7db      	b.n	8005f5e <HAL_TIM_ConfigClockSource+0xb8>
                               sClockSourceConfig->ClockPolarity,
 8005fa6:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005fa8:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005faa:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fac:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fae:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb2:	f023 0301 	bic.w	r3, r3, #1
 8005fb6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb8:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8005fba:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fc0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005fc4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005fc6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8005fc8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fce:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8005fd2:	e7c4      	b.n	8005f5e <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	e78e      	b.n	8005ef6 <HAL_TIM_ConfigClockSource+0x50>

08005fd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fd8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fda:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fdc:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fde:	f001 011f 	and.w	r1, r1, #31
 8005fe2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8005fe4:	ea23 0304 	bic.w	r3, r3, r4
 8005fe8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fea:	6a03      	ldr	r3, [r0, #32]
 8005fec:	408a      	lsls	r2, r1
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	6202      	str	r2, [r0, #32]
}
 8005ff2:	bd10      	pop	{r4, pc}

08005ff4 <HAL_TIM_OC_Start>:
{
 8005ff4:	b508      	push	{r3, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ff6:	b929      	cbnz	r1, 8006004 <HAL_TIM_OC_Start+0x10>
 8005ff8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d021      	beq.n	8006044 <HAL_TIM_OC_Start+0x50>
    return HAL_ERROR;
 8006000:	2001      	movs	r0, #1
}
 8006002:	bd08      	pop	{r3, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006004:	2904      	cmp	r1, #4
 8006006:	d107      	bne.n	8006018 <HAL_TIM_OC_Start+0x24>
 8006008:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800600c:	2b01      	cmp	r3, #1
 800600e:	d1f7      	bne.n	8006000 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006010:	2302      	movs	r3, #2
 8006012:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8006016:	e018      	b.n	800604a <HAL_TIM_OC_Start+0x56>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006018:	2908      	cmp	r1, #8
 800601a:	d107      	bne.n	800602c <HAL_TIM_OC_Start+0x38>
 800601c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006020:	2b01      	cmp	r3, #1
 8006022:	d1ed      	bne.n	8006000 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006024:	2302      	movs	r3, #2
 8006026:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800602a:	e00e      	b.n	800604a <HAL_TIM_OC_Start+0x56>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800602c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006030:	2b01      	cmp	r3, #1
 8006032:	d1e5      	bne.n	8006000 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006034:	2904      	cmp	r1, #4
 8006036:	d0eb      	beq.n	8006010 <HAL_TIM_OC_Start+0x1c>
 8006038:	2908      	cmp	r1, #8
 800603a:	d0f3      	beq.n	8006024 <HAL_TIM_OC_Start+0x30>
 800603c:	2302      	movs	r3, #2
 800603e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8006042:	e002      	b.n	800604a <HAL_TIM_OC_Start+0x56>
 8006044:	2302      	movs	r3, #2
 8006046:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800604a:	6800      	ldr	r0, [r0, #0]
 800604c:	2201      	movs	r2, #1
 800604e:	f7ff ffc3 	bl	8005fd8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006052:	4b0e      	ldr	r3, [pc, #56]	; (800608c <HAL_TIM_OC_Start+0x98>)
 8006054:	4298      	cmp	r0, r3
 8006056:	d10a      	bne.n	800606e <HAL_TIM_OC_Start+0x7a>
    __HAL_TIM_MOE_ENABLE(htim);
 8006058:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800605a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800605e:	6443      	str	r3, [r0, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006060:	6883      	ldr	r3, [r0, #8]
 8006062:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006066:	2b06      	cmp	r3, #6
 8006068:	d10b      	bne.n	8006082 <HAL_TIM_OC_Start+0x8e>
  return HAL_OK;
 800606a:	2000      	movs	r0, #0
 800606c:	e7c9      	b.n	8006002 <HAL_TIM_OC_Start+0xe>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800606e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006072:	d0f5      	beq.n	8006060 <HAL_TIM_OC_Start+0x6c>
 8006074:	4b06      	ldr	r3, [pc, #24]	; (8006090 <HAL_TIM_OC_Start+0x9c>)
 8006076:	4298      	cmp	r0, r3
 8006078:	d0f2      	beq.n	8006060 <HAL_TIM_OC_Start+0x6c>
 800607a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800607e:	4298      	cmp	r0, r3
 8006080:	d0ee      	beq.n	8006060 <HAL_TIM_OC_Start+0x6c>
    __HAL_TIM_ENABLE(htim);
 8006082:	6803      	ldr	r3, [r0, #0]
 8006084:	f043 0301 	orr.w	r3, r3, #1
 8006088:	6003      	str	r3, [r0, #0]
 800608a:	e7ee      	b.n	800606a <HAL_TIM_OC_Start+0x76>
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40000400 	.word	0x40000400

08006094 <HAL_TIM_PWM_Start>:
 8006094:	f7ff bfae 	b.w	8005ff4 <HAL_TIM_OC_Start>

08006098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006098:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800609a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800609e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	f04f 0002 	mov.w	r0, #2
 80060a6:	d022      	beq.n	80060ee <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060a8:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80060aa:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80060ae:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060b0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80060b2:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060b6:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 80060b8:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060ba:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060bc:	4c0c      	ldr	r4, [pc, #48]	; (80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80060be:	42a3      	cmp	r3, r4
 80060c0:	d00a      	beq.n	80060d8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80060c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c6:	d007      	beq.n	80060d8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80060c8:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80060cc:	42a3      	cmp	r3, r4
 80060ce:	d003      	beq.n	80060d8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80060d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	d104      	bne.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060da:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060de:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e0:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80060e4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80060e6:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80060ea:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c

  return HAL_OK;
}
 80060ee:	bd30      	pop	{r4, r5, pc}
 80060f0:	40012c00 	.word	0x40012c00

080060f4 <HAL_TIMEx_CommutCallback>:
 80060f4:	4770      	bx	lr

080060f6 <HAL_TIMEx_BreakCallback>:
 80060f6:	4770      	bx	lr

080060f8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f8:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	f102 030c 	add.w	r3, r2, #12
 80060fe:	e853 3f00 	ldrex	r3, [r3]
 8006102:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006106:	320c      	adds	r2, #12
 8006108:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800610c:	6802      	ldr	r2, [r0, #0]
 800610e:	2900      	cmp	r1, #0
 8006110:	d1f2      	bne.n	80060f8 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006112:	f102 0314 	add.w	r3, r2, #20
 8006116:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611e:	f102 0c14 	add.w	ip, r2, #20
 8006122:	e84c 3100 	strex	r1, r3, [ip]
 8006126:	2900      	cmp	r1, #0
 8006128:	d1f3      	bne.n	8006112 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800612a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800612c:	2b01      	cmp	r3, #1
 800612e:	d10b      	bne.n	8006148 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006130:	f102 030c 	add.w	r3, r2, #12
 8006134:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006138:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613c:	f102 0c0c 	add.w	ip, r2, #12
 8006140:	e84c 3100 	strex	r1, r3, [ip]
 8006144:	2900      	cmp	r1, #0
 8006146:	d1f3      	bne.n	8006130 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006148:	2320      	movs	r3, #32
 800614a:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800614e:	2300      	movs	r3, #0
 8006150:	6303      	str	r3, [r0, #48]	; 0x30
}
 8006152:	4770      	bx	lr

08006154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006154:	b510      	push	{r4, lr}
 8006156:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006158:	6803      	ldr	r3, [r0, #0]
 800615a:	68c1      	ldr	r1, [r0, #12]
 800615c:	691a      	ldr	r2, [r3, #16]
 800615e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006162:	430a      	orrs	r2, r1
 8006164:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006166:	6882      	ldr	r2, [r0, #8]
 8006168:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800616a:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800616c:	4302      	orrs	r2, r0
 800616e:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8006170:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8006174:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006178:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800617a:	430a      	orrs	r2, r1
 800617c:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800617e:	695a      	ldr	r2, [r3, #20]
 8006180:	69a1      	ldr	r1, [r4, #24]
 8006182:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006186:	430a      	orrs	r2, r1
 8006188:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800618a:	4a0e      	ldr	r2, [pc, #56]	; (80061c4 <UART_SetConfig+0x70>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d115      	bne.n	80061bc <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006190:	f7ff fba0 	bl	80058d4 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006194:	2319      	movs	r3, #25
 8006196:	4343      	muls	r3, r0
 8006198:	6862      	ldr	r2, [r4, #4]
 800619a:	6820      	ldr	r0, [r4, #0]
 800619c:	0092      	lsls	r2, r2, #2
 800619e:	fbb3 f3f2 	udiv	r3, r3, r2
 80061a2:	2264      	movs	r2, #100	; 0x64
 80061a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80061a8:	fb02 3311 	mls	r3, r2, r1, r3
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	3332      	adds	r3, #50	; 0x32
 80061b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80061b4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80061b8:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 80061ba:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80061bc:	f7ff fb7a 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 80061c0:	e7e8      	b.n	8006194 <UART_SetConfig+0x40>
 80061c2:	bf00      	nop
 80061c4:	40013800 	.word	0x40013800

080061c8 <HAL_UART_Init>:
{
 80061c8:	b510      	push	{r4, lr}
  if (huart == NULL)
 80061ca:	4604      	mov	r4, r0
 80061cc:	b348      	cbz	r0, 8006222 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 80061ce:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80061d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80061d6:	b91b      	cbnz	r3, 80061e0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80061d8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 80061dc:	f7fc fd70 	bl	8002cc0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80061e0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80061e2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80061e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 80061e8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80061ea:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80061ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061f0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80061f2:	f7ff ffaf 	bl	8006154 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061f6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061f8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061fa:	691a      	ldr	r2, [r3, #16]
 80061fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006200:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006202:	695a      	ldr	r2, [r3, #20]
 8006204:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006208:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800620a:	68da      	ldr	r2, [r3, #12]
 800620c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006210:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006212:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006214:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006216:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800621a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800621e:	6360      	str	r0, [r4, #52]	; 0x34
}
 8006220:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006222:	2001      	movs	r0, #1
 8006224:	e7fc      	b.n	8006220 <HAL_UART_Init+0x58>
	...

08006228 <HAL_UART_Transmit_DMA>:
{
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4604      	mov	r4, r0
 800622c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800622e:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8006232:	2a20      	cmp	r2, #32
 8006234:	d127      	bne.n	8006286 <HAL_UART_Transmit_DMA+0x5e>
    if ((pData == NULL) || (Size == 0U))
 8006236:	b341      	cbz	r1, 800628a <HAL_UART_Transmit_DMA+0x62>
 8006238:	b33b      	cbz	r3, 800628a <HAL_UART_Transmit_DMA+0x62>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800623a:	2200      	movs	r2, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800623c:	2021      	movs	r0, #33	; 0x21
    huart->TxXferCount = Size;
 800623e:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006240:	4d13      	ldr	r5, [pc, #76]	; (8006290 <HAL_UART_Transmit_DMA+0x68>)
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006242:	6462      	str	r2, [r4, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006244:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006248:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    huart->TxXferSize = Size;
 800624a:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 800624c:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800624e:	6285      	str	r5, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006250:	4d10      	ldr	r5, [pc, #64]	; (8006294 <HAL_UART_Transmit_DMA+0x6c>)
 8006252:	62c5      	str	r5, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006254:	4d10      	ldr	r5, [pc, #64]	; (8006298 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8006256:	e9c0 520c 	strd	r5, r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	3204      	adds	r2, #4
 800625e:	f7fd fa7b 	bl	8003758 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006262:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	601a      	str	r2, [r3, #0]
 800626a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626c:	f102 0314 	add.w	r3, r2, #20
 8006270:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006278:	f102 0114 	add.w	r1, r2, #20
 800627c:	e841 3000 	strex	r0, r3, [r1]
 8006280:	2800      	cmp	r0, #0
 8006282:	d1f3      	bne.n	800626c <HAL_UART_Transmit_DMA+0x44>
}
 8006284:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8006286:	2002      	movs	r0, #2
 8006288:	e7fc      	b.n	8006284 <HAL_UART_Transmit_DMA+0x5c>
      return HAL_ERROR;
 800628a:	2001      	movs	r0, #1
 800628c:	e7fa      	b.n	8006284 <HAL_UART_Transmit_DMA+0x5c>
 800628e:	bf00      	nop
 8006290:	0800629d 	.word	0x0800629d
 8006294:	080062eb 	.word	0x080062eb
 8006298:	080062fb 	.word	0x080062fb

0800629c <UART_DMATransmitCplt>:
{
 800629c:	b508      	push	{r3, lr}
 800629e:	4603      	mov	r3, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80062a0:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062a2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f013 0320 	ands.w	r3, r3, #32
 80062aa:	d11a      	bne.n	80062e2 <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 80062ac:	84c3      	strh	r3, [r0, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80062ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b0:	f102 0314 	add.w	r3, r2, #20
 80062b4:	e853 3f00 	ldrex	r3, [r3]
 80062b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062bc:	3214      	adds	r2, #20
 80062be:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80062c2:	6802      	ldr	r2, [r0, #0]
 80062c4:	2900      	cmp	r1, #0
 80062c6:	d1f2      	bne.n	80062ae <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c8:	f102 030c 	add.w	r3, r2, #12
 80062cc:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	f102 000c 	add.w	r0, r2, #12
 80062d8:	e840 3100 	strex	r1, r3, [r0]
 80062dc:	2900      	cmp	r1, #0
 80062de:	d1f3      	bne.n	80062c8 <UART_DMATransmitCplt+0x2c>
}
 80062e0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80062e2:	f7fc fbd7 	bl	8002a94 <HAL_UART_TxCpltCallback>
}
 80062e6:	e7fb      	b.n	80062e0 <UART_DMATransmitCplt+0x44>

080062e8 <HAL_UART_TxHalfCpltCallback>:
 80062e8:	4770      	bx	lr

080062ea <UART_DMATxHalfCplt>:
{
 80062ea:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80062ec:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80062ee:	f7ff fffb 	bl	80062e8 <HAL_UART_TxHalfCpltCallback>
}
 80062f2:	bd08      	pop	{r3, pc}

080062f4 <HAL_UART_RxCpltCallback>:
 80062f4:	4770      	bx	lr

080062f6 <HAL_UART_RxHalfCpltCallback>:
 80062f6:	4770      	bx	lr

080062f8 <HAL_UART_ErrorCallback>:
 80062f8:	4770      	bx	lr

080062fa <UART_DMAError>:
{
 80062fa:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062fc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80062fe:	6803      	ldr	r3, [r0, #0]
 8006300:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006302:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8006306:	2921      	cmp	r1, #33	; 0x21
 8006308:	d112      	bne.n	8006330 <UART_DMAError+0x36>
 800630a:	0612      	lsls	r2, r2, #24
 800630c:	d510      	bpl.n	8006330 <UART_DMAError+0x36>
    huart->TxXferCount = 0x00U;
 800630e:	2200      	movs	r2, #0
 8006310:	84c2      	strh	r2, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006312:	f103 020c 	add.w	r2, r3, #12
 8006316:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800631a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631e:	f103 0c0c 	add.w	ip, r3, #12
 8006322:	e84c 2100 	strex	r1, r2, [ip]
 8006326:	2900      	cmp	r1, #0
 8006328:	d1f3      	bne.n	8006312 <UART_DMAError+0x18>
  huart->gState = HAL_UART_STATE_READY;
 800632a:	2220      	movs	r2, #32
 800632c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006330:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006332:	f890 2042 	ldrb.w	r2, [r0, #66]	; 0x42
 8006336:	2a22      	cmp	r2, #34	; 0x22
 8006338:	d105      	bne.n	8006346 <UART_DMAError+0x4c>
 800633a:	065b      	lsls	r3, r3, #25
 800633c:	d503      	bpl.n	8006346 <UART_DMAError+0x4c>
    huart->RxXferCount = 0x00U;
 800633e:	2300      	movs	r3, #0
 8006340:	85c3      	strh	r3, [r0, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006342:	f7ff fed9 	bl	80060f8 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006346:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006348:	f043 0310 	orr.w	r3, r3, #16
 800634c:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_UART_ErrorCallback(huart);
 800634e:	f7ff ffd3 	bl	80062f8 <HAL_UART_ErrorCallback>
}
 8006352:	bd08      	pop	{r3, pc}

08006354 <UART_DMAAbortOnError>:
{
 8006354:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8006356:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006358:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800635a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800635c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800635e:	f7ff ffcb 	bl	80062f8 <HAL_UART_ErrorCallback>
}
 8006362:	bd08      	pop	{r3, pc}

08006364 <UART_DMARxHalfCplt>:
{
 8006364:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006366:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006368:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800636a:	6343      	str	r3, [r0, #52]	; 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800636e:	2b01      	cmp	r3, #1
 8006370:	d104      	bne.n	800637c <UART_DMARxHalfCplt+0x18>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006372:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8006374:	0849      	lsrs	r1, r1, #1
 8006376:	f7fc fb7f 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
}
 800637a:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800637c:	f7ff ffbb 	bl	80062f6 <HAL_UART_RxHalfCpltCallback>
}
 8006380:	e7fb      	b.n	800637a <UART_DMARxHalfCplt+0x16>

08006382 <UART_DMAReceiveCplt>:
{
 8006382:	b508      	push	{r3, lr}
 8006384:	4603      	mov	r3, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006386:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006388:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f013 0320 	ands.w	r3, r3, #32
 8006390:	d137      	bne.n	8006402 <UART_DMAReceiveCplt+0x80>
    huart->RxXferCount = 0U;
 8006392:	85c3      	strh	r3, [r0, #46]	; 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006394:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006396:	f102 030c 	add.w	r3, r2, #12
 800639a:	e853 3f00 	ldrex	r3, [r3]
 800639e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a2:	320c      	adds	r2, #12
 80063a4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80063a8:	6803      	ldr	r3, [r0, #0]
 80063aa:	2900      	cmp	r1, #0
 80063ac:	d1f2      	bne.n	8006394 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ae:	f103 0214 	add.w	r2, r3, #20
 80063b2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ba:	f103 0c14 	add.w	ip, r3, #20
 80063be:	e84c 2100 	strex	r1, r2, [ip]
 80063c2:	2900      	cmp	r1, #0
 80063c4:	d1f3      	bne.n	80063ae <UART_DMAReceiveCplt+0x2c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	f103 0214 	add.w	r2, r3, #20
 80063ca:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	f103 0c14 	add.w	ip, r3, #20
 80063d6:	e84c 2100 	strex	r1, r2, [ip]
 80063da:	2900      	cmp	r1, #0
 80063dc:	d1f3      	bne.n	80063c6 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 80063de:	2220      	movs	r2, #32
 80063e0:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80063e6:	2a01      	cmp	r2, #1
 80063e8:	d10b      	bne.n	8006402 <UART_DMAReceiveCplt+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ea:	f103 020c 	add.w	r2, r3, #12
 80063ee:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	f103 0c0c 	add.w	ip, r3, #12
 80063fa:	e84c 2100 	strex	r1, r2, [ip]
 80063fe:	2900      	cmp	r1, #0
 8006400:	d1f3      	bne.n	80063ea <UART_DMAReceiveCplt+0x68>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006402:	2300      	movs	r3, #0
 8006404:	6343      	str	r3, [r0, #52]	; 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006406:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006408:	2b01      	cmp	r3, #1
 800640a:	d103      	bne.n	8006414 <UART_DMAReceiveCplt+0x92>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800640c:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 800640e:	f7fc fb33 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
}
 8006412:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8006414:	f7ff ff6e 	bl	80062f4 <HAL_UART_RxCpltCallback>
}
 8006418:	e7fb      	b.n	8006412 <UART_DMAReceiveCplt+0x90>

0800641a <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800641a:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800641e:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006420:	2b22      	cmp	r3, #34	; 0x22
 8006422:	d142      	bne.n	80064aa <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006424:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006426:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006428:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800642c:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642e:	d13f      	bne.n	80064b0 <UART_Receive_IT.isra.0+0x96>
 8006430:	6901      	ldr	r1, [r0, #16]
 8006432:	2900      	cmp	r1, #0
 8006434:	d13f      	bne.n	80064b6 <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006436:	6852      	ldr	r2, [r2, #4]
 8006438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800643c:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8006440:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8006442:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8006444:	3b01      	subs	r3, #1
 8006446:	b29b      	uxth	r3, r3
 8006448:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800644a:	2b00      	cmp	r3, #0
 800644c:	d12d      	bne.n	80064aa <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800644e:	6802      	ldr	r2, [r0, #0]
 8006450:	68d1      	ldr	r1, [r2, #12]
 8006452:	f021 0120 	bic.w	r1, r1, #32
 8006456:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006458:	68d1      	ldr	r1, [r2, #12]
 800645a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800645e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006460:	6951      	ldr	r1, [r2, #20]
 8006462:	f021 0101 	bic.w	r1, r1, #1
 8006466:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006468:	2220      	movs	r2, #32
 800646a:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800646e:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006470:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006472:	2a01      	cmp	r2, #1
 8006474:	6802      	ldr	r2, [r0, #0]
 8006476:	d128      	bne.n	80064ca <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006478:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647a:	f102 030c 	add.w	r3, r2, #12
 800647e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006482:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	f102 0c0c 	add.w	ip, r2, #12
 800648a:	e84c 3100 	strex	r1, r3, [ip]
 800648e:	2900      	cmp	r1, #0
 8006490:	d1f3      	bne.n	800647a <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006492:	6813      	ldr	r3, [r2, #0]
 8006494:	06db      	lsls	r3, r3, #27
 8006496:	d505      	bpl.n	80064a4 <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006498:	9101      	str	r1, [sp, #4]
 800649a:	6813      	ldr	r3, [r2, #0]
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	6853      	ldr	r3, [r2, #4]
 80064a0:	9301      	str	r3, [sp, #4]
 80064a2:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064a4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80064a6:	f7fc fae7 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
}
 80064aa:	b003      	add	sp, #12
 80064ac:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064b0:	b939      	cbnz	r1, 80064c2 <UART_Receive_IT.isra.0+0xa8>
 80064b2:	6901      	ldr	r1, [r0, #16]
 80064b4:	b929      	cbnz	r1, 80064c2 <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80064b6:	6852      	ldr	r2, [r2, #4]
 80064b8:	b2d2      	uxtb	r2, r2
 80064ba:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 80064bc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80064be:	3301      	adds	r3, #1
 80064c0:	e7be      	b.n	8006440 <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80064c2:	6852      	ldr	r2, [r2, #4]
 80064c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80064c8:	e7f7      	b.n	80064ba <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 80064ca:	f7ff ff13 	bl	80062f4 <HAL_UART_RxCpltCallback>
 80064ce:	e7ec      	b.n	80064aa <UART_Receive_IT.isra.0+0x90>

080064d0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064d0:	6803      	ldr	r3, [r0, #0]
{
 80064d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064d4:	681a      	ldr	r2, [r3, #0]
{
 80064d6:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80064d8:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064da:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064dc:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80064de:	d108      	bne.n	80064f2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064e0:	0696      	lsls	r6, r2, #26
 80064e2:	d568      	bpl.n	80065b6 <HAL_UART_IRQHandler+0xe6>
 80064e4:	068d      	lsls	r5, r1, #26
 80064e6:	d566      	bpl.n	80065b6 <HAL_UART_IRQHandler+0xe6>
}
 80064e8:	b002      	add	sp, #8
 80064ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80064ee:	f7ff bf94 	b.w	800641a <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064f2:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064f6:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80064fa:	4305      	orrs	r5, r0
 80064fc:	d05b      	beq.n	80065b6 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064fe:	07d6      	lsls	r6, r2, #31
 8006500:	d505      	bpl.n	800650e <HAL_UART_IRQHandler+0x3e>
 8006502:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006504:	bf42      	ittt	mi
 8006506:	6c63      	ldrmi	r3, [r4, #68]	; 0x44
 8006508:	f043 0301 	orrmi.w	r3, r3, #1
 800650c:	6463      	strmi	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800650e:	0753      	lsls	r3, r2, #29
 8006510:	d504      	bpl.n	800651c <HAL_UART_IRQHandler+0x4c>
 8006512:	b118      	cbz	r0, 800651c <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006514:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006516:	f043 0302 	orr.w	r3, r3, #2
 800651a:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800651c:	0796      	lsls	r6, r2, #30
 800651e:	d504      	bpl.n	800652a <HAL_UART_IRQHandler+0x5a>
 8006520:	b118      	cbz	r0, 800652a <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006522:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006524:	f043 0304 	orr.w	r3, r3, #4
 8006528:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800652a:	0715      	lsls	r5, r2, #28
 800652c:	d507      	bpl.n	800653e <HAL_UART_IRQHandler+0x6e>
 800652e:	f001 0320 	and.w	r3, r1, #32
 8006532:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006534:	bf1e      	ittt	ne
 8006536:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 8006538:	f043 0308 	orrne.w	r3, r3, #8
 800653c:	6463      	strne	r3, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800653e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006540:	2b00      	cmp	r3, #0
 8006542:	d032      	beq.n	80065aa <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006544:	0692      	lsls	r2, r2, #26
 8006546:	d504      	bpl.n	8006552 <HAL_UART_IRQHandler+0x82>
 8006548:	068b      	lsls	r3, r1, #26
 800654a:	d502      	bpl.n	8006552 <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 800654c:	4620      	mov	r0, r4
 800654e:	f7ff ff64 	bl	800641a <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006552:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 8006554:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006556:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006558:	6c62      	ldr	r2, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800655a:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800655e:	f002 0208 	and.w	r2, r2, #8
 8006562:	ea53 0502 	orrs.w	r5, r3, r2
 8006566:	d022      	beq.n	80065ae <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8006568:	f7ff fdc6 	bl	80060f8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800656c:	6973      	ldr	r3, [r6, #20]
 800656e:	065e      	lsls	r6, r3, #25
 8006570:	d518      	bpl.n	80065a4 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006572:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006574:	f102 0314 	add.w	r3, r2, #20
 8006578:	e853 3f00 	ldrex	r3, [r3]
 800657c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	3214      	adds	r2, #20
 8006582:	e842 3100 	strex	r1, r3, [r2]
 8006586:	2900      	cmp	r1, #0
 8006588:	d1f3      	bne.n	8006572 <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 800658a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800658c:	b150      	cbz	r0, 80065a4 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800658e:	4b74      	ldr	r3, [pc, #464]	; (8006760 <HAL_UART_IRQHandler+0x290>)
 8006590:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006592:	f7fd f93f 	bl	8003814 <HAL_DMA_Abort_IT>
 8006596:	b140      	cbz	r0, 80065aa <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006598:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800659a:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 800659c:	b002      	add	sp, #8
 800659e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065a2:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80065a4:	4620      	mov	r0, r4
 80065a6:	f7ff fea7 	bl	80062f8 <HAL_UART_ErrorCallback>
}
 80065aa:	b002      	add	sp, #8
 80065ac:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80065ae:	f7ff fea3 	bl	80062f8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b2:	6465      	str	r5, [r4, #68]	; 0x44
 80065b4:	e7f9      	b.n	80065aa <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065b6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80065b8:	2801      	cmp	r0, #1
 80065ba:	f040 8094 	bne.w	80066e6 <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065be:	06d5      	lsls	r5, r2, #27
 80065c0:	f140 8091 	bpl.w	80066e6 <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80065c4:	06c8      	lsls	r0, r1, #27
 80065c6:	f140 808e 	bpl.w	80066e6 <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065ca:	2200      	movs	r2, #0
 80065cc:	9201      	str	r2, [sp, #4]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	9201      	str	r2, [sp, #4]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	9201      	str	r2, [sp, #4]
 80065d6:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d8:	695a      	ldr	r2, [r3, #20]
 80065da:	0652      	lsls	r2, r2, #25
 80065dc:	d54d      	bpl.n	800667a <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065de:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80065e0:	680a      	ldr	r2, [r1, #0]
 80065e2:	6852      	ldr	r2, [r2, #4]
 80065e4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80065e6:	2a00      	cmp	r2, #0
 80065e8:	d0df      	beq.n	80065aa <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065ea:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80065ec:	4290      	cmp	r0, r2
 80065ee:	d9dc      	bls.n	80065aa <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80065f0:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065f2:	698a      	ldr	r2, [r1, #24]
 80065f4:	2a20      	cmp	r2, #32
 80065f6:	d036      	beq.n	8006666 <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f8:	f103 020c 	add.w	r2, r3, #12
 80065fc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006600:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006604:	f103 000c 	add.w	r0, r3, #12
 8006608:	e840 2100 	strex	r1, r2, [r0]
 800660c:	2900      	cmp	r1, #0
 800660e:	d1f3      	bne.n	80065f8 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006610:	f103 0214 	add.w	r2, r3, #20
 8006614:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006618:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661c:	f103 0014 	add.w	r0, r3, #20
 8006620:	e840 2100 	strex	r1, r2, [r0]
 8006624:	2900      	cmp	r1, #0
 8006626:	d1f3      	bne.n	8006610 <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006628:	f103 0214 	add.w	r2, r3, #20
 800662c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	f103 0014 	add.w	r0, r3, #20
 8006638:	e840 2100 	strex	r1, r2, [r0]
 800663c:	2900      	cmp	r1, #0
 800663e:	d1f3      	bne.n	8006628 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 8006640:	2220      	movs	r2, #32
 8006642:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006646:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006648:	f103 020c 	add.w	r2, r3, #12
 800664c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006650:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006654:	f103 000c 	add.w	r0, r3, #12
 8006658:	e840 2100 	strex	r1, r2, [r0]
 800665c:	2900      	cmp	r1, #0
 800665e:	d1f3      	bne.n	8006648 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006660:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006662:	f7fd f8b8 	bl	80037d6 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006666:	2302      	movs	r3, #2
 8006668:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800666a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 800666c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800666e:	1ac9      	subs	r1, r1, r3
 8006670:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006672:	4620      	mov	r0, r4
 8006674:	f7fc fa00 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
 8006678:	e797      	b.n	80065aa <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800667a:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 800667c:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800667e:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
      if ((huart->RxXferCount > 0U)
 8006680:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006682:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8006684:	2800      	cmp	r0, #0
 8006686:	d090      	beq.n	80065aa <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006688:	1a89      	subs	r1, r1, r2
 800668a:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800668c:	2900      	cmp	r1, #0
 800668e:	d08c      	beq.n	80065aa <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	f103 020c 	add.w	r2, r3, #12
 8006694:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006698:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	f103 050c 	add.w	r5, r3, #12
 80066a0:	e845 2000 	strex	r0, r2, [r5]
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d1f3      	bne.n	8006690 <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	f103 0214 	add.w	r2, r3, #20
 80066ac:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b4:	f103 0514 	add.w	r5, r3, #20
 80066b8:	e845 2000 	strex	r0, r2, [r5]
 80066bc:	2800      	cmp	r0, #0
 80066be:	d1f3      	bne.n	80066a8 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 80066c0:	2220      	movs	r2, #32
 80066c2:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c8:	f103 020c 	add.w	r2, r3, #12
 80066cc:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	f103 050c 	add.w	r5, r3, #12
 80066d8:	e845 2000 	strex	r0, r2, [r5]
 80066dc:	2800      	cmp	r0, #0
 80066de:	d1f3      	bne.n	80066c8 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066e0:	2302      	movs	r3, #2
 80066e2:	6363      	str	r3, [r4, #52]	; 0x34
 80066e4:	e7c5      	b.n	8006672 <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066e6:	0616      	lsls	r6, r2, #24
 80066e8:	d528      	bpl.n	800673c <HAL_UART_IRQHandler+0x26c>
 80066ea:	060d      	lsls	r5, r1, #24
 80066ec:	d526      	bpl.n	800673c <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066ee:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80066f2:	2a21      	cmp	r2, #33	; 0x21
 80066f4:	f47f af59 	bne.w	80065aa <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066f8:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066fa:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066fc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8006700:	d117      	bne.n	8006732 <HAL_UART_IRQHandler+0x262>
 8006702:	6921      	ldr	r1, [r4, #16]
 8006704:	b9a9      	cbnz	r1, 8006732 <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006706:	f832 1b02 	ldrh.w	r1, [r2], #2
 800670a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800670e:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006710:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8006712:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8006714:	3a01      	subs	r2, #1
 8006716:	b292      	uxth	r2, r2
 8006718:	84e2      	strh	r2, [r4, #38]	; 0x26
 800671a:	2a00      	cmp	r2, #0
 800671c:	f47f af45 	bne.w	80065aa <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006726:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800672e:	60da      	str	r2, [r3, #12]
 8006730:	e73b      	b.n	80065aa <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006732:	1c51      	adds	r1, r2, #1
 8006734:	6221      	str	r1, [r4, #32]
 8006736:	7812      	ldrb	r2, [r2, #0]
 8006738:	605a      	str	r2, [r3, #4]
 800673a:	e7ea      	b.n	8006712 <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800673c:	0650      	lsls	r0, r2, #25
 800673e:	f57f af34 	bpl.w	80065aa <HAL_UART_IRQHandler+0xda>
 8006742:	064a      	lsls	r2, r1, #25
 8006744:	f57f af31 	bpl.w	80065aa <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006748:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800674a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800674c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006750:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006752:	2320      	movs	r3, #32
 8006754:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 8006758:	f7fc f99c 	bl	8002a94 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 800675c:	e725      	b.n	80065aa <HAL_UART_IRQHandler+0xda>
 800675e:	bf00      	nop
 8006760:	08006355 	.word	0x08006355

08006764 <UART_Start_Receive_DMA>:
{
 8006764:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006766:	4613      	mov	r3, r2
  huart->RxXferSize = Size;
 8006768:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676a:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800676c:	2222      	movs	r2, #34	; 0x22
{
 800676e:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8006770:	6281      	str	r1, [r0, #40]	; 0x28
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006772:	6445      	str	r5, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006774:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006778:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800677a:	4a1d      	ldr	r2, [pc, #116]	; (80067f0 <UART_Start_Receive_DMA+0x8c>)
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800677c:	6826      	ldr	r6, [r4, #0]
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800677e:	6282      	str	r2, [r0, #40]	; 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006780:	4a1c      	ldr	r2, [pc, #112]	; (80067f4 <UART_Start_Receive_DMA+0x90>)
 8006782:	62c2      	str	r2, [r0, #44]	; 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006784:	4a1c      	ldr	r2, [pc, #112]	; (80067f8 <UART_Start_Receive_DMA+0x94>)
  huart->hdmarx->XferAbortCallback = NULL;
 8006786:	e9c0 250c 	strd	r2, r5, [r0, #48]	; 0x30
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800678a:	460a      	mov	r2, r1
 800678c:	1d31      	adds	r1, r6, #4
 800678e:	f7fc ffe3 	bl	8003758 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	9501      	str	r5, [sp, #4]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	9201      	str	r2, [sp, #4]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	9201      	str	r2, [sp, #4]
 800679e:	9a01      	ldr	r2, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80067a0:	6922      	ldr	r2, [r4, #16]
 80067a2:	b15a      	cbz	r2, 80067bc <UART_Start_Receive_DMA+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a4:	f103 020c 	add.w	r2, r3, #12
 80067a8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	f103 000c 	add.w	r0, r3, #12
 80067b4:	e840 2100 	strex	r1, r2, [r0]
 80067b8:	2900      	cmp	r1, #0
 80067ba:	d1f3      	bne.n	80067a4 <UART_Start_Receive_DMA+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	f103 0214 	add.w	r2, r3, #20
 80067c0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c4:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c8:	f103 0014 	add.w	r0, r3, #20
 80067cc:	e840 2100 	strex	r1, r2, [r0]
 80067d0:	2900      	cmp	r1, #0
 80067d2:	d1f3      	bne.n	80067bc <UART_Start_Receive_DMA+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	f103 0214 	add.w	r2, r3, #20
 80067d8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e0:	f103 0114 	add.w	r1, r3, #20
 80067e4:	e841 2000 	strex	r0, r2, [r1]
 80067e8:	2800      	cmp	r0, #0
 80067ea:	d1f3      	bne.n	80067d4 <UART_Start_Receive_DMA+0x70>
}
 80067ec:	b002      	add	sp, #8
 80067ee:	bd70      	pop	{r4, r5, r6, pc}
 80067f0:	08006383 	.word	0x08006383
 80067f4:	08006365 	.word	0x08006365
 80067f8:	080062fb 	.word	0x080062fb

080067fc <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 80067fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80067fe:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
{
 8006802:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8006804:	2e20      	cmp	r6, #32
 8006806:	d122      	bne.n	800684e <HAL_UARTEx_ReceiveToIdle_DMA+0x52>
    if ((pData == NULL) || (Size == 0U))
 8006808:	b911      	cbnz	r1, 8006810 <HAL_UARTEx_ReceiveToIdle_DMA+0x14>
      return HAL_ERROR;
 800680a:	2001      	movs	r0, #1
}
 800680c:	b002      	add	sp, #8
 800680e:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 8006810:	2a00      	cmp	r2, #0
 8006812:	d0fa      	beq.n	800680a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006814:	2301      	movs	r3, #1
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006816:	2500      	movs	r5, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006818:	6303      	str	r3, [r0, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800681a:	6345      	str	r5, [r0, #52]	; 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800681c:	f7ff ffa2 	bl	8006764 <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006820:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006822:	2b01      	cmp	r3, #1
 8006824:	d1f1      	bne.n	800680a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006826:	6822      	ldr	r2, [r4, #0]
 8006828:	9501      	str	r5, [sp, #4]
 800682a:	6813      	ldr	r3, [r2, #0]
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	6853      	ldr	r3, [r2, #4]
 8006830:	9301      	str	r3, [sp, #4]
 8006832:	9b01      	ldr	r3, [sp, #4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	f102 030c 	add.w	r3, r2, #12
 8006838:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800683c:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	f102 040c 	add.w	r4, r2, #12
 8006844:	e844 3100 	strex	r1, r3, [r4]
 8006848:	2900      	cmp	r1, #0
 800684a:	d1f3      	bne.n	8006834 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800684c:	e7de      	b.n	800680c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 800684e:	2002      	movs	r0, #2
 8006850:	e7dc      	b.n	800680c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

08006852 <atof>:
 8006852:	2100      	movs	r1, #0
 8006854:	f000 be1c 	b.w	8007490 <strtod>

08006858 <atoi>:
 8006858:	220a      	movs	r2, #10
 800685a:	2100      	movs	r1, #0
 800685c:	f000 bea2 	b.w	80075a4 <strtol>

08006860 <sulp>:
 8006860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006864:	460f      	mov	r7, r1
 8006866:	4690      	mov	r8, r2
 8006868:	f003 fc1a 	bl	800a0a0 <__ulp>
 800686c:	4604      	mov	r4, r0
 800686e:	460d      	mov	r5, r1
 8006870:	f1b8 0f00 	cmp.w	r8, #0
 8006874:	d011      	beq.n	800689a <sulp+0x3a>
 8006876:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800687a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800687e:	2b00      	cmp	r3, #0
 8006880:	dd0b      	ble.n	800689a <sulp+0x3a>
 8006882:	2400      	movs	r4, #0
 8006884:	051b      	lsls	r3, r3, #20
 8006886:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800688a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800688e:	4622      	mov	r2, r4
 8006890:	462b      	mov	r3, r5
 8006892:	f7f9 fe2b 	bl	80004ec <__aeabi_dmul>
 8006896:	4604      	mov	r4, r0
 8006898:	460d      	mov	r5, r1
 800689a:	4620      	mov	r0, r4
 800689c:	4629      	mov	r1, r5
 800689e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068a2:	0000      	movs	r0, r0
 80068a4:	0000      	movs	r0, r0
	...

080068a8 <_strtod_l>:
 80068a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ac:	b09f      	sub	sp, #124	; 0x7c
 80068ae:	9217      	str	r2, [sp, #92]	; 0x5c
 80068b0:	2200      	movs	r2, #0
 80068b2:	4604      	mov	r4, r0
 80068b4:	921a      	str	r2, [sp, #104]	; 0x68
 80068b6:	460d      	mov	r5, r1
 80068b8:	f04f 0800 	mov.w	r8, #0
 80068bc:	f04f 0900 	mov.w	r9, #0
 80068c0:	460a      	mov	r2, r1
 80068c2:	9219      	str	r2, [sp, #100]	; 0x64
 80068c4:	7811      	ldrb	r1, [r2, #0]
 80068c6:	292b      	cmp	r1, #43	; 0x2b
 80068c8:	d04a      	beq.n	8006960 <_strtod_l+0xb8>
 80068ca:	d838      	bhi.n	800693e <_strtod_l+0x96>
 80068cc:	290d      	cmp	r1, #13
 80068ce:	d832      	bhi.n	8006936 <_strtod_l+0x8e>
 80068d0:	2908      	cmp	r1, #8
 80068d2:	d832      	bhi.n	800693a <_strtod_l+0x92>
 80068d4:	2900      	cmp	r1, #0
 80068d6:	d03b      	beq.n	8006950 <_strtod_l+0xa8>
 80068d8:	2200      	movs	r2, #0
 80068da:	920e      	str	r2, [sp, #56]	; 0x38
 80068dc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80068de:	7832      	ldrb	r2, [r6, #0]
 80068e0:	2a30      	cmp	r2, #48	; 0x30
 80068e2:	f040 80b2 	bne.w	8006a4a <_strtod_l+0x1a2>
 80068e6:	7872      	ldrb	r2, [r6, #1]
 80068e8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80068ec:	2a58      	cmp	r2, #88	; 0x58
 80068ee:	d16e      	bne.n	80069ce <_strtod_l+0x126>
 80068f0:	9302      	str	r3, [sp, #8]
 80068f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068f4:	4620      	mov	r0, r4
 80068f6:	9301      	str	r3, [sp, #4]
 80068f8:	ab1a      	add	r3, sp, #104	; 0x68
 80068fa:	9300      	str	r3, [sp, #0]
 80068fc:	4a8c      	ldr	r2, [pc, #560]	; (8006b30 <_strtod_l+0x288>)
 80068fe:	ab1b      	add	r3, sp, #108	; 0x6c
 8006900:	a919      	add	r1, sp, #100	; 0x64
 8006902:	f002 fca9 	bl	8009258 <__gethex>
 8006906:	f010 070f 	ands.w	r7, r0, #15
 800690a:	4605      	mov	r5, r0
 800690c:	d005      	beq.n	800691a <_strtod_l+0x72>
 800690e:	2f06      	cmp	r7, #6
 8006910:	d128      	bne.n	8006964 <_strtod_l+0xbc>
 8006912:	2300      	movs	r3, #0
 8006914:	3601      	adds	r6, #1
 8006916:	9619      	str	r6, [sp, #100]	; 0x64
 8006918:	930e      	str	r3, [sp, #56]	; 0x38
 800691a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 85a0 	bne.w	8007462 <_strtod_l+0xbba>
 8006922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006924:	b1cb      	cbz	r3, 800695a <_strtod_l+0xb2>
 8006926:	4642      	mov	r2, r8
 8006928:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800692c:	4610      	mov	r0, r2
 800692e:	4619      	mov	r1, r3
 8006930:	b01f      	add	sp, #124	; 0x7c
 8006932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006936:	2920      	cmp	r1, #32
 8006938:	d1ce      	bne.n	80068d8 <_strtod_l+0x30>
 800693a:	3201      	adds	r2, #1
 800693c:	e7c1      	b.n	80068c2 <_strtod_l+0x1a>
 800693e:	292d      	cmp	r1, #45	; 0x2d
 8006940:	d1ca      	bne.n	80068d8 <_strtod_l+0x30>
 8006942:	2101      	movs	r1, #1
 8006944:	910e      	str	r1, [sp, #56]	; 0x38
 8006946:	1c51      	adds	r1, r2, #1
 8006948:	9119      	str	r1, [sp, #100]	; 0x64
 800694a:	7852      	ldrb	r2, [r2, #1]
 800694c:	2a00      	cmp	r2, #0
 800694e:	d1c5      	bne.n	80068dc <_strtod_l+0x34>
 8006950:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006952:	9519      	str	r5, [sp, #100]	; 0x64
 8006954:	2b00      	cmp	r3, #0
 8006956:	f040 8582 	bne.w	800745e <_strtod_l+0xbb6>
 800695a:	4642      	mov	r2, r8
 800695c:	464b      	mov	r3, r9
 800695e:	e7e5      	b.n	800692c <_strtod_l+0x84>
 8006960:	2100      	movs	r1, #0
 8006962:	e7ef      	b.n	8006944 <_strtod_l+0x9c>
 8006964:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006966:	b13a      	cbz	r2, 8006978 <_strtod_l+0xd0>
 8006968:	2135      	movs	r1, #53	; 0x35
 800696a:	a81c      	add	r0, sp, #112	; 0x70
 800696c:	f003 fc84 	bl	800a278 <__copybits>
 8006970:	4620      	mov	r0, r4
 8006972:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006974:	f003 f868 	bl	8009a48 <_Bfree>
 8006978:	3f01      	subs	r7, #1
 800697a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800697c:	2f04      	cmp	r7, #4
 800697e:	d806      	bhi.n	800698e <_strtod_l+0xe6>
 8006980:	e8df f007 	tbb	[pc, r7]
 8006984:	201d0314 	.word	0x201d0314
 8006988:	14          	.byte	0x14
 8006989:	00          	.byte	0x00
 800698a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800698e:	05e9      	lsls	r1, r5, #23
 8006990:	bf48      	it	mi
 8006992:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006996:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800699a:	0d1b      	lsrs	r3, r3, #20
 800699c:	051b      	lsls	r3, r3, #20
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1bb      	bne.n	800691a <_strtod_l+0x72>
 80069a2:	f001 fce3 	bl	800836c <__errno>
 80069a6:	2322      	movs	r3, #34	; 0x22
 80069a8:	6003      	str	r3, [r0, #0]
 80069aa:	e7b6      	b.n	800691a <_strtod_l+0x72>
 80069ac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80069b0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80069b4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80069b8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80069bc:	e7e7      	b.n	800698e <_strtod_l+0xe6>
 80069be:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8006b34 <_strtod_l+0x28c>
 80069c2:	e7e4      	b.n	800698e <_strtod_l+0xe6>
 80069c4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80069c8:	f04f 38ff 	mov.w	r8, #4294967295
 80069cc:	e7df      	b.n	800698e <_strtod_l+0xe6>
 80069ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069d0:	1c5a      	adds	r2, r3, #1
 80069d2:	9219      	str	r2, [sp, #100]	; 0x64
 80069d4:	785b      	ldrb	r3, [r3, #1]
 80069d6:	2b30      	cmp	r3, #48	; 0x30
 80069d8:	d0f9      	beq.n	80069ce <_strtod_l+0x126>
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d09d      	beq.n	800691a <_strtod_l+0x72>
 80069de:	2301      	movs	r3, #1
 80069e0:	f04f 0a00 	mov.w	sl, #0
 80069e4:	220a      	movs	r2, #10
 80069e6:	46d3      	mov	fp, sl
 80069e8:	9305      	str	r3, [sp, #20]
 80069ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069ec:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80069f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80069f2:	9819      	ldr	r0, [sp, #100]	; 0x64
 80069f4:	7806      	ldrb	r6, [r0, #0]
 80069f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80069fa:	b2d9      	uxtb	r1, r3
 80069fc:	2909      	cmp	r1, #9
 80069fe:	d926      	bls.n	8006a4e <_strtod_l+0x1a6>
 8006a00:	2201      	movs	r2, #1
 8006a02:	494d      	ldr	r1, [pc, #308]	; (8006b38 <_strtod_l+0x290>)
 8006a04:	f001 fc56 	bl	80082b4 <strncmp>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d030      	beq.n	8006a6e <_strtod_l+0x1c6>
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	4632      	mov	r2, r6
 8006a10:	4603      	mov	r3, r0
 8006a12:	465e      	mov	r6, fp
 8006a14:	9008      	str	r0, [sp, #32]
 8006a16:	2a65      	cmp	r2, #101	; 0x65
 8006a18:	d001      	beq.n	8006a1e <_strtod_l+0x176>
 8006a1a:	2a45      	cmp	r2, #69	; 0x45
 8006a1c:	d113      	bne.n	8006a46 <_strtod_l+0x19e>
 8006a1e:	b91e      	cbnz	r6, 8006a28 <_strtod_l+0x180>
 8006a20:	9a05      	ldr	r2, [sp, #20]
 8006a22:	4302      	orrs	r2, r0
 8006a24:	d094      	beq.n	8006950 <_strtod_l+0xa8>
 8006a26:	2600      	movs	r6, #0
 8006a28:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006a2a:	1c6a      	adds	r2, r5, #1
 8006a2c:	9219      	str	r2, [sp, #100]	; 0x64
 8006a2e:	786a      	ldrb	r2, [r5, #1]
 8006a30:	2a2b      	cmp	r2, #43	; 0x2b
 8006a32:	d074      	beq.n	8006b1e <_strtod_l+0x276>
 8006a34:	2a2d      	cmp	r2, #45	; 0x2d
 8006a36:	d078      	beq.n	8006b2a <_strtod_l+0x282>
 8006a38:	f04f 0c00 	mov.w	ip, #0
 8006a3c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006a40:	2909      	cmp	r1, #9
 8006a42:	d97f      	bls.n	8006b44 <_strtod_l+0x29c>
 8006a44:	9519      	str	r5, [sp, #100]	; 0x64
 8006a46:	2700      	movs	r7, #0
 8006a48:	e09e      	b.n	8006b88 <_strtod_l+0x2e0>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	e7c8      	b.n	80069e0 <_strtod_l+0x138>
 8006a4e:	f1bb 0f08 	cmp.w	fp, #8
 8006a52:	bfd8      	it	le
 8006a54:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8006a56:	f100 0001 	add.w	r0, r0, #1
 8006a5a:	bfd6      	itet	le
 8006a5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a60:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006a64:	930a      	strle	r3, [sp, #40]	; 0x28
 8006a66:	f10b 0b01 	add.w	fp, fp, #1
 8006a6a:	9019      	str	r0, [sp, #100]	; 0x64
 8006a6c:	e7c1      	b.n	80069f2 <_strtod_l+0x14a>
 8006a6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a70:	1c5a      	adds	r2, r3, #1
 8006a72:	9219      	str	r2, [sp, #100]	; 0x64
 8006a74:	785a      	ldrb	r2, [r3, #1]
 8006a76:	f1bb 0f00 	cmp.w	fp, #0
 8006a7a:	d037      	beq.n	8006aec <_strtod_l+0x244>
 8006a7c:	465e      	mov	r6, fp
 8006a7e:	9008      	str	r0, [sp, #32]
 8006a80:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006a84:	2b09      	cmp	r3, #9
 8006a86:	d912      	bls.n	8006aae <_strtod_l+0x206>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e7c4      	b.n	8006a16 <_strtod_l+0x16e>
 8006a8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a8e:	3001      	adds	r0, #1
 8006a90:	1c5a      	adds	r2, r3, #1
 8006a92:	9219      	str	r2, [sp, #100]	; 0x64
 8006a94:	785a      	ldrb	r2, [r3, #1]
 8006a96:	2a30      	cmp	r2, #48	; 0x30
 8006a98:	d0f8      	beq.n	8006a8c <_strtod_l+0x1e4>
 8006a9a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006a9e:	2b08      	cmp	r3, #8
 8006aa0:	f200 84e4 	bhi.w	800746c <_strtod_l+0xbc4>
 8006aa4:	9008      	str	r0, [sp, #32]
 8006aa6:	2000      	movs	r0, #0
 8006aa8:	4606      	mov	r6, r0
 8006aaa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006aac:	930b      	str	r3, [sp, #44]	; 0x2c
 8006aae:	3a30      	subs	r2, #48	; 0x30
 8006ab0:	f100 0301 	add.w	r3, r0, #1
 8006ab4:	d014      	beq.n	8006ae0 <_strtod_l+0x238>
 8006ab6:	9908      	ldr	r1, [sp, #32]
 8006ab8:	eb00 0c06 	add.w	ip, r0, r6
 8006abc:	4419      	add	r1, r3
 8006abe:	9108      	str	r1, [sp, #32]
 8006ac0:	4633      	mov	r3, r6
 8006ac2:	210a      	movs	r1, #10
 8006ac4:	4563      	cmp	r3, ip
 8006ac6:	d113      	bne.n	8006af0 <_strtod_l+0x248>
 8006ac8:	1833      	adds	r3, r6, r0
 8006aca:	2b08      	cmp	r3, #8
 8006acc:	f106 0601 	add.w	r6, r6, #1
 8006ad0:	4406      	add	r6, r0
 8006ad2:	dc1a      	bgt.n	8006b0a <_strtod_l+0x262>
 8006ad4:	230a      	movs	r3, #10
 8006ad6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ad8:	fb03 2301 	mla	r3, r3, r1, r2
 8006adc:	930a      	str	r3, [sp, #40]	; 0x28
 8006ade:	2300      	movs	r3, #0
 8006ae0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	1c51      	adds	r1, r2, #1
 8006ae6:	9119      	str	r1, [sp, #100]	; 0x64
 8006ae8:	7852      	ldrb	r2, [r2, #1]
 8006aea:	e7c9      	b.n	8006a80 <_strtod_l+0x1d8>
 8006aec:	4658      	mov	r0, fp
 8006aee:	e7d2      	b.n	8006a96 <_strtod_l+0x1ee>
 8006af0:	2b08      	cmp	r3, #8
 8006af2:	f103 0301 	add.w	r3, r3, #1
 8006af6:	dc03      	bgt.n	8006b00 <_strtod_l+0x258>
 8006af8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8006afa:	434f      	muls	r7, r1
 8006afc:	970a      	str	r7, [sp, #40]	; 0x28
 8006afe:	e7e1      	b.n	8006ac4 <_strtod_l+0x21c>
 8006b00:	2b10      	cmp	r3, #16
 8006b02:	bfd8      	it	le
 8006b04:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006b08:	e7dc      	b.n	8006ac4 <_strtod_l+0x21c>
 8006b0a:	2e10      	cmp	r6, #16
 8006b0c:	bfdc      	itt	le
 8006b0e:	230a      	movle	r3, #10
 8006b10:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006b14:	e7e3      	b.n	8006ade <_strtod_l+0x236>
 8006b16:	2300      	movs	r3, #0
 8006b18:	9308      	str	r3, [sp, #32]
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e780      	b.n	8006a20 <_strtod_l+0x178>
 8006b1e:	f04f 0c00 	mov.w	ip, #0
 8006b22:	1caa      	adds	r2, r5, #2
 8006b24:	9219      	str	r2, [sp, #100]	; 0x64
 8006b26:	78aa      	ldrb	r2, [r5, #2]
 8006b28:	e788      	b.n	8006a3c <_strtod_l+0x194>
 8006b2a:	f04f 0c01 	mov.w	ip, #1
 8006b2e:	e7f8      	b.n	8006b22 <_strtod_l+0x27a>
 8006b30:	0800b394 	.word	0x0800b394
 8006b34:	7ff00000 	.word	0x7ff00000
 8006b38:	0800b38f 	.word	0x0800b38f
 8006b3c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b3e:	1c51      	adds	r1, r2, #1
 8006b40:	9119      	str	r1, [sp, #100]	; 0x64
 8006b42:	7852      	ldrb	r2, [r2, #1]
 8006b44:	2a30      	cmp	r2, #48	; 0x30
 8006b46:	d0f9      	beq.n	8006b3c <_strtod_l+0x294>
 8006b48:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006b4c:	2908      	cmp	r1, #8
 8006b4e:	f63f af7a 	bhi.w	8006a46 <_strtod_l+0x19e>
 8006b52:	3a30      	subs	r2, #48	; 0x30
 8006b54:	9209      	str	r2, [sp, #36]	; 0x24
 8006b56:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b58:	920c      	str	r2, [sp, #48]	; 0x30
 8006b5a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b5c:	1c57      	adds	r7, r2, #1
 8006b5e:	9719      	str	r7, [sp, #100]	; 0x64
 8006b60:	7852      	ldrb	r2, [r2, #1]
 8006b62:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006b66:	f1be 0f09 	cmp.w	lr, #9
 8006b6a:	d938      	bls.n	8006bde <_strtod_l+0x336>
 8006b6c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b6e:	1a7f      	subs	r7, r7, r1
 8006b70:	2f08      	cmp	r7, #8
 8006b72:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006b76:	dc03      	bgt.n	8006b80 <_strtod_l+0x2d8>
 8006b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7a:	428f      	cmp	r7, r1
 8006b7c:	bfa8      	it	ge
 8006b7e:	460f      	movge	r7, r1
 8006b80:	f1bc 0f00 	cmp.w	ip, #0
 8006b84:	d000      	beq.n	8006b88 <_strtod_l+0x2e0>
 8006b86:	427f      	negs	r7, r7
 8006b88:	2e00      	cmp	r6, #0
 8006b8a:	d14f      	bne.n	8006c2c <_strtod_l+0x384>
 8006b8c:	9905      	ldr	r1, [sp, #20]
 8006b8e:	4301      	orrs	r1, r0
 8006b90:	f47f aec3 	bne.w	800691a <_strtod_l+0x72>
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f47f aedb 	bne.w	8006950 <_strtod_l+0xa8>
 8006b9a:	2a69      	cmp	r2, #105	; 0x69
 8006b9c:	d029      	beq.n	8006bf2 <_strtod_l+0x34a>
 8006b9e:	dc26      	bgt.n	8006bee <_strtod_l+0x346>
 8006ba0:	2a49      	cmp	r2, #73	; 0x49
 8006ba2:	d026      	beq.n	8006bf2 <_strtod_l+0x34a>
 8006ba4:	2a4e      	cmp	r2, #78	; 0x4e
 8006ba6:	f47f aed3 	bne.w	8006950 <_strtod_l+0xa8>
 8006baa:	499a      	ldr	r1, [pc, #616]	; (8006e14 <_strtod_l+0x56c>)
 8006bac:	a819      	add	r0, sp, #100	; 0x64
 8006bae:	f002 fd95 	bl	80096dc <__match>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f43f aecc 	beq.w	8006950 <_strtod_l+0xa8>
 8006bb8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	2b28      	cmp	r3, #40	; 0x28
 8006bbe:	d12f      	bne.n	8006c20 <_strtod_l+0x378>
 8006bc0:	4995      	ldr	r1, [pc, #596]	; (8006e18 <_strtod_l+0x570>)
 8006bc2:	aa1c      	add	r2, sp, #112	; 0x70
 8006bc4:	a819      	add	r0, sp, #100	; 0x64
 8006bc6:	f002 fd9d 	bl	8009704 <__hexnan>
 8006bca:	2805      	cmp	r0, #5
 8006bcc:	d128      	bne.n	8006c20 <_strtod_l+0x378>
 8006bce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006bd0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8006bd4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006bd8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006bdc:	e69d      	b.n	800691a <_strtod_l+0x72>
 8006bde:	210a      	movs	r1, #10
 8006be0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006be2:	fb01 2107 	mla	r1, r1, r7, r2
 8006be6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006bea:	9209      	str	r2, [sp, #36]	; 0x24
 8006bec:	e7b5      	b.n	8006b5a <_strtod_l+0x2b2>
 8006bee:	2a6e      	cmp	r2, #110	; 0x6e
 8006bf0:	e7d9      	b.n	8006ba6 <_strtod_l+0x2fe>
 8006bf2:	498a      	ldr	r1, [pc, #552]	; (8006e1c <_strtod_l+0x574>)
 8006bf4:	a819      	add	r0, sp, #100	; 0x64
 8006bf6:	f002 fd71 	bl	80096dc <__match>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	f43f aea8 	beq.w	8006950 <_strtod_l+0xa8>
 8006c00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c02:	4987      	ldr	r1, [pc, #540]	; (8006e20 <_strtod_l+0x578>)
 8006c04:	3b01      	subs	r3, #1
 8006c06:	a819      	add	r0, sp, #100	; 0x64
 8006c08:	9319      	str	r3, [sp, #100]	; 0x64
 8006c0a:	f002 fd67 	bl	80096dc <__match>
 8006c0e:	b910      	cbnz	r0, 8006c16 <_strtod_l+0x36e>
 8006c10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c12:	3301      	adds	r3, #1
 8006c14:	9319      	str	r3, [sp, #100]	; 0x64
 8006c16:	f04f 0800 	mov.w	r8, #0
 8006c1a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8006e24 <_strtod_l+0x57c>
 8006c1e:	e67c      	b.n	800691a <_strtod_l+0x72>
 8006c20:	4881      	ldr	r0, [pc, #516]	; (8006e28 <_strtod_l+0x580>)
 8006c22:	f001 fbf3 	bl	800840c <nan>
 8006c26:	4680      	mov	r8, r0
 8006c28:	4689      	mov	r9, r1
 8006c2a:	e676      	b.n	800691a <_strtod_l+0x72>
 8006c2c:	9b08      	ldr	r3, [sp, #32]
 8006c2e:	f1bb 0f00 	cmp.w	fp, #0
 8006c32:	bf08      	it	eq
 8006c34:	46b3      	moveq	fp, r6
 8006c36:	1afb      	subs	r3, r7, r3
 8006c38:	2e10      	cmp	r6, #16
 8006c3a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006c3c:	4635      	mov	r5, r6
 8006c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c40:	bfa8      	it	ge
 8006c42:	2510      	movge	r5, #16
 8006c44:	f7f9 fbd8 	bl	80003f8 <__aeabi_ui2d>
 8006c48:	2e09      	cmp	r6, #9
 8006c4a:	4680      	mov	r8, r0
 8006c4c:	4689      	mov	r9, r1
 8006c4e:	dd13      	ble.n	8006c78 <_strtod_l+0x3d0>
 8006c50:	4b76      	ldr	r3, [pc, #472]	; (8006e2c <_strtod_l+0x584>)
 8006c52:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006c56:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006c5a:	f7f9 fc47 	bl	80004ec <__aeabi_dmul>
 8006c5e:	4680      	mov	r8, r0
 8006c60:	4650      	mov	r0, sl
 8006c62:	4689      	mov	r9, r1
 8006c64:	f7f9 fbc8 	bl	80003f8 <__aeabi_ui2d>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	4640      	mov	r0, r8
 8006c6e:	4649      	mov	r1, r9
 8006c70:	f7f9 fa86 	bl	8000180 <__adddf3>
 8006c74:	4680      	mov	r8, r0
 8006c76:	4689      	mov	r9, r1
 8006c78:	2e0f      	cmp	r6, #15
 8006c7a:	dc36      	bgt.n	8006cea <_strtod_l+0x442>
 8006c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f43f ae4b 	beq.w	800691a <_strtod_l+0x72>
 8006c84:	dd22      	ble.n	8006ccc <_strtod_l+0x424>
 8006c86:	2b16      	cmp	r3, #22
 8006c88:	dc09      	bgt.n	8006c9e <_strtod_l+0x3f6>
 8006c8a:	4968      	ldr	r1, [pc, #416]	; (8006e2c <_strtod_l+0x584>)
 8006c8c:	4642      	mov	r2, r8
 8006c8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c92:	464b      	mov	r3, r9
 8006c94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c98:	f7f9 fc28 	bl	80004ec <__aeabi_dmul>
 8006c9c:	e7c3      	b.n	8006c26 <_strtod_l+0x37e>
 8006c9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ca0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	db20      	blt.n	8006cea <_strtod_l+0x442>
 8006ca8:	4c60      	ldr	r4, [pc, #384]	; (8006e2c <_strtod_l+0x584>)
 8006caa:	f1c6 060f 	rsb	r6, r6, #15
 8006cae:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cb8:	464b      	mov	r3, r9
 8006cba:	f7f9 fc17 	bl	80004ec <__aeabi_dmul>
 8006cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc0:	1b9e      	subs	r6, r3, r6
 8006cc2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006cc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006cca:	e7e5      	b.n	8006c98 <_strtod_l+0x3f0>
 8006ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cce:	3316      	adds	r3, #22
 8006cd0:	db0b      	blt.n	8006cea <_strtod_l+0x442>
 8006cd2:	9b08      	ldr	r3, [sp, #32]
 8006cd4:	4640      	mov	r0, r8
 8006cd6:	1bdf      	subs	r7, r3, r7
 8006cd8:	4b54      	ldr	r3, [pc, #336]	; (8006e2c <_strtod_l+0x584>)
 8006cda:	4649      	mov	r1, r9
 8006cdc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006ce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ce4:	f7f9 fd2c 	bl	8000740 <__aeabi_ddiv>
 8006ce8:	e79d      	b.n	8006c26 <_strtod_l+0x37e>
 8006cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cec:	1b75      	subs	r5, r6, r5
 8006cee:	441d      	add	r5, r3
 8006cf0:	2d00      	cmp	r5, #0
 8006cf2:	dd70      	ble.n	8006dd6 <_strtod_l+0x52e>
 8006cf4:	f015 030f 	ands.w	r3, r5, #15
 8006cf8:	d00a      	beq.n	8006d10 <_strtod_l+0x468>
 8006cfa:	494c      	ldr	r1, [pc, #304]	; (8006e2c <_strtod_l+0x584>)
 8006cfc:	4642      	mov	r2, r8
 8006cfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d06:	464b      	mov	r3, r9
 8006d08:	f7f9 fbf0 	bl	80004ec <__aeabi_dmul>
 8006d0c:	4680      	mov	r8, r0
 8006d0e:	4689      	mov	r9, r1
 8006d10:	f035 050f 	bics.w	r5, r5, #15
 8006d14:	d04d      	beq.n	8006db2 <_strtod_l+0x50a>
 8006d16:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006d1a:	dd22      	ble.n	8006d62 <_strtod_l+0x4ba>
 8006d1c:	2600      	movs	r6, #0
 8006d1e:	46b3      	mov	fp, r6
 8006d20:	960b      	str	r6, [sp, #44]	; 0x2c
 8006d22:	9608      	str	r6, [sp, #32]
 8006d24:	2322      	movs	r3, #34	; 0x22
 8006d26:	f04f 0800 	mov.w	r8, #0
 8006d2a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8006e24 <_strtod_l+0x57c>
 8006d2e:	6023      	str	r3, [r4, #0]
 8006d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f43f adf1 	beq.w	800691a <_strtod_l+0x72>
 8006d38:	4620      	mov	r0, r4
 8006d3a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006d3c:	f002 fe84 	bl	8009a48 <_Bfree>
 8006d40:	4620      	mov	r0, r4
 8006d42:	9908      	ldr	r1, [sp, #32]
 8006d44:	f002 fe80 	bl	8009a48 <_Bfree>
 8006d48:	4659      	mov	r1, fp
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f002 fe7c 	bl	8009a48 <_Bfree>
 8006d50:	4620      	mov	r0, r4
 8006d52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d54:	f002 fe78 	bl	8009a48 <_Bfree>
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f002 fe74 	bl	8009a48 <_Bfree>
 8006d60:	e5db      	b.n	800691a <_strtod_l+0x72>
 8006d62:	4b33      	ldr	r3, [pc, #204]	; (8006e30 <_strtod_l+0x588>)
 8006d64:	4640      	mov	r0, r8
 8006d66:	9305      	str	r3, [sp, #20]
 8006d68:	2300      	movs	r3, #0
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	469a      	mov	sl, r3
 8006d6e:	112d      	asrs	r5, r5, #4
 8006d70:	2d01      	cmp	r5, #1
 8006d72:	dc21      	bgt.n	8006db8 <_strtod_l+0x510>
 8006d74:	b10b      	cbz	r3, 8006d7a <_strtod_l+0x4d2>
 8006d76:	4680      	mov	r8, r0
 8006d78:	4689      	mov	r9, r1
 8006d7a:	492d      	ldr	r1, [pc, #180]	; (8006e30 <_strtod_l+0x588>)
 8006d7c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006d80:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006d84:	4642      	mov	r2, r8
 8006d86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d8a:	464b      	mov	r3, r9
 8006d8c:	f7f9 fbae 	bl	80004ec <__aeabi_dmul>
 8006d90:	4b24      	ldr	r3, [pc, #144]	; (8006e24 <_strtod_l+0x57c>)
 8006d92:	460a      	mov	r2, r1
 8006d94:	400b      	ands	r3, r1
 8006d96:	4927      	ldr	r1, [pc, #156]	; (8006e34 <_strtod_l+0x58c>)
 8006d98:	4680      	mov	r8, r0
 8006d9a:	428b      	cmp	r3, r1
 8006d9c:	d8be      	bhi.n	8006d1c <_strtod_l+0x474>
 8006d9e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006da2:	428b      	cmp	r3, r1
 8006da4:	bf86      	itte	hi
 8006da6:	f04f 38ff 	movhi.w	r8, #4294967295
 8006daa:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8006e38 <_strtod_l+0x590>
 8006dae:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006db2:	2300      	movs	r3, #0
 8006db4:	9305      	str	r3, [sp, #20]
 8006db6:	e07b      	b.n	8006eb0 <_strtod_l+0x608>
 8006db8:	07ea      	lsls	r2, r5, #31
 8006dba:	d505      	bpl.n	8006dc8 <_strtod_l+0x520>
 8006dbc:	9b05      	ldr	r3, [sp, #20]
 8006dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc2:	f7f9 fb93 	bl	80004ec <__aeabi_dmul>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	9a05      	ldr	r2, [sp, #20]
 8006dca:	f10a 0a01 	add.w	sl, sl, #1
 8006dce:	3208      	adds	r2, #8
 8006dd0:	106d      	asrs	r5, r5, #1
 8006dd2:	9205      	str	r2, [sp, #20]
 8006dd4:	e7cc      	b.n	8006d70 <_strtod_l+0x4c8>
 8006dd6:	d0ec      	beq.n	8006db2 <_strtod_l+0x50a>
 8006dd8:	426d      	negs	r5, r5
 8006dda:	f015 020f 	ands.w	r2, r5, #15
 8006dde:	d00a      	beq.n	8006df6 <_strtod_l+0x54e>
 8006de0:	4b12      	ldr	r3, [pc, #72]	; (8006e2c <_strtod_l+0x584>)
 8006de2:	4640      	mov	r0, r8
 8006de4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006de8:	4649      	mov	r1, r9
 8006dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dee:	f7f9 fca7 	bl	8000740 <__aeabi_ddiv>
 8006df2:	4680      	mov	r8, r0
 8006df4:	4689      	mov	r9, r1
 8006df6:	112d      	asrs	r5, r5, #4
 8006df8:	d0db      	beq.n	8006db2 <_strtod_l+0x50a>
 8006dfa:	2d1f      	cmp	r5, #31
 8006dfc:	dd1e      	ble.n	8006e3c <_strtod_l+0x594>
 8006dfe:	2600      	movs	r6, #0
 8006e00:	46b3      	mov	fp, r6
 8006e02:	960b      	str	r6, [sp, #44]	; 0x2c
 8006e04:	9608      	str	r6, [sp, #32]
 8006e06:	2322      	movs	r3, #34	; 0x22
 8006e08:	f04f 0800 	mov.w	r8, #0
 8006e0c:	f04f 0900 	mov.w	r9, #0
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	e78d      	b.n	8006d30 <_strtod_l+0x488>
 8006e14:	0800b4f6 	.word	0x0800b4f6
 8006e18:	0800b3a8 	.word	0x0800b3a8
 8006e1c:	0800b4ee 	.word	0x0800b4ee
 8006e20:	0800b526 	.word	0x0800b526
 8006e24:	7ff00000 	.word	0x7ff00000
 8006e28:	0800b36a 	.word	0x0800b36a
 8006e2c:	0800b698 	.word	0x0800b698
 8006e30:	0800b670 	.word	0x0800b670
 8006e34:	7ca00000 	.word	0x7ca00000
 8006e38:	7fefffff 	.word	0x7fefffff
 8006e3c:	f015 0310 	ands.w	r3, r5, #16
 8006e40:	bf18      	it	ne
 8006e42:	236a      	movne	r3, #106	; 0x6a
 8006e44:	4640      	mov	r0, r8
 8006e46:	9305      	str	r3, [sp, #20]
 8006e48:	4649      	mov	r1, r9
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007118 <_strtod_l+0x870>
 8006e50:	07ea      	lsls	r2, r5, #31
 8006e52:	d504      	bpl.n	8006e5e <_strtod_l+0x5b6>
 8006e54:	e9da 2300 	ldrd	r2, r3, [sl]
 8006e58:	f7f9 fb48 	bl	80004ec <__aeabi_dmul>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	106d      	asrs	r5, r5, #1
 8006e60:	f10a 0a08 	add.w	sl, sl, #8
 8006e64:	d1f4      	bne.n	8006e50 <_strtod_l+0x5a8>
 8006e66:	b10b      	cbz	r3, 8006e6c <_strtod_l+0x5c4>
 8006e68:	4680      	mov	r8, r0
 8006e6a:	4689      	mov	r9, r1
 8006e6c:	9b05      	ldr	r3, [sp, #20]
 8006e6e:	b1bb      	cbz	r3, 8006ea0 <_strtod_l+0x5f8>
 8006e70:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006e74:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	dd10      	ble.n	8006ea0 <_strtod_l+0x5f8>
 8006e7e:	2b1f      	cmp	r3, #31
 8006e80:	f340 8128 	ble.w	80070d4 <_strtod_l+0x82c>
 8006e84:	2b34      	cmp	r3, #52	; 0x34
 8006e86:	bfd8      	it	le
 8006e88:	f04f 33ff 	movle.w	r3, #4294967295
 8006e8c:	f04f 0800 	mov.w	r8, #0
 8006e90:	bfcf      	iteee	gt
 8006e92:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006e96:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006e9a:	4093      	lslle	r3, r2
 8006e9c:	ea03 0901 	andle.w	r9, r3, r1
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	4640      	mov	r0, r8
 8006ea6:	4649      	mov	r1, r9
 8006ea8:	f7f9 fd88 	bl	80009bc <__aeabi_dcmpeq>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d1a6      	bne.n	8006dfe <_strtod_l+0x556>
 8006eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eb2:	465a      	mov	r2, fp
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4633      	mov	r3, r6
 8006eba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ebc:	f002 fe2c 	bl	8009b18 <__s2b>
 8006ec0:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	f43f af2a 	beq.w	8006d1c <_strtod_l+0x474>
 8006ec8:	2600      	movs	r6, #0
 8006eca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ecc:	9b08      	ldr	r3, [sp, #32]
 8006ece:	2a00      	cmp	r2, #0
 8006ed0:	eba3 0307 	sub.w	r3, r3, r7
 8006ed4:	bfa8      	it	ge
 8006ed6:	2300      	movge	r3, #0
 8006ed8:	46b3      	mov	fp, r6
 8006eda:	9312      	str	r3, [sp, #72]	; 0x48
 8006edc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006ee0:	9316      	str	r3, [sp, #88]	; 0x58
 8006ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	6859      	ldr	r1, [r3, #4]
 8006ee8:	f002 fd6e 	bl	80099c8 <_Balloc>
 8006eec:	9008      	str	r0, [sp, #32]
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	f43f af18 	beq.w	8006d24 <_strtod_l+0x47c>
 8006ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ef6:	300c      	adds	r0, #12
 8006ef8:	691a      	ldr	r2, [r3, #16]
 8006efa:	f103 010c 	add.w	r1, r3, #12
 8006efe:	3202      	adds	r2, #2
 8006f00:	0092      	lsls	r2, r2, #2
 8006f02:	f001 fa75 	bl	80083f0 <memcpy>
 8006f06:	ab1c      	add	r3, sp, #112	; 0x70
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	ab1b      	add	r3, sp, #108	; 0x6c
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	4642      	mov	r2, r8
 8006f10:	464b      	mov	r3, r9
 8006f12:	4620      	mov	r0, r4
 8006f14:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006f18:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8006f1c:	f003 f928 	bl	800a170 <__d2b>
 8006f20:	901a      	str	r0, [sp, #104]	; 0x68
 8006f22:	2800      	cmp	r0, #0
 8006f24:	f43f aefe 	beq.w	8006d24 <_strtod_l+0x47c>
 8006f28:	2101      	movs	r1, #1
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f002 fe8c 	bl	8009c48 <__i2b>
 8006f30:	4683      	mov	fp, r0
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f43f aef6 	beq.w	8006d24 <_strtod_l+0x47c>
 8006f38:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8006f3a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006f3c:	2f00      	cmp	r7, #0
 8006f3e:	bfab      	itete	ge
 8006f40:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8006f42:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006f44:	eb07 0a03 	addge.w	sl, r7, r3
 8006f48:	1bdd      	sublt	r5, r3, r7
 8006f4a:	9b05      	ldr	r3, [sp, #20]
 8006f4c:	bfa8      	it	ge
 8006f4e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006f50:	eba7 0703 	sub.w	r7, r7, r3
 8006f54:	4417      	add	r7, r2
 8006f56:	4b71      	ldr	r3, [pc, #452]	; (800711c <_strtod_l+0x874>)
 8006f58:	f107 37ff 	add.w	r7, r7, #4294967295
 8006f5c:	bfb8      	it	lt
 8006f5e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8006f62:	429f      	cmp	r7, r3
 8006f64:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006f68:	f280 80c7 	bge.w	80070fa <_strtod_l+0x852>
 8006f6c:	1bdb      	subs	r3, r3, r7
 8006f6e:	2b1f      	cmp	r3, #31
 8006f70:	f04f 0101 	mov.w	r1, #1
 8006f74:	eba2 0203 	sub.w	r2, r2, r3
 8006f78:	f300 80b3 	bgt.w	80070e2 <_strtod_l+0x83a>
 8006f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f80:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f82:	2300      	movs	r3, #0
 8006f84:	9310      	str	r3, [sp, #64]	; 0x40
 8006f86:	eb0a 0702 	add.w	r7, sl, r2
 8006f8a:	9b05      	ldr	r3, [sp, #20]
 8006f8c:	45ba      	cmp	sl, r7
 8006f8e:	4415      	add	r5, r2
 8006f90:	441d      	add	r5, r3
 8006f92:	4653      	mov	r3, sl
 8006f94:	bfa8      	it	ge
 8006f96:	463b      	movge	r3, r7
 8006f98:	42ab      	cmp	r3, r5
 8006f9a:	bfa8      	it	ge
 8006f9c:	462b      	movge	r3, r5
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bfc2      	ittt	gt
 8006fa2:	1aff      	subgt	r7, r7, r3
 8006fa4:	1aed      	subgt	r5, r5, r3
 8006fa6:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006faa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	dd17      	ble.n	8006fe0 <_strtod_l+0x738>
 8006fb0:	4659      	mov	r1, fp
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	f002 ff05 	bl	8009dc4 <__pow5mult>
 8006fba:	4683      	mov	fp, r0
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	f43f aeb1 	beq.w	8006d24 <_strtod_l+0x47c>
 8006fc2:	4601      	mov	r1, r0
 8006fc4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f002 fe54 	bl	8009c74 <__multiply>
 8006fcc:	900a      	str	r0, [sp, #40]	; 0x28
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f aea8 	beq.w	8006d24 <_strtod_l+0x47c>
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006fd8:	f002 fd36 	bl	8009a48 <_Bfree>
 8006fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fde:	931a      	str	r3, [sp, #104]	; 0x68
 8006fe0:	2f00      	cmp	r7, #0
 8006fe2:	f300 808f 	bgt.w	8007104 <_strtod_l+0x85c>
 8006fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	dd08      	ble.n	8006ffe <_strtod_l+0x756>
 8006fec:	4620      	mov	r0, r4
 8006fee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ff0:	9908      	ldr	r1, [sp, #32]
 8006ff2:	f002 fee7 	bl	8009dc4 <__pow5mult>
 8006ff6:	9008      	str	r0, [sp, #32]
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	f43f ae93 	beq.w	8006d24 <_strtod_l+0x47c>
 8006ffe:	2d00      	cmp	r5, #0
 8007000:	dd08      	ble.n	8007014 <_strtod_l+0x76c>
 8007002:	462a      	mov	r2, r5
 8007004:	4620      	mov	r0, r4
 8007006:	9908      	ldr	r1, [sp, #32]
 8007008:	f002 ff36 	bl	8009e78 <__lshift>
 800700c:	9008      	str	r0, [sp, #32]
 800700e:	2800      	cmp	r0, #0
 8007010:	f43f ae88 	beq.w	8006d24 <_strtod_l+0x47c>
 8007014:	f1ba 0f00 	cmp.w	sl, #0
 8007018:	dd08      	ble.n	800702c <_strtod_l+0x784>
 800701a:	4659      	mov	r1, fp
 800701c:	4652      	mov	r2, sl
 800701e:	4620      	mov	r0, r4
 8007020:	f002 ff2a 	bl	8009e78 <__lshift>
 8007024:	4683      	mov	fp, r0
 8007026:	2800      	cmp	r0, #0
 8007028:	f43f ae7c 	beq.w	8006d24 <_strtod_l+0x47c>
 800702c:	4620      	mov	r0, r4
 800702e:	9a08      	ldr	r2, [sp, #32]
 8007030:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007032:	f002 ffa9 	bl	8009f88 <__mdiff>
 8007036:	4606      	mov	r6, r0
 8007038:	2800      	cmp	r0, #0
 800703a:	f43f ae73 	beq.w	8006d24 <_strtod_l+0x47c>
 800703e:	2500      	movs	r5, #0
 8007040:	68c3      	ldr	r3, [r0, #12]
 8007042:	4659      	mov	r1, fp
 8007044:	60c5      	str	r5, [r0, #12]
 8007046:	930a      	str	r3, [sp, #40]	; 0x28
 8007048:	f002 ff82 	bl	8009f50 <__mcmp>
 800704c:	42a8      	cmp	r0, r5
 800704e:	da6b      	bge.n	8007128 <_strtod_l+0x880>
 8007050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007052:	ea53 0308 	orrs.w	r3, r3, r8
 8007056:	f040 808f 	bne.w	8007178 <_strtod_l+0x8d0>
 800705a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800705e:	2b00      	cmp	r3, #0
 8007060:	f040 808a 	bne.w	8007178 <_strtod_l+0x8d0>
 8007064:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007068:	0d1b      	lsrs	r3, r3, #20
 800706a:	051b      	lsls	r3, r3, #20
 800706c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007070:	f240 8082 	bls.w	8007178 <_strtod_l+0x8d0>
 8007074:	6973      	ldr	r3, [r6, #20]
 8007076:	b913      	cbnz	r3, 800707e <_strtod_l+0x7d6>
 8007078:	6933      	ldr	r3, [r6, #16]
 800707a:	2b01      	cmp	r3, #1
 800707c:	dd7c      	ble.n	8007178 <_strtod_l+0x8d0>
 800707e:	4631      	mov	r1, r6
 8007080:	2201      	movs	r2, #1
 8007082:	4620      	mov	r0, r4
 8007084:	f002 fef8 	bl	8009e78 <__lshift>
 8007088:	4659      	mov	r1, fp
 800708a:	4606      	mov	r6, r0
 800708c:	f002 ff60 	bl	8009f50 <__mcmp>
 8007090:	2800      	cmp	r0, #0
 8007092:	dd71      	ble.n	8007178 <_strtod_l+0x8d0>
 8007094:	9905      	ldr	r1, [sp, #20]
 8007096:	464b      	mov	r3, r9
 8007098:	4a21      	ldr	r2, [pc, #132]	; (8007120 <_strtod_l+0x878>)
 800709a:	2900      	cmp	r1, #0
 800709c:	f000 808d 	beq.w	80071ba <_strtod_l+0x912>
 80070a0:	ea02 0109 	and.w	r1, r2, r9
 80070a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80070a8:	f300 8087 	bgt.w	80071ba <_strtod_l+0x912>
 80070ac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80070b0:	f77f aea9 	ble.w	8006e06 <_strtod_l+0x55e>
 80070b4:	4640      	mov	r0, r8
 80070b6:	4649      	mov	r1, r9
 80070b8:	4b1a      	ldr	r3, [pc, #104]	; (8007124 <_strtod_l+0x87c>)
 80070ba:	2200      	movs	r2, #0
 80070bc:	f7f9 fa16 	bl	80004ec <__aeabi_dmul>
 80070c0:	4b17      	ldr	r3, [pc, #92]	; (8007120 <_strtod_l+0x878>)
 80070c2:	4680      	mov	r8, r0
 80070c4:	400b      	ands	r3, r1
 80070c6:	4689      	mov	r9, r1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f47f ae35 	bne.w	8006d38 <_strtod_l+0x490>
 80070ce:	2322      	movs	r3, #34	; 0x22
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	e631      	b.n	8006d38 <_strtod_l+0x490>
 80070d4:	f04f 32ff 	mov.w	r2, #4294967295
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	ea03 0808 	and.w	r8, r3, r8
 80070e0:	e6de      	b.n	8006ea0 <_strtod_l+0x5f8>
 80070e2:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80070e6:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80070ea:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80070ee:	37e2      	adds	r7, #226	; 0xe2
 80070f0:	fa01 f307 	lsl.w	r3, r1, r7
 80070f4:	9310      	str	r3, [sp, #64]	; 0x40
 80070f6:	9113      	str	r1, [sp, #76]	; 0x4c
 80070f8:	e745      	b.n	8006f86 <_strtod_l+0x6de>
 80070fa:	2300      	movs	r3, #0
 80070fc:	9310      	str	r3, [sp, #64]	; 0x40
 80070fe:	2301      	movs	r3, #1
 8007100:	9313      	str	r3, [sp, #76]	; 0x4c
 8007102:	e740      	b.n	8006f86 <_strtod_l+0x6de>
 8007104:	463a      	mov	r2, r7
 8007106:	4620      	mov	r0, r4
 8007108:	991a      	ldr	r1, [sp, #104]	; 0x68
 800710a:	f002 feb5 	bl	8009e78 <__lshift>
 800710e:	901a      	str	r0, [sp, #104]	; 0x68
 8007110:	2800      	cmp	r0, #0
 8007112:	f47f af68 	bne.w	8006fe6 <_strtod_l+0x73e>
 8007116:	e605      	b.n	8006d24 <_strtod_l+0x47c>
 8007118:	0800b3c0 	.word	0x0800b3c0
 800711c:	fffffc02 	.word	0xfffffc02
 8007120:	7ff00000 	.word	0x7ff00000
 8007124:	39500000 	.word	0x39500000
 8007128:	46ca      	mov	sl, r9
 800712a:	d165      	bne.n	80071f8 <_strtod_l+0x950>
 800712c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800712e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007132:	b352      	cbz	r2, 800718a <_strtod_l+0x8e2>
 8007134:	4a9e      	ldr	r2, [pc, #632]	; (80073b0 <_strtod_l+0xb08>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d12a      	bne.n	8007190 <_strtod_l+0x8e8>
 800713a:	9b05      	ldr	r3, [sp, #20]
 800713c:	4641      	mov	r1, r8
 800713e:	b1fb      	cbz	r3, 8007180 <_strtod_l+0x8d8>
 8007140:	4b9c      	ldr	r3, [pc, #624]	; (80073b4 <_strtod_l+0xb0c>)
 8007142:	f04f 32ff 	mov.w	r2, #4294967295
 8007146:	ea09 0303 	and.w	r3, r9, r3
 800714a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800714e:	d81a      	bhi.n	8007186 <_strtod_l+0x8de>
 8007150:	0d1b      	lsrs	r3, r3, #20
 8007152:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007156:	fa02 f303 	lsl.w	r3, r2, r3
 800715a:	4299      	cmp	r1, r3
 800715c:	d118      	bne.n	8007190 <_strtod_l+0x8e8>
 800715e:	4b96      	ldr	r3, [pc, #600]	; (80073b8 <_strtod_l+0xb10>)
 8007160:	459a      	cmp	sl, r3
 8007162:	d102      	bne.n	800716a <_strtod_l+0x8c2>
 8007164:	3101      	adds	r1, #1
 8007166:	f43f addd 	beq.w	8006d24 <_strtod_l+0x47c>
 800716a:	f04f 0800 	mov.w	r8, #0
 800716e:	4b91      	ldr	r3, [pc, #580]	; (80073b4 <_strtod_l+0xb0c>)
 8007170:	ea0a 0303 	and.w	r3, sl, r3
 8007174:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007178:	9b05      	ldr	r3, [sp, #20]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d19a      	bne.n	80070b4 <_strtod_l+0x80c>
 800717e:	e5db      	b.n	8006d38 <_strtod_l+0x490>
 8007180:	f04f 33ff 	mov.w	r3, #4294967295
 8007184:	e7e9      	b.n	800715a <_strtod_l+0x8b2>
 8007186:	4613      	mov	r3, r2
 8007188:	e7e7      	b.n	800715a <_strtod_l+0x8b2>
 800718a:	ea53 0308 	orrs.w	r3, r3, r8
 800718e:	d081      	beq.n	8007094 <_strtod_l+0x7ec>
 8007190:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007192:	b1e3      	cbz	r3, 80071ce <_strtod_l+0x926>
 8007194:	ea13 0f0a 	tst.w	r3, sl
 8007198:	d0ee      	beq.n	8007178 <_strtod_l+0x8d0>
 800719a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800719c:	4640      	mov	r0, r8
 800719e:	4649      	mov	r1, r9
 80071a0:	9a05      	ldr	r2, [sp, #20]
 80071a2:	b1c3      	cbz	r3, 80071d6 <_strtod_l+0x92e>
 80071a4:	f7ff fb5c 	bl	8006860 <sulp>
 80071a8:	4602      	mov	r2, r0
 80071aa:	460b      	mov	r3, r1
 80071ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80071ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80071b0:	f7f8 ffe6 	bl	8000180 <__adddf3>
 80071b4:	4680      	mov	r8, r0
 80071b6:	4689      	mov	r9, r1
 80071b8:	e7de      	b.n	8007178 <_strtod_l+0x8d0>
 80071ba:	4013      	ands	r3, r2
 80071bc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80071c0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80071c4:	f04f 38ff 	mov.w	r8, #4294967295
 80071c8:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80071cc:	e7d4      	b.n	8007178 <_strtod_l+0x8d0>
 80071ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071d0:	ea13 0f08 	tst.w	r3, r8
 80071d4:	e7e0      	b.n	8007198 <_strtod_l+0x8f0>
 80071d6:	f7ff fb43 	bl	8006860 <sulp>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	980c      	ldr	r0, [sp, #48]	; 0x30
 80071e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80071e2:	f7f8 ffcb 	bl	800017c <__aeabi_dsub>
 80071e6:	2200      	movs	r2, #0
 80071e8:	2300      	movs	r3, #0
 80071ea:	4680      	mov	r8, r0
 80071ec:	4689      	mov	r9, r1
 80071ee:	f7f9 fbe5 	bl	80009bc <__aeabi_dcmpeq>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d0c0      	beq.n	8007178 <_strtod_l+0x8d0>
 80071f6:	e606      	b.n	8006e06 <_strtod_l+0x55e>
 80071f8:	4659      	mov	r1, fp
 80071fa:	4630      	mov	r0, r6
 80071fc:	f003 f80e 	bl	800a21c <__ratio>
 8007200:	4602      	mov	r2, r0
 8007202:	460b      	mov	r3, r1
 8007204:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007208:	2200      	movs	r2, #0
 800720a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800720e:	f7f9 fbe9 	bl	80009e4 <__aeabi_dcmple>
 8007212:	2800      	cmp	r0, #0
 8007214:	d06f      	beq.n	80072f6 <_strtod_l+0xa4e>
 8007216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007218:	2b00      	cmp	r3, #0
 800721a:	d17c      	bne.n	8007316 <_strtod_l+0xa6e>
 800721c:	f1b8 0f00 	cmp.w	r8, #0
 8007220:	d159      	bne.n	80072d6 <_strtod_l+0xa2e>
 8007222:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007226:	2b00      	cmp	r3, #0
 8007228:	d17b      	bne.n	8007322 <_strtod_l+0xa7a>
 800722a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800722e:	2200      	movs	r2, #0
 8007230:	4b62      	ldr	r3, [pc, #392]	; (80073bc <_strtod_l+0xb14>)
 8007232:	f7f9 fbcd 	bl	80009d0 <__aeabi_dcmplt>
 8007236:	2800      	cmp	r0, #0
 8007238:	d15a      	bne.n	80072f0 <_strtod_l+0xa48>
 800723a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800723e:	2200      	movs	r2, #0
 8007240:	4b5f      	ldr	r3, [pc, #380]	; (80073c0 <_strtod_l+0xb18>)
 8007242:	f7f9 f953 	bl	80004ec <__aeabi_dmul>
 8007246:	4605      	mov	r5, r0
 8007248:	460f      	mov	r7, r1
 800724a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800724e:	9506      	str	r5, [sp, #24]
 8007250:	9307      	str	r3, [sp, #28]
 8007252:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007256:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800725a:	4b56      	ldr	r3, [pc, #344]	; (80073b4 <_strtod_l+0xb0c>)
 800725c:	4a55      	ldr	r2, [pc, #340]	; (80073b4 <_strtod_l+0xb0c>)
 800725e:	ea0a 0303 	and.w	r3, sl, r3
 8007262:	9313      	str	r3, [sp, #76]	; 0x4c
 8007264:	4b57      	ldr	r3, [pc, #348]	; (80073c4 <_strtod_l+0xb1c>)
 8007266:	ea0a 0202 	and.w	r2, sl, r2
 800726a:	429a      	cmp	r2, r3
 800726c:	f040 80b0 	bne.w	80073d0 <_strtod_l+0xb28>
 8007270:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007274:	4640      	mov	r0, r8
 8007276:	4649      	mov	r1, r9
 8007278:	f002 ff12 	bl	800a0a0 <__ulp>
 800727c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007280:	f7f9 f934 	bl	80004ec <__aeabi_dmul>
 8007284:	4642      	mov	r2, r8
 8007286:	464b      	mov	r3, r9
 8007288:	f7f8 ff7a 	bl	8000180 <__adddf3>
 800728c:	f8df a124 	ldr.w	sl, [pc, #292]	; 80073b4 <_strtod_l+0xb0c>
 8007290:	4a4d      	ldr	r2, [pc, #308]	; (80073c8 <_strtod_l+0xb20>)
 8007292:	ea01 0a0a 	and.w	sl, r1, sl
 8007296:	4592      	cmp	sl, r2
 8007298:	4680      	mov	r8, r0
 800729a:	d948      	bls.n	800732e <_strtod_l+0xa86>
 800729c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800729e:	4b46      	ldr	r3, [pc, #280]	; (80073b8 <_strtod_l+0xb10>)
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d103      	bne.n	80072ac <_strtod_l+0xa04>
 80072a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072a6:	3301      	adds	r3, #1
 80072a8:	f43f ad3c 	beq.w	8006d24 <_strtod_l+0x47c>
 80072ac:	f04f 38ff 	mov.w	r8, #4294967295
 80072b0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80073b8 <_strtod_l+0xb10>
 80072b4:	4620      	mov	r0, r4
 80072b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80072b8:	f002 fbc6 	bl	8009a48 <_Bfree>
 80072bc:	4620      	mov	r0, r4
 80072be:	9908      	ldr	r1, [sp, #32]
 80072c0:	f002 fbc2 	bl	8009a48 <_Bfree>
 80072c4:	4659      	mov	r1, fp
 80072c6:	4620      	mov	r0, r4
 80072c8:	f002 fbbe 	bl	8009a48 <_Bfree>
 80072cc:	4631      	mov	r1, r6
 80072ce:	4620      	mov	r0, r4
 80072d0:	f002 fbba 	bl	8009a48 <_Bfree>
 80072d4:	e605      	b.n	8006ee2 <_strtod_l+0x63a>
 80072d6:	f1b8 0f01 	cmp.w	r8, #1
 80072da:	d103      	bne.n	80072e4 <_strtod_l+0xa3c>
 80072dc:	f1b9 0f00 	cmp.w	r9, #0
 80072e0:	f43f ad91 	beq.w	8006e06 <_strtod_l+0x55e>
 80072e4:	2200      	movs	r2, #0
 80072e6:	4b39      	ldr	r3, [pc, #228]	; (80073cc <_strtod_l+0xb24>)
 80072e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80072ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072ee:	e016      	b.n	800731e <_strtod_l+0xa76>
 80072f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80072f2:	4f33      	ldr	r7, [pc, #204]	; (80073c0 <_strtod_l+0xb18>)
 80072f4:	e7a9      	b.n	800724a <_strtod_l+0x9a2>
 80072f6:	4b32      	ldr	r3, [pc, #200]	; (80073c0 <_strtod_l+0xb18>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072fe:	f7f9 f8f5 	bl	80004ec <__aeabi_dmul>
 8007302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007304:	4605      	mov	r5, r0
 8007306:	460f      	mov	r7, r1
 8007308:	2b00      	cmp	r3, #0
 800730a:	d09e      	beq.n	800724a <_strtod_l+0x9a2>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007314:	e79d      	b.n	8007252 <_strtod_l+0x9aa>
 8007316:	2200      	movs	r2, #0
 8007318:	4b28      	ldr	r3, [pc, #160]	; (80073bc <_strtod_l+0xb14>)
 800731a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800731e:	4f27      	ldr	r7, [pc, #156]	; (80073bc <_strtod_l+0xb14>)
 8007320:	e797      	b.n	8007252 <_strtod_l+0x9aa>
 8007322:	2200      	movs	r2, #0
 8007324:	4b29      	ldr	r3, [pc, #164]	; (80073cc <_strtod_l+0xb24>)
 8007326:	4645      	mov	r5, r8
 8007328:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800732c:	e7f7      	b.n	800731e <_strtod_l+0xa76>
 800732e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007332:	9b05      	ldr	r3, [sp, #20]
 8007334:	46ca      	mov	sl, r9
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1bc      	bne.n	80072b4 <_strtod_l+0xa0c>
 800733a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800733e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007340:	0d1b      	lsrs	r3, r3, #20
 8007342:	051b      	lsls	r3, r3, #20
 8007344:	429a      	cmp	r2, r3
 8007346:	d1b5      	bne.n	80072b4 <_strtod_l+0xa0c>
 8007348:	4628      	mov	r0, r5
 800734a:	4639      	mov	r1, r7
 800734c:	f7f9 ff10 	bl	8001170 <__aeabi_d2lz>
 8007350:	f7f9 f89e 	bl	8000490 <__aeabi_l2d>
 8007354:	4602      	mov	r2, r0
 8007356:	460b      	mov	r3, r1
 8007358:	4628      	mov	r0, r5
 800735a:	4639      	mov	r1, r7
 800735c:	f7f8 ff0e 	bl	800017c <__aeabi_dsub>
 8007360:	460b      	mov	r3, r1
 8007362:	4602      	mov	r2, r0
 8007364:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8007368:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800736c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800736e:	ea4a 0a08 	orr.w	sl, sl, r8
 8007372:	ea5a 0a03 	orrs.w	sl, sl, r3
 8007376:	d06c      	beq.n	8007452 <_strtod_l+0xbaa>
 8007378:	a309      	add	r3, pc, #36	; (adr r3, 80073a0 <_strtod_l+0xaf8>)
 800737a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737e:	f7f9 fb27 	bl	80009d0 <__aeabi_dcmplt>
 8007382:	2800      	cmp	r0, #0
 8007384:	f47f acd8 	bne.w	8006d38 <_strtod_l+0x490>
 8007388:	a307      	add	r3, pc, #28	; (adr r3, 80073a8 <_strtod_l+0xb00>)
 800738a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007392:	f7f9 fb3b 	bl	8000a0c <__aeabi_dcmpgt>
 8007396:	2800      	cmp	r0, #0
 8007398:	d08c      	beq.n	80072b4 <_strtod_l+0xa0c>
 800739a:	e4cd      	b.n	8006d38 <_strtod_l+0x490>
 800739c:	f3af 8000 	nop.w
 80073a0:	94a03595 	.word	0x94a03595
 80073a4:	3fdfffff 	.word	0x3fdfffff
 80073a8:	35afe535 	.word	0x35afe535
 80073ac:	3fe00000 	.word	0x3fe00000
 80073b0:	000fffff 	.word	0x000fffff
 80073b4:	7ff00000 	.word	0x7ff00000
 80073b8:	7fefffff 	.word	0x7fefffff
 80073bc:	3ff00000 	.word	0x3ff00000
 80073c0:	3fe00000 	.word	0x3fe00000
 80073c4:	7fe00000 	.word	0x7fe00000
 80073c8:	7c9fffff 	.word	0x7c9fffff
 80073cc:	bff00000 	.word	0xbff00000
 80073d0:	9b05      	ldr	r3, [sp, #20]
 80073d2:	b333      	cbz	r3, 8007422 <_strtod_l+0xb7a>
 80073d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80073da:	d822      	bhi.n	8007422 <_strtod_l+0xb7a>
 80073dc:	a328      	add	r3, pc, #160	; (adr r3, 8007480 <_strtod_l+0xbd8>)
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	4628      	mov	r0, r5
 80073e4:	4639      	mov	r1, r7
 80073e6:	f7f9 fafd 	bl	80009e4 <__aeabi_dcmple>
 80073ea:	b1a0      	cbz	r0, 8007416 <_strtod_l+0xb6e>
 80073ec:	4639      	mov	r1, r7
 80073ee:	4628      	mov	r0, r5
 80073f0:	f7f9 fb54 	bl	8000a9c <__aeabi_d2uiz>
 80073f4:	2801      	cmp	r0, #1
 80073f6:	bf38      	it	cc
 80073f8:	2001      	movcc	r0, #1
 80073fa:	f7f8 fffd 	bl	80003f8 <__aeabi_ui2d>
 80073fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007400:	4605      	mov	r5, r0
 8007402:	460f      	mov	r7, r1
 8007404:	bb03      	cbnz	r3, 8007448 <_strtod_l+0xba0>
 8007406:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800740a:	9014      	str	r0, [sp, #80]	; 0x50
 800740c:	9315      	str	r3, [sp, #84]	; 0x54
 800740e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007412:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007416:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007418:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800741a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800741e:	1a9b      	subs	r3, r3, r2
 8007420:	9311      	str	r3, [sp, #68]	; 0x44
 8007422:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007424:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007426:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800742a:	f002 fe39 	bl	800a0a0 <__ulp>
 800742e:	4602      	mov	r2, r0
 8007430:	460b      	mov	r3, r1
 8007432:	4640      	mov	r0, r8
 8007434:	4649      	mov	r1, r9
 8007436:	f7f9 f859 	bl	80004ec <__aeabi_dmul>
 800743a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800743c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800743e:	f7f8 fe9f 	bl	8000180 <__adddf3>
 8007442:	4680      	mov	r8, r0
 8007444:	4689      	mov	r9, r1
 8007446:	e774      	b.n	8007332 <_strtod_l+0xa8a>
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007450:	e7dd      	b.n	800740e <_strtod_l+0xb66>
 8007452:	a30d      	add	r3, pc, #52	; (adr r3, 8007488 <_strtod_l+0xbe0>)
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	f7f9 faba 	bl	80009d0 <__aeabi_dcmplt>
 800745c:	e79b      	b.n	8007396 <_strtod_l+0xaee>
 800745e:	2300      	movs	r3, #0
 8007460:	930e      	str	r3, [sp, #56]	; 0x38
 8007462:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007464:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	f7ff ba5b 	b.w	8006922 <_strtod_l+0x7a>
 800746c:	2a65      	cmp	r2, #101	; 0x65
 800746e:	f43f ab52 	beq.w	8006b16 <_strtod_l+0x26e>
 8007472:	2a45      	cmp	r2, #69	; 0x45
 8007474:	f43f ab4f 	beq.w	8006b16 <_strtod_l+0x26e>
 8007478:	2301      	movs	r3, #1
 800747a:	f7ff bb87 	b.w	8006b8c <_strtod_l+0x2e4>
 800747e:	bf00      	nop
 8007480:	ffc00000 	.word	0xffc00000
 8007484:	41dfffff 	.word	0x41dfffff
 8007488:	94a03595 	.word	0x94a03595
 800748c:	3fcfffff 	.word	0x3fcfffff

08007490 <strtod>:
 8007490:	460a      	mov	r2, r1
 8007492:	4601      	mov	r1, r0
 8007494:	4802      	ldr	r0, [pc, #8]	; (80074a0 <strtod+0x10>)
 8007496:	4b03      	ldr	r3, [pc, #12]	; (80074a4 <strtod+0x14>)
 8007498:	6800      	ldr	r0, [r0, #0]
 800749a:	f7ff ba05 	b.w	80068a8 <_strtod_l>
 800749e:	bf00      	nop
 80074a0:	200001d4 	.word	0x200001d4
 80074a4:	2000001c 	.word	0x2000001c

080074a8 <_strtol_l.constprop.0>:
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074ae:	4686      	mov	lr, r0
 80074b0:	4690      	mov	r8, r2
 80074b2:	d001      	beq.n	80074b8 <_strtol_l.constprop.0+0x10>
 80074b4:	2b24      	cmp	r3, #36	; 0x24
 80074b6:	d906      	bls.n	80074c6 <_strtol_l.constprop.0+0x1e>
 80074b8:	f000 ff58 	bl	800836c <__errno>
 80074bc:	2316      	movs	r3, #22
 80074be:	6003      	str	r3, [r0, #0]
 80074c0:	2000      	movs	r0, #0
 80074c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c6:	460d      	mov	r5, r1
 80074c8:	4835      	ldr	r0, [pc, #212]	; (80075a0 <_strtol_l.constprop.0+0xf8>)
 80074ca:	462a      	mov	r2, r5
 80074cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074d0:	5d06      	ldrb	r6, [r0, r4]
 80074d2:	f016 0608 	ands.w	r6, r6, #8
 80074d6:	d1f8      	bne.n	80074ca <_strtol_l.constprop.0+0x22>
 80074d8:	2c2d      	cmp	r4, #45	; 0x2d
 80074da:	d12e      	bne.n	800753a <_strtol_l.constprop.0+0x92>
 80074dc:	2601      	movs	r6, #1
 80074de:	782c      	ldrb	r4, [r5, #0]
 80074e0:	1c95      	adds	r5, r2, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d057      	beq.n	8007596 <_strtol_l.constprop.0+0xee>
 80074e6:	2b10      	cmp	r3, #16
 80074e8:	d109      	bne.n	80074fe <_strtol_l.constprop.0+0x56>
 80074ea:	2c30      	cmp	r4, #48	; 0x30
 80074ec:	d107      	bne.n	80074fe <_strtol_l.constprop.0+0x56>
 80074ee:	782a      	ldrb	r2, [r5, #0]
 80074f0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80074f4:	2a58      	cmp	r2, #88	; 0x58
 80074f6:	d149      	bne.n	800758c <_strtol_l.constprop.0+0xe4>
 80074f8:	2310      	movs	r3, #16
 80074fa:	786c      	ldrb	r4, [r5, #1]
 80074fc:	3502      	adds	r5, #2
 80074fe:	2200      	movs	r2, #0
 8007500:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007504:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007508:	fbbc f9f3 	udiv	r9, ip, r3
 800750c:	4610      	mov	r0, r2
 800750e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007512:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007516:	2f09      	cmp	r7, #9
 8007518:	d814      	bhi.n	8007544 <_strtol_l.constprop.0+0x9c>
 800751a:	463c      	mov	r4, r7
 800751c:	42a3      	cmp	r3, r4
 800751e:	dd20      	ble.n	8007562 <_strtol_l.constprop.0+0xba>
 8007520:	1c57      	adds	r7, r2, #1
 8007522:	d007      	beq.n	8007534 <_strtol_l.constprop.0+0x8c>
 8007524:	4581      	cmp	r9, r0
 8007526:	d319      	bcc.n	800755c <_strtol_l.constprop.0+0xb4>
 8007528:	d101      	bne.n	800752e <_strtol_l.constprop.0+0x86>
 800752a:	45a2      	cmp	sl, r4
 800752c:	db16      	blt.n	800755c <_strtol_l.constprop.0+0xb4>
 800752e:	2201      	movs	r2, #1
 8007530:	fb00 4003 	mla	r0, r0, r3, r4
 8007534:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007538:	e7eb      	b.n	8007512 <_strtol_l.constprop.0+0x6a>
 800753a:	2c2b      	cmp	r4, #43	; 0x2b
 800753c:	bf04      	itt	eq
 800753e:	782c      	ldrbeq	r4, [r5, #0]
 8007540:	1c95      	addeq	r5, r2, #2
 8007542:	e7ce      	b.n	80074e2 <_strtol_l.constprop.0+0x3a>
 8007544:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007548:	2f19      	cmp	r7, #25
 800754a:	d801      	bhi.n	8007550 <_strtol_l.constprop.0+0xa8>
 800754c:	3c37      	subs	r4, #55	; 0x37
 800754e:	e7e5      	b.n	800751c <_strtol_l.constprop.0+0x74>
 8007550:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007554:	2f19      	cmp	r7, #25
 8007556:	d804      	bhi.n	8007562 <_strtol_l.constprop.0+0xba>
 8007558:	3c57      	subs	r4, #87	; 0x57
 800755a:	e7df      	b.n	800751c <_strtol_l.constprop.0+0x74>
 800755c:	f04f 32ff 	mov.w	r2, #4294967295
 8007560:	e7e8      	b.n	8007534 <_strtol_l.constprop.0+0x8c>
 8007562:	1c53      	adds	r3, r2, #1
 8007564:	d108      	bne.n	8007578 <_strtol_l.constprop.0+0xd0>
 8007566:	2322      	movs	r3, #34	; 0x22
 8007568:	4660      	mov	r0, ip
 800756a:	f8ce 3000 	str.w	r3, [lr]
 800756e:	f1b8 0f00 	cmp.w	r8, #0
 8007572:	d0a6      	beq.n	80074c2 <_strtol_l.constprop.0+0x1a>
 8007574:	1e69      	subs	r1, r5, #1
 8007576:	e006      	b.n	8007586 <_strtol_l.constprop.0+0xde>
 8007578:	b106      	cbz	r6, 800757c <_strtol_l.constprop.0+0xd4>
 800757a:	4240      	negs	r0, r0
 800757c:	f1b8 0f00 	cmp.w	r8, #0
 8007580:	d09f      	beq.n	80074c2 <_strtol_l.constprop.0+0x1a>
 8007582:	2a00      	cmp	r2, #0
 8007584:	d1f6      	bne.n	8007574 <_strtol_l.constprop.0+0xcc>
 8007586:	f8c8 1000 	str.w	r1, [r8]
 800758a:	e79a      	b.n	80074c2 <_strtol_l.constprop.0+0x1a>
 800758c:	2430      	movs	r4, #48	; 0x30
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1b5      	bne.n	80074fe <_strtol_l.constprop.0+0x56>
 8007592:	2308      	movs	r3, #8
 8007594:	e7b3      	b.n	80074fe <_strtol_l.constprop.0+0x56>
 8007596:	2c30      	cmp	r4, #48	; 0x30
 8007598:	d0a9      	beq.n	80074ee <_strtol_l.constprop.0+0x46>
 800759a:	230a      	movs	r3, #10
 800759c:	e7af      	b.n	80074fe <_strtol_l.constprop.0+0x56>
 800759e:	bf00      	nop
 80075a0:	0800b3e9 	.word	0x0800b3e9

080075a4 <strtol>:
 80075a4:	4613      	mov	r3, r2
 80075a6:	460a      	mov	r2, r1
 80075a8:	4601      	mov	r1, r0
 80075aa:	4802      	ldr	r0, [pc, #8]	; (80075b4 <strtol+0x10>)
 80075ac:	6800      	ldr	r0, [r0, #0]
 80075ae:	f7ff bf7b 	b.w	80074a8 <_strtol_l.constprop.0>
 80075b2:	bf00      	nop
 80075b4:	200001d4 	.word	0x200001d4

080075b8 <__cvt>:
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075be:	461f      	mov	r7, r3
 80075c0:	bfbb      	ittet	lt
 80075c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80075c6:	461f      	movlt	r7, r3
 80075c8:	2300      	movge	r3, #0
 80075ca:	232d      	movlt	r3, #45	; 0x2d
 80075cc:	b088      	sub	sp, #32
 80075ce:	4614      	mov	r4, r2
 80075d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80075d4:	7013      	strb	r3, [r2, #0]
 80075d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80075dc:	f023 0820 	bic.w	r8, r3, #32
 80075e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075e4:	d005      	beq.n	80075f2 <__cvt+0x3a>
 80075e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80075ea:	d100      	bne.n	80075ee <__cvt+0x36>
 80075ec:	3501      	adds	r5, #1
 80075ee:	2302      	movs	r3, #2
 80075f0:	e000      	b.n	80075f4 <__cvt+0x3c>
 80075f2:	2303      	movs	r3, #3
 80075f4:	aa07      	add	r2, sp, #28
 80075f6:	9204      	str	r2, [sp, #16]
 80075f8:	aa06      	add	r2, sp, #24
 80075fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80075fe:	e9cd 3500 	strd	r3, r5, [sp]
 8007602:	4622      	mov	r2, r4
 8007604:	463b      	mov	r3, r7
 8007606:	f000 ff93 	bl	8008530 <_dtoa_r>
 800760a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800760e:	4606      	mov	r6, r0
 8007610:	d102      	bne.n	8007618 <__cvt+0x60>
 8007612:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007614:	07db      	lsls	r3, r3, #31
 8007616:	d522      	bpl.n	800765e <__cvt+0xa6>
 8007618:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800761c:	eb06 0905 	add.w	r9, r6, r5
 8007620:	d110      	bne.n	8007644 <__cvt+0x8c>
 8007622:	7833      	ldrb	r3, [r6, #0]
 8007624:	2b30      	cmp	r3, #48	; 0x30
 8007626:	d10a      	bne.n	800763e <__cvt+0x86>
 8007628:	2200      	movs	r2, #0
 800762a:	2300      	movs	r3, #0
 800762c:	4620      	mov	r0, r4
 800762e:	4639      	mov	r1, r7
 8007630:	f7f9 f9c4 	bl	80009bc <__aeabi_dcmpeq>
 8007634:	b918      	cbnz	r0, 800763e <__cvt+0x86>
 8007636:	f1c5 0501 	rsb	r5, r5, #1
 800763a:	f8ca 5000 	str.w	r5, [sl]
 800763e:	f8da 3000 	ldr.w	r3, [sl]
 8007642:	4499      	add	r9, r3
 8007644:	2200      	movs	r2, #0
 8007646:	2300      	movs	r3, #0
 8007648:	4620      	mov	r0, r4
 800764a:	4639      	mov	r1, r7
 800764c:	f7f9 f9b6 	bl	80009bc <__aeabi_dcmpeq>
 8007650:	b108      	cbz	r0, 8007656 <__cvt+0x9e>
 8007652:	f8cd 901c 	str.w	r9, [sp, #28]
 8007656:	2230      	movs	r2, #48	; 0x30
 8007658:	9b07      	ldr	r3, [sp, #28]
 800765a:	454b      	cmp	r3, r9
 800765c:	d307      	bcc.n	800766e <__cvt+0xb6>
 800765e:	4630      	mov	r0, r6
 8007660:	9b07      	ldr	r3, [sp, #28]
 8007662:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007664:	1b9b      	subs	r3, r3, r6
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	b008      	add	sp, #32
 800766a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800766e:	1c59      	adds	r1, r3, #1
 8007670:	9107      	str	r1, [sp, #28]
 8007672:	701a      	strb	r2, [r3, #0]
 8007674:	e7f0      	b.n	8007658 <__cvt+0xa0>

08007676 <__exponent>:
 8007676:	4603      	mov	r3, r0
 8007678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800767a:	2900      	cmp	r1, #0
 800767c:	f803 2b02 	strb.w	r2, [r3], #2
 8007680:	bfb6      	itet	lt
 8007682:	222d      	movlt	r2, #45	; 0x2d
 8007684:	222b      	movge	r2, #43	; 0x2b
 8007686:	4249      	neglt	r1, r1
 8007688:	2909      	cmp	r1, #9
 800768a:	7042      	strb	r2, [r0, #1]
 800768c:	dd2a      	ble.n	80076e4 <__exponent+0x6e>
 800768e:	f10d 0207 	add.w	r2, sp, #7
 8007692:	4617      	mov	r7, r2
 8007694:	260a      	movs	r6, #10
 8007696:	fb91 f5f6 	sdiv	r5, r1, r6
 800769a:	4694      	mov	ip, r2
 800769c:	fb06 1415 	mls	r4, r6, r5, r1
 80076a0:	3430      	adds	r4, #48	; 0x30
 80076a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80076a6:	460c      	mov	r4, r1
 80076a8:	2c63      	cmp	r4, #99	; 0x63
 80076aa:	4629      	mov	r1, r5
 80076ac:	f102 32ff 	add.w	r2, r2, #4294967295
 80076b0:	dcf1      	bgt.n	8007696 <__exponent+0x20>
 80076b2:	3130      	adds	r1, #48	; 0x30
 80076b4:	f1ac 0402 	sub.w	r4, ip, #2
 80076b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80076bc:	4622      	mov	r2, r4
 80076be:	1c41      	adds	r1, r0, #1
 80076c0:	42ba      	cmp	r2, r7
 80076c2:	d30a      	bcc.n	80076da <__exponent+0x64>
 80076c4:	f10d 0209 	add.w	r2, sp, #9
 80076c8:	eba2 020c 	sub.w	r2, r2, ip
 80076cc:	42bc      	cmp	r4, r7
 80076ce:	bf88      	it	hi
 80076d0:	2200      	movhi	r2, #0
 80076d2:	4413      	add	r3, r2
 80076d4:	1a18      	subs	r0, r3, r0
 80076d6:	b003      	add	sp, #12
 80076d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80076de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80076e2:	e7ed      	b.n	80076c0 <__exponent+0x4a>
 80076e4:	2330      	movs	r3, #48	; 0x30
 80076e6:	3130      	adds	r1, #48	; 0x30
 80076e8:	7083      	strb	r3, [r0, #2]
 80076ea:	70c1      	strb	r1, [r0, #3]
 80076ec:	1d03      	adds	r3, r0, #4
 80076ee:	e7f1      	b.n	80076d4 <__exponent+0x5e>

080076f0 <_printf_float>:
 80076f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f4:	b091      	sub	sp, #68	; 0x44
 80076f6:	460c      	mov	r4, r1
 80076f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80076fc:	4616      	mov	r6, r2
 80076fe:	461f      	mov	r7, r3
 8007700:	4605      	mov	r5, r0
 8007702:	f000 fde9 	bl	80082d8 <_localeconv_r>
 8007706:	6803      	ldr	r3, [r0, #0]
 8007708:	4618      	mov	r0, r3
 800770a:	9309      	str	r3, [sp, #36]	; 0x24
 800770c:	f7f8 fd2a 	bl	8000164 <strlen>
 8007710:	2300      	movs	r3, #0
 8007712:	930e      	str	r3, [sp, #56]	; 0x38
 8007714:	f8d8 3000 	ldr.w	r3, [r8]
 8007718:	900a      	str	r0, [sp, #40]	; 0x28
 800771a:	3307      	adds	r3, #7
 800771c:	f023 0307 	bic.w	r3, r3, #7
 8007720:	f103 0208 	add.w	r2, r3, #8
 8007724:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007728:	f8d4 b000 	ldr.w	fp, [r4]
 800772c:	f8c8 2000 	str.w	r2, [r8]
 8007730:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007734:	4652      	mov	r2, sl
 8007736:	4643      	mov	r3, r8
 8007738:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800773c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007740:	930b      	str	r3, [sp, #44]	; 0x2c
 8007742:	f04f 32ff 	mov.w	r2, #4294967295
 8007746:	4650      	mov	r0, sl
 8007748:	4b9c      	ldr	r3, [pc, #624]	; (80079bc <_printf_float+0x2cc>)
 800774a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800774c:	f7f9 f968 	bl	8000a20 <__aeabi_dcmpun>
 8007750:	bb70      	cbnz	r0, 80077b0 <_printf_float+0xc0>
 8007752:	f04f 32ff 	mov.w	r2, #4294967295
 8007756:	4650      	mov	r0, sl
 8007758:	4b98      	ldr	r3, [pc, #608]	; (80079bc <_printf_float+0x2cc>)
 800775a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800775c:	f7f9 f942 	bl	80009e4 <__aeabi_dcmple>
 8007760:	bb30      	cbnz	r0, 80077b0 <_printf_float+0xc0>
 8007762:	2200      	movs	r2, #0
 8007764:	2300      	movs	r3, #0
 8007766:	4650      	mov	r0, sl
 8007768:	4641      	mov	r1, r8
 800776a:	f7f9 f931 	bl	80009d0 <__aeabi_dcmplt>
 800776e:	b110      	cbz	r0, 8007776 <_printf_float+0x86>
 8007770:	232d      	movs	r3, #45	; 0x2d
 8007772:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007776:	4a92      	ldr	r2, [pc, #584]	; (80079c0 <_printf_float+0x2d0>)
 8007778:	4b92      	ldr	r3, [pc, #584]	; (80079c4 <_printf_float+0x2d4>)
 800777a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800777e:	bf94      	ite	ls
 8007780:	4690      	movls	r8, r2
 8007782:	4698      	movhi	r8, r3
 8007784:	2303      	movs	r3, #3
 8007786:	f04f 0a00 	mov.w	sl, #0
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	f02b 0304 	bic.w	r3, fp, #4
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	4633      	mov	r3, r6
 8007794:	4621      	mov	r1, r4
 8007796:	4628      	mov	r0, r5
 8007798:	9700      	str	r7, [sp, #0]
 800779a:	aa0f      	add	r2, sp, #60	; 0x3c
 800779c:	f000 f9d6 	bl	8007b4c <_printf_common>
 80077a0:	3001      	adds	r0, #1
 80077a2:	f040 8090 	bne.w	80078c6 <_printf_float+0x1d6>
 80077a6:	f04f 30ff 	mov.w	r0, #4294967295
 80077aa:	b011      	add	sp, #68	; 0x44
 80077ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b0:	4652      	mov	r2, sl
 80077b2:	4643      	mov	r3, r8
 80077b4:	4650      	mov	r0, sl
 80077b6:	4641      	mov	r1, r8
 80077b8:	f7f9 f932 	bl	8000a20 <__aeabi_dcmpun>
 80077bc:	b148      	cbz	r0, 80077d2 <_printf_float+0xe2>
 80077be:	f1b8 0f00 	cmp.w	r8, #0
 80077c2:	bfb8      	it	lt
 80077c4:	232d      	movlt	r3, #45	; 0x2d
 80077c6:	4a80      	ldr	r2, [pc, #512]	; (80079c8 <_printf_float+0x2d8>)
 80077c8:	bfb8      	it	lt
 80077ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80077ce:	4b7f      	ldr	r3, [pc, #508]	; (80079cc <_printf_float+0x2dc>)
 80077d0:	e7d3      	b.n	800777a <_printf_float+0x8a>
 80077d2:	6863      	ldr	r3, [r4, #4]
 80077d4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	d142      	bne.n	8007862 <_printf_float+0x172>
 80077dc:	2306      	movs	r3, #6
 80077de:	6063      	str	r3, [r4, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	9206      	str	r2, [sp, #24]
 80077e4:	aa0e      	add	r2, sp, #56	; 0x38
 80077e6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80077ea:	aa0d      	add	r2, sp, #52	; 0x34
 80077ec:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80077f0:	9203      	str	r2, [sp, #12]
 80077f2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80077f6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80077fa:	6023      	str	r3, [r4, #0]
 80077fc:	6863      	ldr	r3, [r4, #4]
 80077fe:	4652      	mov	r2, sl
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	4628      	mov	r0, r5
 8007804:	4643      	mov	r3, r8
 8007806:	910b      	str	r1, [sp, #44]	; 0x2c
 8007808:	f7ff fed6 	bl	80075b8 <__cvt>
 800780c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800780e:	4680      	mov	r8, r0
 8007810:	2947      	cmp	r1, #71	; 0x47
 8007812:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007814:	d108      	bne.n	8007828 <_printf_float+0x138>
 8007816:	1cc8      	adds	r0, r1, #3
 8007818:	db02      	blt.n	8007820 <_printf_float+0x130>
 800781a:	6863      	ldr	r3, [r4, #4]
 800781c:	4299      	cmp	r1, r3
 800781e:	dd40      	ble.n	80078a2 <_printf_float+0x1b2>
 8007820:	f1a9 0902 	sub.w	r9, r9, #2
 8007824:	fa5f f989 	uxtb.w	r9, r9
 8007828:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800782c:	d81f      	bhi.n	800786e <_printf_float+0x17e>
 800782e:	464a      	mov	r2, r9
 8007830:	3901      	subs	r1, #1
 8007832:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007836:	910d      	str	r1, [sp, #52]	; 0x34
 8007838:	f7ff ff1d 	bl	8007676 <__exponent>
 800783c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800783e:	4682      	mov	sl, r0
 8007840:	1813      	adds	r3, r2, r0
 8007842:	2a01      	cmp	r2, #1
 8007844:	6123      	str	r3, [r4, #16]
 8007846:	dc02      	bgt.n	800784e <_printf_float+0x15e>
 8007848:	6822      	ldr	r2, [r4, #0]
 800784a:	07d2      	lsls	r2, r2, #31
 800784c:	d501      	bpl.n	8007852 <_printf_float+0x162>
 800784e:	3301      	adds	r3, #1
 8007850:	6123      	str	r3, [r4, #16]
 8007852:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007856:	2b00      	cmp	r3, #0
 8007858:	d09b      	beq.n	8007792 <_printf_float+0xa2>
 800785a:	232d      	movs	r3, #45	; 0x2d
 800785c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007860:	e797      	b.n	8007792 <_printf_float+0xa2>
 8007862:	2947      	cmp	r1, #71	; 0x47
 8007864:	d1bc      	bne.n	80077e0 <_printf_float+0xf0>
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1ba      	bne.n	80077e0 <_printf_float+0xf0>
 800786a:	2301      	movs	r3, #1
 800786c:	e7b7      	b.n	80077de <_printf_float+0xee>
 800786e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007872:	d118      	bne.n	80078a6 <_printf_float+0x1b6>
 8007874:	2900      	cmp	r1, #0
 8007876:	6863      	ldr	r3, [r4, #4]
 8007878:	dd0b      	ble.n	8007892 <_printf_float+0x1a2>
 800787a:	6121      	str	r1, [r4, #16]
 800787c:	b913      	cbnz	r3, 8007884 <_printf_float+0x194>
 800787e:	6822      	ldr	r2, [r4, #0]
 8007880:	07d0      	lsls	r0, r2, #31
 8007882:	d502      	bpl.n	800788a <_printf_float+0x19a>
 8007884:	3301      	adds	r3, #1
 8007886:	440b      	add	r3, r1
 8007888:	6123      	str	r3, [r4, #16]
 800788a:	f04f 0a00 	mov.w	sl, #0
 800788e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007890:	e7df      	b.n	8007852 <_printf_float+0x162>
 8007892:	b913      	cbnz	r3, 800789a <_printf_float+0x1aa>
 8007894:	6822      	ldr	r2, [r4, #0]
 8007896:	07d2      	lsls	r2, r2, #31
 8007898:	d501      	bpl.n	800789e <_printf_float+0x1ae>
 800789a:	3302      	adds	r3, #2
 800789c:	e7f4      	b.n	8007888 <_printf_float+0x198>
 800789e:	2301      	movs	r3, #1
 80078a0:	e7f2      	b.n	8007888 <_printf_float+0x198>
 80078a2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80078a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078a8:	4299      	cmp	r1, r3
 80078aa:	db05      	blt.n	80078b8 <_printf_float+0x1c8>
 80078ac:	6823      	ldr	r3, [r4, #0]
 80078ae:	6121      	str	r1, [r4, #16]
 80078b0:	07d8      	lsls	r0, r3, #31
 80078b2:	d5ea      	bpl.n	800788a <_printf_float+0x19a>
 80078b4:	1c4b      	adds	r3, r1, #1
 80078b6:	e7e7      	b.n	8007888 <_printf_float+0x198>
 80078b8:	2900      	cmp	r1, #0
 80078ba:	bfcc      	ite	gt
 80078bc:	2201      	movgt	r2, #1
 80078be:	f1c1 0202 	rsble	r2, r1, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	e7e0      	b.n	8007888 <_printf_float+0x198>
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	055a      	lsls	r2, r3, #21
 80078ca:	d407      	bmi.n	80078dc <_printf_float+0x1ec>
 80078cc:	6923      	ldr	r3, [r4, #16]
 80078ce:	4642      	mov	r2, r8
 80078d0:	4631      	mov	r1, r6
 80078d2:	4628      	mov	r0, r5
 80078d4:	47b8      	blx	r7
 80078d6:	3001      	adds	r0, #1
 80078d8:	d12b      	bne.n	8007932 <_printf_float+0x242>
 80078da:	e764      	b.n	80077a6 <_printf_float+0xb6>
 80078dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80078e0:	f240 80dd 	bls.w	8007a9e <_printf_float+0x3ae>
 80078e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078e8:	2200      	movs	r2, #0
 80078ea:	2300      	movs	r3, #0
 80078ec:	f7f9 f866 	bl	80009bc <__aeabi_dcmpeq>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d033      	beq.n	800795c <_printf_float+0x26c>
 80078f4:	2301      	movs	r3, #1
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	4a35      	ldr	r2, [pc, #212]	; (80079d0 <_printf_float+0x2e0>)
 80078fc:	47b8      	blx	r7
 80078fe:	3001      	adds	r0, #1
 8007900:	f43f af51 	beq.w	80077a6 <_printf_float+0xb6>
 8007904:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007908:	429a      	cmp	r2, r3
 800790a:	db02      	blt.n	8007912 <_printf_float+0x222>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	07d8      	lsls	r0, r3, #31
 8007910:	d50f      	bpl.n	8007932 <_printf_float+0x242>
 8007912:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007916:	4631      	mov	r1, r6
 8007918:	4628      	mov	r0, r5
 800791a:	47b8      	blx	r7
 800791c:	3001      	adds	r0, #1
 800791e:	f43f af42 	beq.w	80077a6 <_printf_float+0xb6>
 8007922:	f04f 0800 	mov.w	r8, #0
 8007926:	f104 091a 	add.w	r9, r4, #26
 800792a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800792c:	3b01      	subs	r3, #1
 800792e:	4543      	cmp	r3, r8
 8007930:	dc09      	bgt.n	8007946 <_printf_float+0x256>
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	079b      	lsls	r3, r3, #30
 8007936:	f100 8104 	bmi.w	8007b42 <_printf_float+0x452>
 800793a:	68e0      	ldr	r0, [r4, #12]
 800793c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800793e:	4298      	cmp	r0, r3
 8007940:	bfb8      	it	lt
 8007942:	4618      	movlt	r0, r3
 8007944:	e731      	b.n	80077aa <_printf_float+0xba>
 8007946:	2301      	movs	r3, #1
 8007948:	464a      	mov	r2, r9
 800794a:	4631      	mov	r1, r6
 800794c:	4628      	mov	r0, r5
 800794e:	47b8      	blx	r7
 8007950:	3001      	adds	r0, #1
 8007952:	f43f af28 	beq.w	80077a6 <_printf_float+0xb6>
 8007956:	f108 0801 	add.w	r8, r8, #1
 800795a:	e7e6      	b.n	800792a <_printf_float+0x23a>
 800795c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800795e:	2b00      	cmp	r3, #0
 8007960:	dc38      	bgt.n	80079d4 <_printf_float+0x2e4>
 8007962:	2301      	movs	r3, #1
 8007964:	4631      	mov	r1, r6
 8007966:	4628      	mov	r0, r5
 8007968:	4a19      	ldr	r2, [pc, #100]	; (80079d0 <_printf_float+0x2e0>)
 800796a:	47b8      	blx	r7
 800796c:	3001      	adds	r0, #1
 800796e:	f43f af1a 	beq.w	80077a6 <_printf_float+0xb6>
 8007972:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007976:	4313      	orrs	r3, r2
 8007978:	d102      	bne.n	8007980 <_printf_float+0x290>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	07d9      	lsls	r1, r3, #31
 800797e:	d5d8      	bpl.n	8007932 <_printf_float+0x242>
 8007980:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007984:	4631      	mov	r1, r6
 8007986:	4628      	mov	r0, r5
 8007988:	47b8      	blx	r7
 800798a:	3001      	adds	r0, #1
 800798c:	f43f af0b 	beq.w	80077a6 <_printf_float+0xb6>
 8007990:	f04f 0900 	mov.w	r9, #0
 8007994:	f104 0a1a 	add.w	sl, r4, #26
 8007998:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800799a:	425b      	negs	r3, r3
 800799c:	454b      	cmp	r3, r9
 800799e:	dc01      	bgt.n	80079a4 <_printf_float+0x2b4>
 80079a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079a2:	e794      	b.n	80078ce <_printf_float+0x1de>
 80079a4:	2301      	movs	r3, #1
 80079a6:	4652      	mov	r2, sl
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	f43f aef9 	beq.w	80077a6 <_printf_float+0xb6>
 80079b4:	f109 0901 	add.w	r9, r9, #1
 80079b8:	e7ee      	b.n	8007998 <_printf_float+0x2a8>
 80079ba:	bf00      	nop
 80079bc:	7fefffff 	.word	0x7fefffff
 80079c0:	0800b4e9 	.word	0x0800b4e9
 80079c4:	0800b4ed 	.word	0x0800b4ed
 80079c8:	0800b4f1 	.word	0x0800b4f1
 80079cc:	0800b4f5 	.word	0x0800b4f5
 80079d0:	0800b2a9 	.word	0x0800b2a9
 80079d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079d8:	429a      	cmp	r2, r3
 80079da:	bfa8      	it	ge
 80079dc:	461a      	movge	r2, r3
 80079de:	2a00      	cmp	r2, #0
 80079e0:	4691      	mov	r9, r2
 80079e2:	dc37      	bgt.n	8007a54 <_printf_float+0x364>
 80079e4:	f04f 0b00 	mov.w	fp, #0
 80079e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079ec:	f104 021a 	add.w	r2, r4, #26
 80079f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80079f4:	ebaa 0309 	sub.w	r3, sl, r9
 80079f8:	455b      	cmp	r3, fp
 80079fa:	dc33      	bgt.n	8007a64 <_printf_float+0x374>
 80079fc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007a00:	429a      	cmp	r2, r3
 8007a02:	db3b      	blt.n	8007a7c <_printf_float+0x38c>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	07da      	lsls	r2, r3, #31
 8007a08:	d438      	bmi.n	8007a7c <_printf_float+0x38c>
 8007a0a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007a0e:	eba2 0903 	sub.w	r9, r2, r3
 8007a12:	eba2 020a 	sub.w	r2, r2, sl
 8007a16:	4591      	cmp	r9, r2
 8007a18:	bfa8      	it	ge
 8007a1a:	4691      	movge	r9, r2
 8007a1c:	f1b9 0f00 	cmp.w	r9, #0
 8007a20:	dc34      	bgt.n	8007a8c <_printf_float+0x39c>
 8007a22:	f04f 0800 	mov.w	r8, #0
 8007a26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a2a:	f104 0a1a 	add.w	sl, r4, #26
 8007a2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007a32:	1a9b      	subs	r3, r3, r2
 8007a34:	eba3 0309 	sub.w	r3, r3, r9
 8007a38:	4543      	cmp	r3, r8
 8007a3a:	f77f af7a 	ble.w	8007932 <_printf_float+0x242>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	4652      	mov	r2, sl
 8007a42:	4631      	mov	r1, r6
 8007a44:	4628      	mov	r0, r5
 8007a46:	47b8      	blx	r7
 8007a48:	3001      	adds	r0, #1
 8007a4a:	f43f aeac 	beq.w	80077a6 <_printf_float+0xb6>
 8007a4e:	f108 0801 	add.w	r8, r8, #1
 8007a52:	e7ec      	b.n	8007a2e <_printf_float+0x33e>
 8007a54:	4613      	mov	r3, r2
 8007a56:	4631      	mov	r1, r6
 8007a58:	4642      	mov	r2, r8
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	47b8      	blx	r7
 8007a5e:	3001      	adds	r0, #1
 8007a60:	d1c0      	bne.n	80079e4 <_printf_float+0x2f4>
 8007a62:	e6a0      	b.n	80077a6 <_printf_float+0xb6>
 8007a64:	2301      	movs	r3, #1
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a6c:	47b8      	blx	r7
 8007a6e:	3001      	adds	r0, #1
 8007a70:	f43f ae99 	beq.w	80077a6 <_printf_float+0xb6>
 8007a74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a76:	f10b 0b01 	add.w	fp, fp, #1
 8007a7a:	e7b9      	b.n	80079f0 <_printf_float+0x300>
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b8      	blx	r7
 8007a86:	3001      	adds	r0, #1
 8007a88:	d1bf      	bne.n	8007a0a <_printf_float+0x31a>
 8007a8a:	e68c      	b.n	80077a6 <_printf_float+0xb6>
 8007a8c:	464b      	mov	r3, r9
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	eb08 020a 	add.w	r2, r8, sl
 8007a96:	47b8      	blx	r7
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d1c2      	bne.n	8007a22 <_printf_float+0x332>
 8007a9c:	e683      	b.n	80077a6 <_printf_float+0xb6>
 8007a9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007aa0:	2a01      	cmp	r2, #1
 8007aa2:	dc01      	bgt.n	8007aa8 <_printf_float+0x3b8>
 8007aa4:	07db      	lsls	r3, r3, #31
 8007aa6:	d539      	bpl.n	8007b1c <_printf_float+0x42c>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	4642      	mov	r2, r8
 8007aac:	4631      	mov	r1, r6
 8007aae:	4628      	mov	r0, r5
 8007ab0:	47b8      	blx	r7
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	f43f ae77 	beq.w	80077a6 <_printf_float+0xb6>
 8007ab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	f43f ae6f 	beq.w	80077a6 <_printf_float+0xb6>
 8007ac8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007acc:	2200      	movs	r2, #0
 8007ace:	2300      	movs	r3, #0
 8007ad0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007ad4:	f7f8 ff72 	bl	80009bc <__aeabi_dcmpeq>
 8007ad8:	b9d8      	cbnz	r0, 8007b12 <_printf_float+0x422>
 8007ada:	f109 33ff 	add.w	r3, r9, #4294967295
 8007ade:	f108 0201 	add.w	r2, r8, #1
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	47b8      	blx	r7
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d10e      	bne.n	8007b0a <_printf_float+0x41a>
 8007aec:	e65b      	b.n	80077a6 <_printf_float+0xb6>
 8007aee:	2301      	movs	r3, #1
 8007af0:	464a      	mov	r2, r9
 8007af2:	4631      	mov	r1, r6
 8007af4:	4628      	mov	r0, r5
 8007af6:	47b8      	blx	r7
 8007af8:	3001      	adds	r0, #1
 8007afa:	f43f ae54 	beq.w	80077a6 <_printf_float+0xb6>
 8007afe:	f108 0801 	add.w	r8, r8, #1
 8007b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b04:	3b01      	subs	r3, #1
 8007b06:	4543      	cmp	r3, r8
 8007b08:	dcf1      	bgt.n	8007aee <_printf_float+0x3fe>
 8007b0a:	4653      	mov	r3, sl
 8007b0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b10:	e6de      	b.n	80078d0 <_printf_float+0x1e0>
 8007b12:	f04f 0800 	mov.w	r8, #0
 8007b16:	f104 091a 	add.w	r9, r4, #26
 8007b1a:	e7f2      	b.n	8007b02 <_printf_float+0x412>
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	4642      	mov	r2, r8
 8007b20:	e7df      	b.n	8007ae2 <_printf_float+0x3f2>
 8007b22:	2301      	movs	r3, #1
 8007b24:	464a      	mov	r2, r9
 8007b26:	4631      	mov	r1, r6
 8007b28:	4628      	mov	r0, r5
 8007b2a:	47b8      	blx	r7
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	f43f ae3a 	beq.w	80077a6 <_printf_float+0xb6>
 8007b32:	f108 0801 	add.w	r8, r8, #1
 8007b36:	68e3      	ldr	r3, [r4, #12]
 8007b38:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007b3a:	1a5b      	subs	r3, r3, r1
 8007b3c:	4543      	cmp	r3, r8
 8007b3e:	dcf0      	bgt.n	8007b22 <_printf_float+0x432>
 8007b40:	e6fb      	b.n	800793a <_printf_float+0x24a>
 8007b42:	f04f 0800 	mov.w	r8, #0
 8007b46:	f104 0919 	add.w	r9, r4, #25
 8007b4a:	e7f4      	b.n	8007b36 <_printf_float+0x446>

08007b4c <_printf_common>:
 8007b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	4616      	mov	r6, r2
 8007b52:	4699      	mov	r9, r3
 8007b54:	688a      	ldr	r2, [r1, #8]
 8007b56:	690b      	ldr	r3, [r1, #16]
 8007b58:	4607      	mov	r7, r0
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	bfb8      	it	lt
 8007b5e:	4613      	movlt	r3, r2
 8007b60:	6033      	str	r3, [r6, #0]
 8007b62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b66:	460c      	mov	r4, r1
 8007b68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b6c:	b10a      	cbz	r2, 8007b72 <_printf_common+0x26>
 8007b6e:	3301      	adds	r3, #1
 8007b70:	6033      	str	r3, [r6, #0]
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	0699      	lsls	r1, r3, #26
 8007b76:	bf42      	ittt	mi
 8007b78:	6833      	ldrmi	r3, [r6, #0]
 8007b7a:	3302      	addmi	r3, #2
 8007b7c:	6033      	strmi	r3, [r6, #0]
 8007b7e:	6825      	ldr	r5, [r4, #0]
 8007b80:	f015 0506 	ands.w	r5, r5, #6
 8007b84:	d106      	bne.n	8007b94 <_printf_common+0x48>
 8007b86:	f104 0a19 	add.w	sl, r4, #25
 8007b8a:	68e3      	ldr	r3, [r4, #12]
 8007b8c:	6832      	ldr	r2, [r6, #0]
 8007b8e:	1a9b      	subs	r3, r3, r2
 8007b90:	42ab      	cmp	r3, r5
 8007b92:	dc2b      	bgt.n	8007bec <_printf_common+0xa0>
 8007b94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b98:	1e13      	subs	r3, r2, #0
 8007b9a:	6822      	ldr	r2, [r4, #0]
 8007b9c:	bf18      	it	ne
 8007b9e:	2301      	movne	r3, #1
 8007ba0:	0692      	lsls	r2, r2, #26
 8007ba2:	d430      	bmi.n	8007c06 <_printf_common+0xba>
 8007ba4:	4649      	mov	r1, r9
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bac:	47c0      	blx	r8
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d023      	beq.n	8007bfa <_printf_common+0xae>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	6922      	ldr	r2, [r4, #16]
 8007bb6:	f003 0306 	and.w	r3, r3, #6
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	bf14      	ite	ne
 8007bbe:	2500      	movne	r5, #0
 8007bc0:	6833      	ldreq	r3, [r6, #0]
 8007bc2:	f04f 0600 	mov.w	r6, #0
 8007bc6:	bf08      	it	eq
 8007bc8:	68e5      	ldreq	r5, [r4, #12]
 8007bca:	f104 041a 	add.w	r4, r4, #26
 8007bce:	bf08      	it	eq
 8007bd0:	1aed      	subeq	r5, r5, r3
 8007bd2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007bd6:	bf08      	it	eq
 8007bd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	bfc4      	itt	gt
 8007be0:	1a9b      	subgt	r3, r3, r2
 8007be2:	18ed      	addgt	r5, r5, r3
 8007be4:	42b5      	cmp	r5, r6
 8007be6:	d11a      	bne.n	8007c1e <_printf_common+0xd2>
 8007be8:	2000      	movs	r0, #0
 8007bea:	e008      	b.n	8007bfe <_printf_common+0xb2>
 8007bec:	2301      	movs	r3, #1
 8007bee:	4652      	mov	r2, sl
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	4638      	mov	r0, r7
 8007bf4:	47c0      	blx	r8
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	d103      	bne.n	8007c02 <_printf_common+0xb6>
 8007bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c02:	3501      	adds	r5, #1
 8007c04:	e7c1      	b.n	8007b8a <_printf_common+0x3e>
 8007c06:	2030      	movs	r0, #48	; 0x30
 8007c08:	18e1      	adds	r1, r4, r3
 8007c0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c0e:	1c5a      	adds	r2, r3, #1
 8007c10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c14:	4422      	add	r2, r4
 8007c16:	3302      	adds	r3, #2
 8007c18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c1c:	e7c2      	b.n	8007ba4 <_printf_common+0x58>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	4622      	mov	r2, r4
 8007c22:	4649      	mov	r1, r9
 8007c24:	4638      	mov	r0, r7
 8007c26:	47c0      	blx	r8
 8007c28:	3001      	adds	r0, #1
 8007c2a:	d0e6      	beq.n	8007bfa <_printf_common+0xae>
 8007c2c:	3601      	adds	r6, #1
 8007c2e:	e7d9      	b.n	8007be4 <_printf_common+0x98>

08007c30 <_printf_i>:
 8007c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c34:	7e0f      	ldrb	r7, [r1, #24]
 8007c36:	4691      	mov	r9, r2
 8007c38:	2f78      	cmp	r7, #120	; 0x78
 8007c3a:	4680      	mov	r8, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	469a      	mov	sl, r3
 8007c40:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c46:	d807      	bhi.n	8007c58 <_printf_i+0x28>
 8007c48:	2f62      	cmp	r7, #98	; 0x62
 8007c4a:	d80a      	bhi.n	8007c62 <_printf_i+0x32>
 8007c4c:	2f00      	cmp	r7, #0
 8007c4e:	f000 80d5 	beq.w	8007dfc <_printf_i+0x1cc>
 8007c52:	2f58      	cmp	r7, #88	; 0x58
 8007c54:	f000 80c1 	beq.w	8007dda <_printf_i+0x1aa>
 8007c58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c60:	e03a      	b.n	8007cd8 <_printf_i+0xa8>
 8007c62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c66:	2b15      	cmp	r3, #21
 8007c68:	d8f6      	bhi.n	8007c58 <_printf_i+0x28>
 8007c6a:	a101      	add	r1, pc, #4	; (adr r1, 8007c70 <_printf_i+0x40>)
 8007c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c70:	08007cc9 	.word	0x08007cc9
 8007c74:	08007cdd 	.word	0x08007cdd
 8007c78:	08007c59 	.word	0x08007c59
 8007c7c:	08007c59 	.word	0x08007c59
 8007c80:	08007c59 	.word	0x08007c59
 8007c84:	08007c59 	.word	0x08007c59
 8007c88:	08007cdd 	.word	0x08007cdd
 8007c8c:	08007c59 	.word	0x08007c59
 8007c90:	08007c59 	.word	0x08007c59
 8007c94:	08007c59 	.word	0x08007c59
 8007c98:	08007c59 	.word	0x08007c59
 8007c9c:	08007de3 	.word	0x08007de3
 8007ca0:	08007d09 	.word	0x08007d09
 8007ca4:	08007d9d 	.word	0x08007d9d
 8007ca8:	08007c59 	.word	0x08007c59
 8007cac:	08007c59 	.word	0x08007c59
 8007cb0:	08007e05 	.word	0x08007e05
 8007cb4:	08007c59 	.word	0x08007c59
 8007cb8:	08007d09 	.word	0x08007d09
 8007cbc:	08007c59 	.word	0x08007c59
 8007cc0:	08007c59 	.word	0x08007c59
 8007cc4:	08007da5 	.word	0x08007da5
 8007cc8:	682b      	ldr	r3, [r5, #0]
 8007cca:	1d1a      	adds	r2, r3, #4
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	602a      	str	r2, [r5, #0]
 8007cd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e0a0      	b.n	8007e1e <_printf_i+0x1ee>
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	682b      	ldr	r3, [r5, #0]
 8007ce0:	0607      	lsls	r7, r0, #24
 8007ce2:	f103 0104 	add.w	r1, r3, #4
 8007ce6:	6029      	str	r1, [r5, #0]
 8007ce8:	d501      	bpl.n	8007cee <_printf_i+0xbe>
 8007cea:	681e      	ldr	r6, [r3, #0]
 8007cec:	e003      	b.n	8007cf6 <_printf_i+0xc6>
 8007cee:	0646      	lsls	r6, r0, #25
 8007cf0:	d5fb      	bpl.n	8007cea <_printf_i+0xba>
 8007cf2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007cf6:	2e00      	cmp	r6, #0
 8007cf8:	da03      	bge.n	8007d02 <_printf_i+0xd2>
 8007cfa:	232d      	movs	r3, #45	; 0x2d
 8007cfc:	4276      	negs	r6, r6
 8007cfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d02:	230a      	movs	r3, #10
 8007d04:	4859      	ldr	r0, [pc, #356]	; (8007e6c <_printf_i+0x23c>)
 8007d06:	e012      	b.n	8007d2e <_printf_i+0xfe>
 8007d08:	682b      	ldr	r3, [r5, #0]
 8007d0a:	6820      	ldr	r0, [r4, #0]
 8007d0c:	1d19      	adds	r1, r3, #4
 8007d0e:	6029      	str	r1, [r5, #0]
 8007d10:	0605      	lsls	r5, r0, #24
 8007d12:	d501      	bpl.n	8007d18 <_printf_i+0xe8>
 8007d14:	681e      	ldr	r6, [r3, #0]
 8007d16:	e002      	b.n	8007d1e <_printf_i+0xee>
 8007d18:	0641      	lsls	r1, r0, #25
 8007d1a:	d5fb      	bpl.n	8007d14 <_printf_i+0xe4>
 8007d1c:	881e      	ldrh	r6, [r3, #0]
 8007d1e:	2f6f      	cmp	r7, #111	; 0x6f
 8007d20:	bf0c      	ite	eq
 8007d22:	2308      	moveq	r3, #8
 8007d24:	230a      	movne	r3, #10
 8007d26:	4851      	ldr	r0, [pc, #324]	; (8007e6c <_printf_i+0x23c>)
 8007d28:	2100      	movs	r1, #0
 8007d2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d2e:	6865      	ldr	r5, [r4, #4]
 8007d30:	2d00      	cmp	r5, #0
 8007d32:	bfa8      	it	ge
 8007d34:	6821      	ldrge	r1, [r4, #0]
 8007d36:	60a5      	str	r5, [r4, #8]
 8007d38:	bfa4      	itt	ge
 8007d3a:	f021 0104 	bicge.w	r1, r1, #4
 8007d3e:	6021      	strge	r1, [r4, #0]
 8007d40:	b90e      	cbnz	r6, 8007d46 <_printf_i+0x116>
 8007d42:	2d00      	cmp	r5, #0
 8007d44:	d04b      	beq.n	8007dde <_printf_i+0x1ae>
 8007d46:	4615      	mov	r5, r2
 8007d48:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d4c:	fb03 6711 	mls	r7, r3, r1, r6
 8007d50:	5dc7      	ldrb	r7, [r0, r7]
 8007d52:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d56:	4637      	mov	r7, r6
 8007d58:	42bb      	cmp	r3, r7
 8007d5a:	460e      	mov	r6, r1
 8007d5c:	d9f4      	bls.n	8007d48 <_printf_i+0x118>
 8007d5e:	2b08      	cmp	r3, #8
 8007d60:	d10b      	bne.n	8007d7a <_printf_i+0x14a>
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	07de      	lsls	r6, r3, #31
 8007d66:	d508      	bpl.n	8007d7a <_printf_i+0x14a>
 8007d68:	6923      	ldr	r3, [r4, #16]
 8007d6a:	6861      	ldr	r1, [r4, #4]
 8007d6c:	4299      	cmp	r1, r3
 8007d6e:	bfde      	ittt	le
 8007d70:	2330      	movle	r3, #48	; 0x30
 8007d72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d7a:	1b52      	subs	r2, r2, r5
 8007d7c:	6122      	str	r2, [r4, #16]
 8007d7e:	464b      	mov	r3, r9
 8007d80:	4621      	mov	r1, r4
 8007d82:	4640      	mov	r0, r8
 8007d84:	f8cd a000 	str.w	sl, [sp]
 8007d88:	aa03      	add	r2, sp, #12
 8007d8a:	f7ff fedf 	bl	8007b4c <_printf_common>
 8007d8e:	3001      	adds	r0, #1
 8007d90:	d14a      	bne.n	8007e28 <_printf_i+0x1f8>
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295
 8007d96:	b004      	add	sp, #16
 8007d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	f043 0320 	orr.w	r3, r3, #32
 8007da2:	6023      	str	r3, [r4, #0]
 8007da4:	2778      	movs	r7, #120	; 0x78
 8007da6:	4832      	ldr	r0, [pc, #200]	; (8007e70 <_printf_i+0x240>)
 8007da8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007dac:	6823      	ldr	r3, [r4, #0]
 8007dae:	6829      	ldr	r1, [r5, #0]
 8007db0:	061f      	lsls	r7, r3, #24
 8007db2:	f851 6b04 	ldr.w	r6, [r1], #4
 8007db6:	d402      	bmi.n	8007dbe <_printf_i+0x18e>
 8007db8:	065f      	lsls	r7, r3, #25
 8007dba:	bf48      	it	mi
 8007dbc:	b2b6      	uxthmi	r6, r6
 8007dbe:	07df      	lsls	r7, r3, #31
 8007dc0:	bf48      	it	mi
 8007dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8007dc6:	6029      	str	r1, [r5, #0]
 8007dc8:	bf48      	it	mi
 8007dca:	6023      	strmi	r3, [r4, #0]
 8007dcc:	b91e      	cbnz	r6, 8007dd6 <_printf_i+0x1a6>
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	f023 0320 	bic.w	r3, r3, #32
 8007dd4:	6023      	str	r3, [r4, #0]
 8007dd6:	2310      	movs	r3, #16
 8007dd8:	e7a6      	b.n	8007d28 <_printf_i+0xf8>
 8007dda:	4824      	ldr	r0, [pc, #144]	; (8007e6c <_printf_i+0x23c>)
 8007ddc:	e7e4      	b.n	8007da8 <_printf_i+0x178>
 8007dde:	4615      	mov	r5, r2
 8007de0:	e7bd      	b.n	8007d5e <_printf_i+0x12e>
 8007de2:	682b      	ldr	r3, [r5, #0]
 8007de4:	6826      	ldr	r6, [r4, #0]
 8007de6:	1d18      	adds	r0, r3, #4
 8007de8:	6961      	ldr	r1, [r4, #20]
 8007dea:	6028      	str	r0, [r5, #0]
 8007dec:	0635      	lsls	r5, r6, #24
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	d501      	bpl.n	8007df6 <_printf_i+0x1c6>
 8007df2:	6019      	str	r1, [r3, #0]
 8007df4:	e002      	b.n	8007dfc <_printf_i+0x1cc>
 8007df6:	0670      	lsls	r0, r6, #25
 8007df8:	d5fb      	bpl.n	8007df2 <_printf_i+0x1c2>
 8007dfa:	8019      	strh	r1, [r3, #0]
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	4615      	mov	r5, r2
 8007e00:	6123      	str	r3, [r4, #16]
 8007e02:	e7bc      	b.n	8007d7e <_printf_i+0x14e>
 8007e04:	682b      	ldr	r3, [r5, #0]
 8007e06:	2100      	movs	r1, #0
 8007e08:	1d1a      	adds	r2, r3, #4
 8007e0a:	602a      	str	r2, [r5, #0]
 8007e0c:	681d      	ldr	r5, [r3, #0]
 8007e0e:	6862      	ldr	r2, [r4, #4]
 8007e10:	4628      	mov	r0, r5
 8007e12:	f000 fadf 	bl	80083d4 <memchr>
 8007e16:	b108      	cbz	r0, 8007e1c <_printf_i+0x1ec>
 8007e18:	1b40      	subs	r0, r0, r5
 8007e1a:	6060      	str	r0, [r4, #4]
 8007e1c:	6863      	ldr	r3, [r4, #4]
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	2300      	movs	r3, #0
 8007e22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e26:	e7aa      	b.n	8007d7e <_printf_i+0x14e>
 8007e28:	462a      	mov	r2, r5
 8007e2a:	4649      	mov	r1, r9
 8007e2c:	4640      	mov	r0, r8
 8007e2e:	6923      	ldr	r3, [r4, #16]
 8007e30:	47d0      	blx	sl
 8007e32:	3001      	adds	r0, #1
 8007e34:	d0ad      	beq.n	8007d92 <_printf_i+0x162>
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	079b      	lsls	r3, r3, #30
 8007e3a:	d413      	bmi.n	8007e64 <_printf_i+0x234>
 8007e3c:	68e0      	ldr	r0, [r4, #12]
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	4298      	cmp	r0, r3
 8007e42:	bfb8      	it	lt
 8007e44:	4618      	movlt	r0, r3
 8007e46:	e7a6      	b.n	8007d96 <_printf_i+0x166>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	4632      	mov	r2, r6
 8007e4c:	4649      	mov	r1, r9
 8007e4e:	4640      	mov	r0, r8
 8007e50:	47d0      	blx	sl
 8007e52:	3001      	adds	r0, #1
 8007e54:	d09d      	beq.n	8007d92 <_printf_i+0x162>
 8007e56:	3501      	adds	r5, #1
 8007e58:	68e3      	ldr	r3, [r4, #12]
 8007e5a:	9903      	ldr	r1, [sp, #12]
 8007e5c:	1a5b      	subs	r3, r3, r1
 8007e5e:	42ab      	cmp	r3, r5
 8007e60:	dcf2      	bgt.n	8007e48 <_printf_i+0x218>
 8007e62:	e7eb      	b.n	8007e3c <_printf_i+0x20c>
 8007e64:	2500      	movs	r5, #0
 8007e66:	f104 0619 	add.w	r6, r4, #25
 8007e6a:	e7f5      	b.n	8007e58 <_printf_i+0x228>
 8007e6c:	0800b4f9 	.word	0x0800b4f9
 8007e70:	0800b50a 	.word	0x0800b50a

08007e74 <std>:
 8007e74:	2300      	movs	r3, #0
 8007e76:	b510      	push	{r4, lr}
 8007e78:	4604      	mov	r4, r0
 8007e7a:	e9c0 3300 	strd	r3, r3, [r0]
 8007e7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e82:	6083      	str	r3, [r0, #8]
 8007e84:	8181      	strh	r1, [r0, #12]
 8007e86:	6643      	str	r3, [r0, #100]	; 0x64
 8007e88:	81c2      	strh	r2, [r0, #14]
 8007e8a:	6183      	str	r3, [r0, #24]
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	2208      	movs	r2, #8
 8007e90:	305c      	adds	r0, #92	; 0x5c
 8007e92:	f000 fa07 	bl	80082a4 <memset>
 8007e96:	4b05      	ldr	r3, [pc, #20]	; (8007eac <std+0x38>)
 8007e98:	6224      	str	r4, [r4, #32]
 8007e9a:	6263      	str	r3, [r4, #36]	; 0x24
 8007e9c:	4b04      	ldr	r3, [pc, #16]	; (8007eb0 <std+0x3c>)
 8007e9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ea0:	4b04      	ldr	r3, [pc, #16]	; (8007eb4 <std+0x40>)
 8007ea2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ea4:	4b04      	ldr	r3, [pc, #16]	; (8007eb8 <std+0x44>)
 8007ea6:	6323      	str	r3, [r4, #48]	; 0x30
 8007ea8:	bd10      	pop	{r4, pc}
 8007eaa:	bf00      	nop
 8007eac:	080080f5 	.word	0x080080f5
 8007eb0:	08008117 	.word	0x08008117
 8007eb4:	0800814f 	.word	0x0800814f
 8007eb8:	08008173 	.word	0x08008173

08007ebc <stdio_exit_handler>:
 8007ebc:	4a02      	ldr	r2, [pc, #8]	; (8007ec8 <stdio_exit_handler+0xc>)
 8007ebe:	4903      	ldr	r1, [pc, #12]	; (8007ecc <stdio_exit_handler+0x10>)
 8007ec0:	4803      	ldr	r0, [pc, #12]	; (8007ed0 <stdio_exit_handler+0x14>)
 8007ec2:	f000 b869 	b.w	8007f98 <_fwalk_sglue>
 8007ec6:	bf00      	nop
 8007ec8:	20000010 	.word	0x20000010
 8007ecc:	0800a6d1 	.word	0x0800a6d1
 8007ed0:	20000188 	.word	0x20000188

08007ed4 <cleanup_stdio>:
 8007ed4:	6841      	ldr	r1, [r0, #4]
 8007ed6:	4b0c      	ldr	r3, [pc, #48]	; (8007f08 <cleanup_stdio+0x34>)
 8007ed8:	b510      	push	{r4, lr}
 8007eda:	4299      	cmp	r1, r3
 8007edc:	4604      	mov	r4, r0
 8007ede:	d001      	beq.n	8007ee4 <cleanup_stdio+0x10>
 8007ee0:	f002 fbf6 	bl	800a6d0 <_fflush_r>
 8007ee4:	68a1      	ldr	r1, [r4, #8]
 8007ee6:	4b09      	ldr	r3, [pc, #36]	; (8007f0c <cleanup_stdio+0x38>)
 8007ee8:	4299      	cmp	r1, r3
 8007eea:	d002      	beq.n	8007ef2 <cleanup_stdio+0x1e>
 8007eec:	4620      	mov	r0, r4
 8007eee:	f002 fbef 	bl	800a6d0 <_fflush_r>
 8007ef2:	68e1      	ldr	r1, [r4, #12]
 8007ef4:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <cleanup_stdio+0x3c>)
 8007ef6:	4299      	cmp	r1, r3
 8007ef8:	d004      	beq.n	8007f04 <cleanup_stdio+0x30>
 8007efa:	4620      	mov	r0, r4
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	f002 bbe6 	b.w	800a6d0 <_fflush_r>
 8007f04:	bd10      	pop	{r4, pc}
 8007f06:	bf00      	nop
 8007f08:	20000a5c 	.word	0x20000a5c
 8007f0c:	20000ac4 	.word	0x20000ac4
 8007f10:	20000b2c 	.word	0x20000b2c

08007f14 <global_stdio_init.part.0>:
 8007f14:	b510      	push	{r4, lr}
 8007f16:	4b0b      	ldr	r3, [pc, #44]	; (8007f44 <global_stdio_init.part.0+0x30>)
 8007f18:	4c0b      	ldr	r4, [pc, #44]	; (8007f48 <global_stdio_init.part.0+0x34>)
 8007f1a:	4a0c      	ldr	r2, [pc, #48]	; (8007f4c <global_stdio_init.part.0+0x38>)
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	2104      	movs	r1, #4
 8007f22:	2200      	movs	r2, #0
 8007f24:	f7ff ffa6 	bl	8007e74 <std>
 8007f28:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	2109      	movs	r1, #9
 8007f30:	f7ff ffa0 	bl	8007e74 <std>
 8007f34:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007f38:	2202      	movs	r2, #2
 8007f3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f3e:	2112      	movs	r1, #18
 8007f40:	f7ff bf98 	b.w	8007e74 <std>
 8007f44:	20000b94 	.word	0x20000b94
 8007f48:	20000a5c 	.word	0x20000a5c
 8007f4c:	08007ebd 	.word	0x08007ebd

08007f50 <__sfp_lock_acquire>:
 8007f50:	4801      	ldr	r0, [pc, #4]	; (8007f58 <__sfp_lock_acquire+0x8>)
 8007f52:	f000 ba35 	b.w	80083c0 <__retarget_lock_acquire_recursive>
 8007f56:	bf00      	nop
 8007f58:	20000b9d 	.word	0x20000b9d

08007f5c <__sfp_lock_release>:
 8007f5c:	4801      	ldr	r0, [pc, #4]	; (8007f64 <__sfp_lock_release+0x8>)
 8007f5e:	f000 ba30 	b.w	80083c2 <__retarget_lock_release_recursive>
 8007f62:	bf00      	nop
 8007f64:	20000b9d 	.word	0x20000b9d

08007f68 <__sinit>:
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	f7ff fff0 	bl	8007f50 <__sfp_lock_acquire>
 8007f70:	6a23      	ldr	r3, [r4, #32]
 8007f72:	b11b      	cbz	r3, 8007f7c <__sinit+0x14>
 8007f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f78:	f7ff bff0 	b.w	8007f5c <__sfp_lock_release>
 8007f7c:	4b04      	ldr	r3, [pc, #16]	; (8007f90 <__sinit+0x28>)
 8007f7e:	6223      	str	r3, [r4, #32]
 8007f80:	4b04      	ldr	r3, [pc, #16]	; (8007f94 <__sinit+0x2c>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1f5      	bne.n	8007f74 <__sinit+0xc>
 8007f88:	f7ff ffc4 	bl	8007f14 <global_stdio_init.part.0>
 8007f8c:	e7f2      	b.n	8007f74 <__sinit+0xc>
 8007f8e:	bf00      	nop
 8007f90:	08007ed5 	.word	0x08007ed5
 8007f94:	20000b94 	.word	0x20000b94

08007f98 <_fwalk_sglue>:
 8007f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	4688      	mov	r8, r1
 8007fa0:	4614      	mov	r4, r2
 8007fa2:	2600      	movs	r6, #0
 8007fa4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fa8:	f1b9 0901 	subs.w	r9, r9, #1
 8007fac:	d505      	bpl.n	8007fba <_fwalk_sglue+0x22>
 8007fae:	6824      	ldr	r4, [r4, #0]
 8007fb0:	2c00      	cmp	r4, #0
 8007fb2:	d1f7      	bne.n	8007fa4 <_fwalk_sglue+0xc>
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fba:	89ab      	ldrh	r3, [r5, #12]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d907      	bls.n	8007fd0 <_fwalk_sglue+0x38>
 8007fc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	d003      	beq.n	8007fd0 <_fwalk_sglue+0x38>
 8007fc8:	4629      	mov	r1, r5
 8007fca:	4638      	mov	r0, r7
 8007fcc:	47c0      	blx	r8
 8007fce:	4306      	orrs	r6, r0
 8007fd0:	3568      	adds	r5, #104	; 0x68
 8007fd2:	e7e9      	b.n	8007fa8 <_fwalk_sglue+0x10>

08007fd4 <_puts_r>:
 8007fd4:	6a03      	ldr	r3, [r0, #32]
 8007fd6:	b570      	push	{r4, r5, r6, lr}
 8007fd8:	4605      	mov	r5, r0
 8007fda:	460e      	mov	r6, r1
 8007fdc:	6884      	ldr	r4, [r0, #8]
 8007fde:	b90b      	cbnz	r3, 8007fe4 <_puts_r+0x10>
 8007fe0:	f7ff ffc2 	bl	8007f68 <__sinit>
 8007fe4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fe6:	07db      	lsls	r3, r3, #31
 8007fe8:	d405      	bmi.n	8007ff6 <_puts_r+0x22>
 8007fea:	89a3      	ldrh	r3, [r4, #12]
 8007fec:	0598      	lsls	r0, r3, #22
 8007fee:	d402      	bmi.n	8007ff6 <_puts_r+0x22>
 8007ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ff2:	f000 f9e5 	bl	80083c0 <__retarget_lock_acquire_recursive>
 8007ff6:	89a3      	ldrh	r3, [r4, #12]
 8007ff8:	0719      	lsls	r1, r3, #28
 8007ffa:	d513      	bpl.n	8008024 <_puts_r+0x50>
 8007ffc:	6923      	ldr	r3, [r4, #16]
 8007ffe:	b18b      	cbz	r3, 8008024 <_puts_r+0x50>
 8008000:	3e01      	subs	r6, #1
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008008:	3b01      	subs	r3, #1
 800800a:	60a3      	str	r3, [r4, #8]
 800800c:	b9e9      	cbnz	r1, 800804a <_puts_r+0x76>
 800800e:	2b00      	cmp	r3, #0
 8008010:	da2e      	bge.n	8008070 <_puts_r+0x9c>
 8008012:	4622      	mov	r2, r4
 8008014:	210a      	movs	r1, #10
 8008016:	4628      	mov	r0, r5
 8008018:	f000 f8af 	bl	800817a <__swbuf_r>
 800801c:	3001      	adds	r0, #1
 800801e:	d007      	beq.n	8008030 <_puts_r+0x5c>
 8008020:	250a      	movs	r5, #10
 8008022:	e007      	b.n	8008034 <_puts_r+0x60>
 8008024:	4621      	mov	r1, r4
 8008026:	4628      	mov	r0, r5
 8008028:	f000 f8e4 	bl	80081f4 <__swsetup_r>
 800802c:	2800      	cmp	r0, #0
 800802e:	d0e7      	beq.n	8008000 <_puts_r+0x2c>
 8008030:	f04f 35ff 	mov.w	r5, #4294967295
 8008034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008036:	07da      	lsls	r2, r3, #31
 8008038:	d405      	bmi.n	8008046 <_puts_r+0x72>
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	059b      	lsls	r3, r3, #22
 800803e:	d402      	bmi.n	8008046 <_puts_r+0x72>
 8008040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008042:	f000 f9be 	bl	80083c2 <__retarget_lock_release_recursive>
 8008046:	4628      	mov	r0, r5
 8008048:	bd70      	pop	{r4, r5, r6, pc}
 800804a:	2b00      	cmp	r3, #0
 800804c:	da04      	bge.n	8008058 <_puts_r+0x84>
 800804e:	69a2      	ldr	r2, [r4, #24]
 8008050:	429a      	cmp	r2, r3
 8008052:	dc06      	bgt.n	8008062 <_puts_r+0x8e>
 8008054:	290a      	cmp	r1, #10
 8008056:	d004      	beq.n	8008062 <_puts_r+0x8e>
 8008058:	6823      	ldr	r3, [r4, #0]
 800805a:	1c5a      	adds	r2, r3, #1
 800805c:	6022      	str	r2, [r4, #0]
 800805e:	7019      	strb	r1, [r3, #0]
 8008060:	e7cf      	b.n	8008002 <_puts_r+0x2e>
 8008062:	4622      	mov	r2, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 f888 	bl	800817a <__swbuf_r>
 800806a:	3001      	adds	r0, #1
 800806c:	d1c9      	bne.n	8008002 <_puts_r+0x2e>
 800806e:	e7df      	b.n	8008030 <_puts_r+0x5c>
 8008070:	250a      	movs	r5, #10
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	6022      	str	r2, [r4, #0]
 8008078:	701d      	strb	r5, [r3, #0]
 800807a:	e7db      	b.n	8008034 <_puts_r+0x60>

0800807c <puts>:
 800807c:	4b02      	ldr	r3, [pc, #8]	; (8008088 <puts+0xc>)
 800807e:	4601      	mov	r1, r0
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	f7ff bfa7 	b.w	8007fd4 <_puts_r>
 8008086:	bf00      	nop
 8008088:	200001d4 	.word	0x200001d4

0800808c <sniprintf>:
 800808c:	b40c      	push	{r2, r3}
 800808e:	b530      	push	{r4, r5, lr}
 8008090:	4b17      	ldr	r3, [pc, #92]	; (80080f0 <sniprintf+0x64>)
 8008092:	1e0c      	subs	r4, r1, #0
 8008094:	681d      	ldr	r5, [r3, #0]
 8008096:	b09d      	sub	sp, #116	; 0x74
 8008098:	da08      	bge.n	80080ac <sniprintf+0x20>
 800809a:	238b      	movs	r3, #139	; 0x8b
 800809c:	f04f 30ff 	mov.w	r0, #4294967295
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	b01d      	add	sp, #116	; 0x74
 80080a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080a8:	b002      	add	sp, #8
 80080aa:	4770      	bx	lr
 80080ac:	f44f 7302 	mov.w	r3, #520	; 0x208
 80080b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80080b4:	bf0c      	ite	eq
 80080b6:	4623      	moveq	r3, r4
 80080b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080bc:	9304      	str	r3, [sp, #16]
 80080be:	9307      	str	r3, [sp, #28]
 80080c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80080c4:	9002      	str	r0, [sp, #8]
 80080c6:	9006      	str	r0, [sp, #24]
 80080c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080cc:	4628      	mov	r0, r5
 80080ce:	ab21      	add	r3, sp, #132	; 0x84
 80080d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080d2:	a902      	add	r1, sp, #8
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	f002 f97b 	bl	800a3d0 <_svfiprintf_r>
 80080da:	1c43      	adds	r3, r0, #1
 80080dc:	bfbc      	itt	lt
 80080de:	238b      	movlt	r3, #139	; 0x8b
 80080e0:	602b      	strlt	r3, [r5, #0]
 80080e2:	2c00      	cmp	r4, #0
 80080e4:	d0dd      	beq.n	80080a2 <sniprintf+0x16>
 80080e6:	2200      	movs	r2, #0
 80080e8:	9b02      	ldr	r3, [sp, #8]
 80080ea:	701a      	strb	r2, [r3, #0]
 80080ec:	e7d9      	b.n	80080a2 <sniprintf+0x16>
 80080ee:	bf00      	nop
 80080f0:	200001d4 	.word	0x200001d4

080080f4 <__sread>:
 80080f4:	b510      	push	{r4, lr}
 80080f6:	460c      	mov	r4, r1
 80080f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080fc:	f000 f912 	bl	8008324 <_read_r>
 8008100:	2800      	cmp	r0, #0
 8008102:	bfab      	itete	ge
 8008104:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008106:	89a3      	ldrhlt	r3, [r4, #12]
 8008108:	181b      	addge	r3, r3, r0
 800810a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800810e:	bfac      	ite	ge
 8008110:	6563      	strge	r3, [r4, #84]	; 0x54
 8008112:	81a3      	strhlt	r3, [r4, #12]
 8008114:	bd10      	pop	{r4, pc}

08008116 <__swrite>:
 8008116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800811a:	461f      	mov	r7, r3
 800811c:	898b      	ldrh	r3, [r1, #12]
 800811e:	4605      	mov	r5, r0
 8008120:	05db      	lsls	r3, r3, #23
 8008122:	460c      	mov	r4, r1
 8008124:	4616      	mov	r6, r2
 8008126:	d505      	bpl.n	8008134 <__swrite+0x1e>
 8008128:	2302      	movs	r3, #2
 800812a:	2200      	movs	r2, #0
 800812c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008130:	f000 f8e6 	bl	8008300 <_lseek_r>
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	4632      	mov	r2, r6
 8008138:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800813c:	81a3      	strh	r3, [r4, #12]
 800813e:	4628      	mov	r0, r5
 8008140:	463b      	mov	r3, r7
 8008142:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800814a:	f000 b8fd 	b.w	8008348 <_write_r>

0800814e <__sseek>:
 800814e:	b510      	push	{r4, lr}
 8008150:	460c      	mov	r4, r1
 8008152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008156:	f000 f8d3 	bl	8008300 <_lseek_r>
 800815a:	1c43      	adds	r3, r0, #1
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	bf15      	itete	ne
 8008160:	6560      	strne	r0, [r4, #84]	; 0x54
 8008162:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008166:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800816a:	81a3      	strheq	r3, [r4, #12]
 800816c:	bf18      	it	ne
 800816e:	81a3      	strhne	r3, [r4, #12]
 8008170:	bd10      	pop	{r4, pc}

08008172 <__sclose>:
 8008172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008176:	f000 b8b3 	b.w	80082e0 <_close_r>

0800817a <__swbuf_r>:
 800817a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817c:	460e      	mov	r6, r1
 800817e:	4614      	mov	r4, r2
 8008180:	4605      	mov	r5, r0
 8008182:	b118      	cbz	r0, 800818c <__swbuf_r+0x12>
 8008184:	6a03      	ldr	r3, [r0, #32]
 8008186:	b90b      	cbnz	r3, 800818c <__swbuf_r+0x12>
 8008188:	f7ff feee 	bl	8007f68 <__sinit>
 800818c:	69a3      	ldr	r3, [r4, #24]
 800818e:	60a3      	str	r3, [r4, #8]
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	071a      	lsls	r2, r3, #28
 8008194:	d525      	bpl.n	80081e2 <__swbuf_r+0x68>
 8008196:	6923      	ldr	r3, [r4, #16]
 8008198:	b31b      	cbz	r3, 80081e2 <__swbuf_r+0x68>
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	6922      	ldr	r2, [r4, #16]
 800819e:	b2f6      	uxtb	r6, r6
 80081a0:	1a98      	subs	r0, r3, r2
 80081a2:	6963      	ldr	r3, [r4, #20]
 80081a4:	4637      	mov	r7, r6
 80081a6:	4283      	cmp	r3, r0
 80081a8:	dc04      	bgt.n	80081b4 <__swbuf_r+0x3a>
 80081aa:	4621      	mov	r1, r4
 80081ac:	4628      	mov	r0, r5
 80081ae:	f002 fa8f 	bl	800a6d0 <_fflush_r>
 80081b2:	b9e0      	cbnz	r0, 80081ee <__swbuf_r+0x74>
 80081b4:	68a3      	ldr	r3, [r4, #8]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	60a3      	str	r3, [r4, #8]
 80081ba:	6823      	ldr	r3, [r4, #0]
 80081bc:	1c5a      	adds	r2, r3, #1
 80081be:	6022      	str	r2, [r4, #0]
 80081c0:	701e      	strb	r6, [r3, #0]
 80081c2:	6962      	ldr	r2, [r4, #20]
 80081c4:	1c43      	adds	r3, r0, #1
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d004      	beq.n	80081d4 <__swbuf_r+0x5a>
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	07db      	lsls	r3, r3, #31
 80081ce:	d506      	bpl.n	80081de <__swbuf_r+0x64>
 80081d0:	2e0a      	cmp	r6, #10
 80081d2:	d104      	bne.n	80081de <__swbuf_r+0x64>
 80081d4:	4621      	mov	r1, r4
 80081d6:	4628      	mov	r0, r5
 80081d8:	f002 fa7a 	bl	800a6d0 <_fflush_r>
 80081dc:	b938      	cbnz	r0, 80081ee <__swbuf_r+0x74>
 80081de:	4638      	mov	r0, r7
 80081e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e2:	4621      	mov	r1, r4
 80081e4:	4628      	mov	r0, r5
 80081e6:	f000 f805 	bl	80081f4 <__swsetup_r>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	d0d5      	beq.n	800819a <__swbuf_r+0x20>
 80081ee:	f04f 37ff 	mov.w	r7, #4294967295
 80081f2:	e7f4      	b.n	80081de <__swbuf_r+0x64>

080081f4 <__swsetup_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4b2a      	ldr	r3, [pc, #168]	; (80082a0 <__swsetup_r+0xac>)
 80081f8:	4605      	mov	r5, r0
 80081fa:	6818      	ldr	r0, [r3, #0]
 80081fc:	460c      	mov	r4, r1
 80081fe:	b118      	cbz	r0, 8008208 <__swsetup_r+0x14>
 8008200:	6a03      	ldr	r3, [r0, #32]
 8008202:	b90b      	cbnz	r3, 8008208 <__swsetup_r+0x14>
 8008204:	f7ff feb0 	bl	8007f68 <__sinit>
 8008208:	89a3      	ldrh	r3, [r4, #12]
 800820a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800820e:	0718      	lsls	r0, r3, #28
 8008210:	d422      	bmi.n	8008258 <__swsetup_r+0x64>
 8008212:	06d9      	lsls	r1, r3, #27
 8008214:	d407      	bmi.n	8008226 <__swsetup_r+0x32>
 8008216:	2309      	movs	r3, #9
 8008218:	602b      	str	r3, [r5, #0]
 800821a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800821e:	f04f 30ff 	mov.w	r0, #4294967295
 8008222:	81a3      	strh	r3, [r4, #12]
 8008224:	e034      	b.n	8008290 <__swsetup_r+0x9c>
 8008226:	0758      	lsls	r0, r3, #29
 8008228:	d512      	bpl.n	8008250 <__swsetup_r+0x5c>
 800822a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800822c:	b141      	cbz	r1, 8008240 <__swsetup_r+0x4c>
 800822e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008232:	4299      	cmp	r1, r3
 8008234:	d002      	beq.n	800823c <__swsetup_r+0x48>
 8008236:	4628      	mov	r0, r5
 8008238:	f000 ff5e 	bl	80090f8 <_free_r>
 800823c:	2300      	movs	r3, #0
 800823e:	6363      	str	r3, [r4, #52]	; 0x34
 8008240:	89a3      	ldrh	r3, [r4, #12]
 8008242:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008246:	81a3      	strh	r3, [r4, #12]
 8008248:	2300      	movs	r3, #0
 800824a:	6063      	str	r3, [r4, #4]
 800824c:	6923      	ldr	r3, [r4, #16]
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	89a3      	ldrh	r3, [r4, #12]
 8008252:	f043 0308 	orr.w	r3, r3, #8
 8008256:	81a3      	strh	r3, [r4, #12]
 8008258:	6923      	ldr	r3, [r4, #16]
 800825a:	b94b      	cbnz	r3, 8008270 <__swsetup_r+0x7c>
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008262:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008266:	d003      	beq.n	8008270 <__swsetup_r+0x7c>
 8008268:	4621      	mov	r1, r4
 800826a:	4628      	mov	r0, r5
 800826c:	f002 fa7d 	bl	800a76a <__smakebuf_r>
 8008270:	89a0      	ldrh	r0, [r4, #12]
 8008272:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008276:	f010 0301 	ands.w	r3, r0, #1
 800827a:	d00a      	beq.n	8008292 <__swsetup_r+0x9e>
 800827c:	2300      	movs	r3, #0
 800827e:	60a3      	str	r3, [r4, #8]
 8008280:	6963      	ldr	r3, [r4, #20]
 8008282:	425b      	negs	r3, r3
 8008284:	61a3      	str	r3, [r4, #24]
 8008286:	6923      	ldr	r3, [r4, #16]
 8008288:	b943      	cbnz	r3, 800829c <__swsetup_r+0xa8>
 800828a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800828e:	d1c4      	bne.n	800821a <__swsetup_r+0x26>
 8008290:	bd38      	pop	{r3, r4, r5, pc}
 8008292:	0781      	lsls	r1, r0, #30
 8008294:	bf58      	it	pl
 8008296:	6963      	ldrpl	r3, [r4, #20]
 8008298:	60a3      	str	r3, [r4, #8]
 800829a:	e7f4      	b.n	8008286 <__swsetup_r+0x92>
 800829c:	2000      	movs	r0, #0
 800829e:	e7f7      	b.n	8008290 <__swsetup_r+0x9c>
 80082a0:	200001d4 	.word	0x200001d4

080082a4 <memset>:
 80082a4:	4603      	mov	r3, r0
 80082a6:	4402      	add	r2, r0
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d100      	bne.n	80082ae <memset+0xa>
 80082ac:	4770      	bx	lr
 80082ae:	f803 1b01 	strb.w	r1, [r3], #1
 80082b2:	e7f9      	b.n	80082a8 <memset+0x4>

080082b4 <strncmp>:
 80082b4:	b510      	push	{r4, lr}
 80082b6:	b16a      	cbz	r2, 80082d4 <strncmp+0x20>
 80082b8:	3901      	subs	r1, #1
 80082ba:	1884      	adds	r4, r0, r2
 80082bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082c0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d103      	bne.n	80082d0 <strncmp+0x1c>
 80082c8:	42a0      	cmp	r0, r4
 80082ca:	d001      	beq.n	80082d0 <strncmp+0x1c>
 80082cc:	2a00      	cmp	r2, #0
 80082ce:	d1f5      	bne.n	80082bc <strncmp+0x8>
 80082d0:	1ad0      	subs	r0, r2, r3
 80082d2:	bd10      	pop	{r4, pc}
 80082d4:	4610      	mov	r0, r2
 80082d6:	e7fc      	b.n	80082d2 <strncmp+0x1e>

080082d8 <_localeconv_r>:
 80082d8:	4800      	ldr	r0, [pc, #0]	; (80082dc <_localeconv_r+0x4>)
 80082da:	4770      	bx	lr
 80082dc:	2000010c 	.word	0x2000010c

080082e0 <_close_r>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	2300      	movs	r3, #0
 80082e4:	4d05      	ldr	r5, [pc, #20]	; (80082fc <_close_r+0x1c>)
 80082e6:	4604      	mov	r4, r0
 80082e8:	4608      	mov	r0, r1
 80082ea:	602b      	str	r3, [r5, #0]
 80082ec:	f7fa f9ac 	bl	8002648 <_close>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d102      	bne.n	80082fa <_close_r+0x1a>
 80082f4:	682b      	ldr	r3, [r5, #0]
 80082f6:	b103      	cbz	r3, 80082fa <_close_r+0x1a>
 80082f8:	6023      	str	r3, [r4, #0]
 80082fa:	bd38      	pop	{r3, r4, r5, pc}
 80082fc:	20000b98 	.word	0x20000b98

08008300 <_lseek_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4604      	mov	r4, r0
 8008304:	4608      	mov	r0, r1
 8008306:	4611      	mov	r1, r2
 8008308:	2200      	movs	r2, #0
 800830a:	4d05      	ldr	r5, [pc, #20]	; (8008320 <_lseek_r+0x20>)
 800830c:	602a      	str	r2, [r5, #0]
 800830e:	461a      	mov	r2, r3
 8008310:	f7fa f9a4 	bl	800265c <_lseek>
 8008314:	1c43      	adds	r3, r0, #1
 8008316:	d102      	bne.n	800831e <_lseek_r+0x1e>
 8008318:	682b      	ldr	r3, [r5, #0]
 800831a:	b103      	cbz	r3, 800831e <_lseek_r+0x1e>
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	bd38      	pop	{r3, r4, r5, pc}
 8008320:	20000b98 	.word	0x20000b98

08008324 <_read_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	4608      	mov	r0, r1
 800832a:	4611      	mov	r1, r2
 800832c:	2200      	movs	r2, #0
 800832e:	4d05      	ldr	r5, [pc, #20]	; (8008344 <_read_r+0x20>)
 8008330:	602a      	str	r2, [r5, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	f7fa f96c 	bl	8002610 <_read>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_read_r+0x1e>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_read_r+0x1e>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	20000b98 	.word	0x20000b98

08008348 <_write_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4604      	mov	r4, r0
 800834c:	4608      	mov	r0, r1
 800834e:	4611      	mov	r1, r2
 8008350:	2200      	movs	r2, #0
 8008352:	4d05      	ldr	r5, [pc, #20]	; (8008368 <_write_r+0x20>)
 8008354:	602a      	str	r2, [r5, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	f7fa f968 	bl	800262c <_write>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_write_r+0x1e>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_write_r+0x1e>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20000b98 	.word	0x20000b98

0800836c <__errno>:
 800836c:	4b01      	ldr	r3, [pc, #4]	; (8008374 <__errno+0x8>)
 800836e:	6818      	ldr	r0, [r3, #0]
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	200001d4 	.word	0x200001d4

08008378 <__libc_init_array>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	2600      	movs	r6, #0
 800837c:	4d0c      	ldr	r5, [pc, #48]	; (80083b0 <__libc_init_array+0x38>)
 800837e:	4c0d      	ldr	r4, [pc, #52]	; (80083b4 <__libc_init_array+0x3c>)
 8008380:	1b64      	subs	r4, r4, r5
 8008382:	10a4      	asrs	r4, r4, #2
 8008384:	42a6      	cmp	r6, r4
 8008386:	d109      	bne.n	800839c <__libc_init_array+0x24>
 8008388:	f002 fee0 	bl	800b14c <_init>
 800838c:	2600      	movs	r6, #0
 800838e:	4d0a      	ldr	r5, [pc, #40]	; (80083b8 <__libc_init_array+0x40>)
 8008390:	4c0a      	ldr	r4, [pc, #40]	; (80083bc <__libc_init_array+0x44>)
 8008392:	1b64      	subs	r4, r4, r5
 8008394:	10a4      	asrs	r4, r4, #2
 8008396:	42a6      	cmp	r6, r4
 8008398:	d105      	bne.n	80083a6 <__libc_init_array+0x2e>
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a0:	4798      	blx	r3
 80083a2:	3601      	adds	r6, #1
 80083a4:	e7ee      	b.n	8008384 <__libc_init_array+0xc>
 80083a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80083aa:	4798      	blx	r3
 80083ac:	3601      	adds	r6, #1
 80083ae:	e7f2      	b.n	8008396 <__libc_init_array+0x1e>
 80083b0:	0800b830 	.word	0x0800b830
 80083b4:	0800b830 	.word	0x0800b830
 80083b8:	0800b830 	.word	0x0800b830
 80083bc:	0800b834 	.word	0x0800b834

080083c0 <__retarget_lock_acquire_recursive>:
 80083c0:	4770      	bx	lr

080083c2 <__retarget_lock_release_recursive>:
 80083c2:	4770      	bx	lr

080083c4 <strcpy>:
 80083c4:	4603      	mov	r3, r0
 80083c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083ca:	f803 2b01 	strb.w	r2, [r3], #1
 80083ce:	2a00      	cmp	r2, #0
 80083d0:	d1f9      	bne.n	80083c6 <strcpy+0x2>
 80083d2:	4770      	bx	lr

080083d4 <memchr>:
 80083d4:	4603      	mov	r3, r0
 80083d6:	b510      	push	{r4, lr}
 80083d8:	b2c9      	uxtb	r1, r1
 80083da:	4402      	add	r2, r0
 80083dc:	4293      	cmp	r3, r2
 80083de:	4618      	mov	r0, r3
 80083e0:	d101      	bne.n	80083e6 <memchr+0x12>
 80083e2:	2000      	movs	r0, #0
 80083e4:	e003      	b.n	80083ee <memchr+0x1a>
 80083e6:	7804      	ldrb	r4, [r0, #0]
 80083e8:	3301      	adds	r3, #1
 80083ea:	428c      	cmp	r4, r1
 80083ec:	d1f6      	bne.n	80083dc <memchr+0x8>
 80083ee:	bd10      	pop	{r4, pc}

080083f0 <memcpy>:
 80083f0:	440a      	add	r2, r1
 80083f2:	4291      	cmp	r1, r2
 80083f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80083f8:	d100      	bne.n	80083fc <memcpy+0xc>
 80083fa:	4770      	bx	lr
 80083fc:	b510      	push	{r4, lr}
 80083fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008402:	4291      	cmp	r1, r2
 8008404:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008408:	d1f9      	bne.n	80083fe <memcpy+0xe>
 800840a:	bd10      	pop	{r4, pc}

0800840c <nan>:
 800840c:	2000      	movs	r0, #0
 800840e:	4901      	ldr	r1, [pc, #4]	; (8008414 <nan+0x8>)
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	7ff80000 	.word	0x7ff80000

08008418 <quorem>:
 8008418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	6903      	ldr	r3, [r0, #16]
 800841e:	690c      	ldr	r4, [r1, #16]
 8008420:	4607      	mov	r7, r0
 8008422:	42a3      	cmp	r3, r4
 8008424:	db7f      	blt.n	8008526 <quorem+0x10e>
 8008426:	3c01      	subs	r4, #1
 8008428:	f100 0514 	add.w	r5, r0, #20
 800842c:	f101 0814 	add.w	r8, r1, #20
 8008430:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008434:	9301      	str	r3, [sp, #4]
 8008436:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800843a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800843e:	3301      	adds	r3, #1
 8008440:	429a      	cmp	r2, r3
 8008442:	fbb2 f6f3 	udiv	r6, r2, r3
 8008446:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800844a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800844e:	d331      	bcc.n	80084b4 <quorem+0x9c>
 8008450:	f04f 0e00 	mov.w	lr, #0
 8008454:	4640      	mov	r0, r8
 8008456:	46ac      	mov	ip, r5
 8008458:	46f2      	mov	sl, lr
 800845a:	f850 2b04 	ldr.w	r2, [r0], #4
 800845e:	b293      	uxth	r3, r2
 8008460:	fb06 e303 	mla	r3, r6, r3, lr
 8008464:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008468:	0c1a      	lsrs	r2, r3, #16
 800846a:	b29b      	uxth	r3, r3
 800846c:	fb06 220e 	mla	r2, r6, lr, r2
 8008470:	ebaa 0303 	sub.w	r3, sl, r3
 8008474:	f8dc a000 	ldr.w	sl, [ip]
 8008478:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800847c:	fa1f fa8a 	uxth.w	sl, sl
 8008480:	4453      	add	r3, sl
 8008482:	f8dc a000 	ldr.w	sl, [ip]
 8008486:	b292      	uxth	r2, r2
 8008488:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800848c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008490:	b29b      	uxth	r3, r3
 8008492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008496:	4581      	cmp	r9, r0
 8008498:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800849c:	f84c 3b04 	str.w	r3, [ip], #4
 80084a0:	d2db      	bcs.n	800845a <quorem+0x42>
 80084a2:	f855 300b 	ldr.w	r3, [r5, fp]
 80084a6:	b92b      	cbnz	r3, 80084b4 <quorem+0x9c>
 80084a8:	9b01      	ldr	r3, [sp, #4]
 80084aa:	3b04      	subs	r3, #4
 80084ac:	429d      	cmp	r5, r3
 80084ae:	461a      	mov	r2, r3
 80084b0:	d32d      	bcc.n	800850e <quorem+0xf6>
 80084b2:	613c      	str	r4, [r7, #16]
 80084b4:	4638      	mov	r0, r7
 80084b6:	f001 fd4b 	bl	8009f50 <__mcmp>
 80084ba:	2800      	cmp	r0, #0
 80084bc:	db23      	blt.n	8008506 <quorem+0xee>
 80084be:	4629      	mov	r1, r5
 80084c0:	2000      	movs	r0, #0
 80084c2:	3601      	adds	r6, #1
 80084c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80084c8:	f8d1 c000 	ldr.w	ip, [r1]
 80084cc:	b293      	uxth	r3, r2
 80084ce:	1ac3      	subs	r3, r0, r3
 80084d0:	0c12      	lsrs	r2, r2, #16
 80084d2:	fa1f f08c 	uxth.w	r0, ip
 80084d6:	4403      	add	r3, r0
 80084d8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80084dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084e6:	45c1      	cmp	r9, r8
 80084e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80084ec:	f841 3b04 	str.w	r3, [r1], #4
 80084f0:	d2e8      	bcs.n	80084c4 <quorem+0xac>
 80084f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084fa:	b922      	cbnz	r2, 8008506 <quorem+0xee>
 80084fc:	3b04      	subs	r3, #4
 80084fe:	429d      	cmp	r5, r3
 8008500:	461a      	mov	r2, r3
 8008502:	d30a      	bcc.n	800851a <quorem+0x102>
 8008504:	613c      	str	r4, [r7, #16]
 8008506:	4630      	mov	r0, r6
 8008508:	b003      	add	sp, #12
 800850a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850e:	6812      	ldr	r2, [r2, #0]
 8008510:	3b04      	subs	r3, #4
 8008512:	2a00      	cmp	r2, #0
 8008514:	d1cd      	bne.n	80084b2 <quorem+0x9a>
 8008516:	3c01      	subs	r4, #1
 8008518:	e7c8      	b.n	80084ac <quorem+0x94>
 800851a:	6812      	ldr	r2, [r2, #0]
 800851c:	3b04      	subs	r3, #4
 800851e:	2a00      	cmp	r2, #0
 8008520:	d1f0      	bne.n	8008504 <quorem+0xec>
 8008522:	3c01      	subs	r4, #1
 8008524:	e7eb      	b.n	80084fe <quorem+0xe6>
 8008526:	2000      	movs	r0, #0
 8008528:	e7ee      	b.n	8008508 <quorem+0xf0>
 800852a:	0000      	movs	r0, r0
 800852c:	0000      	movs	r0, r0
	...

08008530 <_dtoa_r>:
 8008530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008534:	4616      	mov	r6, r2
 8008536:	461f      	mov	r7, r3
 8008538:	69c4      	ldr	r4, [r0, #28]
 800853a:	b099      	sub	sp, #100	; 0x64
 800853c:	4605      	mov	r5, r0
 800853e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008542:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008546:	b974      	cbnz	r4, 8008566 <_dtoa_r+0x36>
 8008548:	2010      	movs	r0, #16
 800854a:	f001 f977 	bl	800983c <malloc>
 800854e:	4602      	mov	r2, r0
 8008550:	61e8      	str	r0, [r5, #28]
 8008552:	b920      	cbnz	r0, 800855e <_dtoa_r+0x2e>
 8008554:	21ef      	movs	r1, #239	; 0xef
 8008556:	4bac      	ldr	r3, [pc, #688]	; (8008808 <_dtoa_r+0x2d8>)
 8008558:	48ac      	ldr	r0, [pc, #688]	; (800880c <_dtoa_r+0x2dc>)
 800855a:	f002 f98f 	bl	800a87c <__assert_func>
 800855e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008562:	6004      	str	r4, [r0, #0]
 8008564:	60c4      	str	r4, [r0, #12]
 8008566:	69eb      	ldr	r3, [r5, #28]
 8008568:	6819      	ldr	r1, [r3, #0]
 800856a:	b151      	cbz	r1, 8008582 <_dtoa_r+0x52>
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	2301      	movs	r3, #1
 8008570:	4093      	lsls	r3, r2
 8008572:	604a      	str	r2, [r1, #4]
 8008574:	608b      	str	r3, [r1, #8]
 8008576:	4628      	mov	r0, r5
 8008578:	f001 fa66 	bl	8009a48 <_Bfree>
 800857c:	2200      	movs	r2, #0
 800857e:	69eb      	ldr	r3, [r5, #28]
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	1e3b      	subs	r3, r7, #0
 8008584:	bfaf      	iteee	ge
 8008586:	2300      	movge	r3, #0
 8008588:	2201      	movlt	r2, #1
 800858a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800858e:	9305      	strlt	r3, [sp, #20]
 8008590:	bfa8      	it	ge
 8008592:	f8c8 3000 	strge.w	r3, [r8]
 8008596:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800859a:	4b9d      	ldr	r3, [pc, #628]	; (8008810 <_dtoa_r+0x2e0>)
 800859c:	bfb8      	it	lt
 800859e:	f8c8 2000 	strlt.w	r2, [r8]
 80085a2:	ea33 0309 	bics.w	r3, r3, r9
 80085a6:	d119      	bne.n	80085dc <_dtoa_r+0xac>
 80085a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80085ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085b4:	4333      	orrs	r3, r6
 80085b6:	f000 8589 	beq.w	80090cc <_dtoa_r+0xb9c>
 80085ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80085bc:	b953      	cbnz	r3, 80085d4 <_dtoa_r+0xa4>
 80085be:	4b95      	ldr	r3, [pc, #596]	; (8008814 <_dtoa_r+0x2e4>)
 80085c0:	e023      	b.n	800860a <_dtoa_r+0xda>
 80085c2:	4b95      	ldr	r3, [pc, #596]	; (8008818 <_dtoa_r+0x2e8>)
 80085c4:	9303      	str	r3, [sp, #12]
 80085c6:	3308      	adds	r3, #8
 80085c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80085ca:	6013      	str	r3, [r2, #0]
 80085cc:	9803      	ldr	r0, [sp, #12]
 80085ce:	b019      	add	sp, #100	; 0x64
 80085d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d4:	4b8f      	ldr	r3, [pc, #572]	; (8008814 <_dtoa_r+0x2e4>)
 80085d6:	9303      	str	r3, [sp, #12]
 80085d8:	3303      	adds	r3, #3
 80085da:	e7f5      	b.n	80085c8 <_dtoa_r+0x98>
 80085dc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80085e0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80085e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085e8:	2200      	movs	r2, #0
 80085ea:	2300      	movs	r3, #0
 80085ec:	f7f8 f9e6 	bl	80009bc <__aeabi_dcmpeq>
 80085f0:	4680      	mov	r8, r0
 80085f2:	b160      	cbz	r0, 800860e <_dtoa_r+0xde>
 80085f4:	2301      	movs	r3, #1
 80085f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80085f8:	6013      	str	r3, [r2, #0]
 80085fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f000 8562 	beq.w	80090c6 <_dtoa_r+0xb96>
 8008602:	4b86      	ldr	r3, [pc, #536]	; (800881c <_dtoa_r+0x2ec>)
 8008604:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	9303      	str	r3, [sp, #12]
 800860c:	e7de      	b.n	80085cc <_dtoa_r+0x9c>
 800860e:	ab16      	add	r3, sp, #88	; 0x58
 8008610:	9301      	str	r3, [sp, #4]
 8008612:	ab17      	add	r3, sp, #92	; 0x5c
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	4628      	mov	r0, r5
 8008618:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800861c:	f001 fda8 	bl	800a170 <__d2b>
 8008620:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008624:	4682      	mov	sl, r0
 8008626:	2c00      	cmp	r4, #0
 8008628:	d07e      	beq.n	8008728 <_dtoa_r+0x1f8>
 800862a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800862e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008630:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008638:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800863c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008640:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008644:	4619      	mov	r1, r3
 8008646:	2200      	movs	r2, #0
 8008648:	4b75      	ldr	r3, [pc, #468]	; (8008820 <_dtoa_r+0x2f0>)
 800864a:	f7f7 fd97 	bl	800017c <__aeabi_dsub>
 800864e:	a368      	add	r3, pc, #416	; (adr r3, 80087f0 <_dtoa_r+0x2c0>)
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	f7f7 ff4a 	bl	80004ec <__aeabi_dmul>
 8008658:	a367      	add	r3, pc, #412	; (adr r3, 80087f8 <_dtoa_r+0x2c8>)
 800865a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865e:	f7f7 fd8f 	bl	8000180 <__adddf3>
 8008662:	4606      	mov	r6, r0
 8008664:	4620      	mov	r0, r4
 8008666:	460f      	mov	r7, r1
 8008668:	f7f7 fed6 	bl	8000418 <__aeabi_i2d>
 800866c:	a364      	add	r3, pc, #400	; (adr r3, 8008800 <_dtoa_r+0x2d0>)
 800866e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008672:	f7f7 ff3b 	bl	80004ec <__aeabi_dmul>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	4630      	mov	r0, r6
 800867c:	4639      	mov	r1, r7
 800867e:	f7f7 fd7f 	bl	8000180 <__adddf3>
 8008682:	4606      	mov	r6, r0
 8008684:	460f      	mov	r7, r1
 8008686:	f7f8 f9e1 	bl	8000a4c <__aeabi_d2iz>
 800868a:	2200      	movs	r2, #0
 800868c:	4683      	mov	fp, r0
 800868e:	2300      	movs	r3, #0
 8008690:	4630      	mov	r0, r6
 8008692:	4639      	mov	r1, r7
 8008694:	f7f8 f99c 	bl	80009d0 <__aeabi_dcmplt>
 8008698:	b148      	cbz	r0, 80086ae <_dtoa_r+0x17e>
 800869a:	4658      	mov	r0, fp
 800869c:	f7f7 febc 	bl	8000418 <__aeabi_i2d>
 80086a0:	4632      	mov	r2, r6
 80086a2:	463b      	mov	r3, r7
 80086a4:	f7f8 f98a 	bl	80009bc <__aeabi_dcmpeq>
 80086a8:	b908      	cbnz	r0, 80086ae <_dtoa_r+0x17e>
 80086aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086ae:	f1bb 0f16 	cmp.w	fp, #22
 80086b2:	d857      	bhi.n	8008764 <_dtoa_r+0x234>
 80086b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086b8:	4b5a      	ldr	r3, [pc, #360]	; (8008824 <_dtoa_r+0x2f4>)
 80086ba:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80086be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c2:	f7f8 f985 	bl	80009d0 <__aeabi_dcmplt>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d04e      	beq.n	8008768 <_dtoa_r+0x238>
 80086ca:	2300      	movs	r3, #0
 80086cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80086d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80086d4:	1b1b      	subs	r3, r3, r4
 80086d6:	1e5a      	subs	r2, r3, #1
 80086d8:	bf46      	itte	mi
 80086da:	f1c3 0901 	rsbmi	r9, r3, #1
 80086de:	2300      	movmi	r3, #0
 80086e0:	f04f 0900 	movpl.w	r9, #0
 80086e4:	9209      	str	r2, [sp, #36]	; 0x24
 80086e6:	bf48      	it	mi
 80086e8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80086ea:	f1bb 0f00 	cmp.w	fp, #0
 80086ee:	db3d      	blt.n	800876c <_dtoa_r+0x23c>
 80086f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80086f6:	445b      	add	r3, fp
 80086f8:	9309      	str	r3, [sp, #36]	; 0x24
 80086fa:	2300      	movs	r3, #0
 80086fc:	930a      	str	r3, [sp, #40]	; 0x28
 80086fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008700:	2b09      	cmp	r3, #9
 8008702:	d867      	bhi.n	80087d4 <_dtoa_r+0x2a4>
 8008704:	2b05      	cmp	r3, #5
 8008706:	bfc4      	itt	gt
 8008708:	3b04      	subgt	r3, #4
 800870a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800870c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800870e:	bfc8      	it	gt
 8008710:	2400      	movgt	r4, #0
 8008712:	f1a3 0302 	sub.w	r3, r3, #2
 8008716:	bfd8      	it	le
 8008718:	2401      	movle	r4, #1
 800871a:	2b03      	cmp	r3, #3
 800871c:	f200 8086 	bhi.w	800882c <_dtoa_r+0x2fc>
 8008720:	e8df f003 	tbb	[pc, r3]
 8008724:	5637392c 	.word	0x5637392c
 8008728:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800872c:	441c      	add	r4, r3
 800872e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008732:	2b20      	cmp	r3, #32
 8008734:	bfc1      	itttt	gt
 8008736:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800873a:	fa09 f903 	lslgt.w	r9, r9, r3
 800873e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8008742:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008746:	bfd6      	itet	le
 8008748:	f1c3 0320 	rsble	r3, r3, #32
 800874c:	ea49 0003 	orrgt.w	r0, r9, r3
 8008750:	fa06 f003 	lslle.w	r0, r6, r3
 8008754:	f7f7 fe50 	bl	80003f8 <__aeabi_ui2d>
 8008758:	2201      	movs	r2, #1
 800875a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800875e:	3c01      	subs	r4, #1
 8008760:	9213      	str	r2, [sp, #76]	; 0x4c
 8008762:	e76f      	b.n	8008644 <_dtoa_r+0x114>
 8008764:	2301      	movs	r3, #1
 8008766:	e7b3      	b.n	80086d0 <_dtoa_r+0x1a0>
 8008768:	900f      	str	r0, [sp, #60]	; 0x3c
 800876a:	e7b2      	b.n	80086d2 <_dtoa_r+0x1a2>
 800876c:	f1cb 0300 	rsb	r3, fp, #0
 8008770:	930a      	str	r3, [sp, #40]	; 0x28
 8008772:	2300      	movs	r3, #0
 8008774:	eba9 090b 	sub.w	r9, r9, fp
 8008778:	930e      	str	r3, [sp, #56]	; 0x38
 800877a:	e7c0      	b.n	80086fe <_dtoa_r+0x1ce>
 800877c:	2300      	movs	r3, #0
 800877e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008780:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008782:	2b00      	cmp	r3, #0
 8008784:	dc55      	bgt.n	8008832 <_dtoa_r+0x302>
 8008786:	2301      	movs	r3, #1
 8008788:	461a      	mov	r2, r3
 800878a:	9306      	str	r3, [sp, #24]
 800878c:	9308      	str	r3, [sp, #32]
 800878e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008790:	e00b      	b.n	80087aa <_dtoa_r+0x27a>
 8008792:	2301      	movs	r3, #1
 8008794:	e7f3      	b.n	800877e <_dtoa_r+0x24e>
 8008796:	2300      	movs	r3, #0
 8008798:	930b      	str	r3, [sp, #44]	; 0x2c
 800879a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800879c:	445b      	add	r3, fp
 800879e:	9306      	str	r3, [sp, #24]
 80087a0:	3301      	adds	r3, #1
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	9308      	str	r3, [sp, #32]
 80087a6:	bfb8      	it	lt
 80087a8:	2301      	movlt	r3, #1
 80087aa:	2100      	movs	r1, #0
 80087ac:	2204      	movs	r2, #4
 80087ae:	69e8      	ldr	r0, [r5, #28]
 80087b0:	f102 0614 	add.w	r6, r2, #20
 80087b4:	429e      	cmp	r6, r3
 80087b6:	d940      	bls.n	800883a <_dtoa_r+0x30a>
 80087b8:	6041      	str	r1, [r0, #4]
 80087ba:	4628      	mov	r0, r5
 80087bc:	f001 f904 	bl	80099c8 <_Balloc>
 80087c0:	9003      	str	r0, [sp, #12]
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d13c      	bne.n	8008840 <_dtoa_r+0x310>
 80087c6:	4602      	mov	r2, r0
 80087c8:	f240 11af 	movw	r1, #431	; 0x1af
 80087cc:	4b16      	ldr	r3, [pc, #88]	; (8008828 <_dtoa_r+0x2f8>)
 80087ce:	e6c3      	b.n	8008558 <_dtoa_r+0x28>
 80087d0:	2301      	movs	r3, #1
 80087d2:	e7e1      	b.n	8008798 <_dtoa_r+0x268>
 80087d4:	2401      	movs	r4, #1
 80087d6:	2300      	movs	r3, #0
 80087d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80087da:	9322      	str	r3, [sp, #136]	; 0x88
 80087dc:	f04f 33ff 	mov.w	r3, #4294967295
 80087e0:	2200      	movs	r2, #0
 80087e2:	9306      	str	r3, [sp, #24]
 80087e4:	9308      	str	r3, [sp, #32]
 80087e6:	2312      	movs	r3, #18
 80087e8:	e7d1      	b.n	800878e <_dtoa_r+0x25e>
 80087ea:	bf00      	nop
 80087ec:	f3af 8000 	nop.w
 80087f0:	636f4361 	.word	0x636f4361
 80087f4:	3fd287a7 	.word	0x3fd287a7
 80087f8:	8b60c8b3 	.word	0x8b60c8b3
 80087fc:	3fc68a28 	.word	0x3fc68a28
 8008800:	509f79fb 	.word	0x509f79fb
 8008804:	3fd34413 	.word	0x3fd34413
 8008808:	0800b530 	.word	0x0800b530
 800880c:	0800b547 	.word	0x0800b547
 8008810:	7ff00000 	.word	0x7ff00000
 8008814:	0800b52c 	.word	0x0800b52c
 8008818:	0800b523 	.word	0x0800b523
 800881c:	0800b2aa 	.word	0x0800b2aa
 8008820:	3ff80000 	.word	0x3ff80000
 8008824:	0800b698 	.word	0x0800b698
 8008828:	0800b59f 	.word	0x0800b59f
 800882c:	2301      	movs	r3, #1
 800882e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008830:	e7d4      	b.n	80087dc <_dtoa_r+0x2ac>
 8008832:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008834:	9306      	str	r3, [sp, #24]
 8008836:	9308      	str	r3, [sp, #32]
 8008838:	e7b7      	b.n	80087aa <_dtoa_r+0x27a>
 800883a:	3101      	adds	r1, #1
 800883c:	0052      	lsls	r2, r2, #1
 800883e:	e7b7      	b.n	80087b0 <_dtoa_r+0x280>
 8008840:	69eb      	ldr	r3, [r5, #28]
 8008842:	9a03      	ldr	r2, [sp, #12]
 8008844:	601a      	str	r2, [r3, #0]
 8008846:	9b08      	ldr	r3, [sp, #32]
 8008848:	2b0e      	cmp	r3, #14
 800884a:	f200 80a8 	bhi.w	800899e <_dtoa_r+0x46e>
 800884e:	2c00      	cmp	r4, #0
 8008850:	f000 80a5 	beq.w	800899e <_dtoa_r+0x46e>
 8008854:	f1bb 0f00 	cmp.w	fp, #0
 8008858:	dd34      	ble.n	80088c4 <_dtoa_r+0x394>
 800885a:	4b9a      	ldr	r3, [pc, #616]	; (8008ac4 <_dtoa_r+0x594>)
 800885c:	f00b 020f 	and.w	r2, fp, #15
 8008860:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008864:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008868:	e9d3 3400 	ldrd	r3, r4, [r3]
 800886c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008870:	ea4f 142b 	mov.w	r4, fp, asr #4
 8008874:	d016      	beq.n	80088a4 <_dtoa_r+0x374>
 8008876:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800887a:	4b93      	ldr	r3, [pc, #588]	; (8008ac8 <_dtoa_r+0x598>)
 800887c:	2703      	movs	r7, #3
 800887e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008882:	f7f7 ff5d 	bl	8000740 <__aeabi_ddiv>
 8008886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800888a:	f004 040f 	and.w	r4, r4, #15
 800888e:	4e8e      	ldr	r6, [pc, #568]	; (8008ac8 <_dtoa_r+0x598>)
 8008890:	b954      	cbnz	r4, 80088a8 <_dtoa_r+0x378>
 8008892:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800889a:	f7f7 ff51 	bl	8000740 <__aeabi_ddiv>
 800889e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088a2:	e029      	b.n	80088f8 <_dtoa_r+0x3c8>
 80088a4:	2702      	movs	r7, #2
 80088a6:	e7f2      	b.n	800888e <_dtoa_r+0x35e>
 80088a8:	07e1      	lsls	r1, r4, #31
 80088aa:	d508      	bpl.n	80088be <_dtoa_r+0x38e>
 80088ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088b4:	f7f7 fe1a 	bl	80004ec <__aeabi_dmul>
 80088b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088bc:	3701      	adds	r7, #1
 80088be:	1064      	asrs	r4, r4, #1
 80088c0:	3608      	adds	r6, #8
 80088c2:	e7e5      	b.n	8008890 <_dtoa_r+0x360>
 80088c4:	f000 80a5 	beq.w	8008a12 <_dtoa_r+0x4e2>
 80088c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80088cc:	f1cb 0400 	rsb	r4, fp, #0
 80088d0:	4b7c      	ldr	r3, [pc, #496]	; (8008ac4 <_dtoa_r+0x594>)
 80088d2:	f004 020f 	and.w	r2, r4, #15
 80088d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088de:	f7f7 fe05 	bl	80004ec <__aeabi_dmul>
 80088e2:	2702      	movs	r7, #2
 80088e4:	2300      	movs	r3, #0
 80088e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088ea:	4e77      	ldr	r6, [pc, #476]	; (8008ac8 <_dtoa_r+0x598>)
 80088ec:	1124      	asrs	r4, r4, #4
 80088ee:	2c00      	cmp	r4, #0
 80088f0:	f040 8084 	bne.w	80089fc <_dtoa_r+0x4cc>
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d1d2      	bne.n	800889e <_dtoa_r+0x36e>
 80088f8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80088fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008900:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008902:	2b00      	cmp	r3, #0
 8008904:	f000 8087 	beq.w	8008a16 <_dtoa_r+0x4e6>
 8008908:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800890c:	2200      	movs	r2, #0
 800890e:	4b6f      	ldr	r3, [pc, #444]	; (8008acc <_dtoa_r+0x59c>)
 8008910:	f7f8 f85e 	bl	80009d0 <__aeabi_dcmplt>
 8008914:	2800      	cmp	r0, #0
 8008916:	d07e      	beq.n	8008a16 <_dtoa_r+0x4e6>
 8008918:	9b08      	ldr	r3, [sp, #32]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d07b      	beq.n	8008a16 <_dtoa_r+0x4e6>
 800891e:	9b06      	ldr	r3, [sp, #24]
 8008920:	2b00      	cmp	r3, #0
 8008922:	dd38      	ble.n	8008996 <_dtoa_r+0x466>
 8008924:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008928:	2200      	movs	r2, #0
 800892a:	4b69      	ldr	r3, [pc, #420]	; (8008ad0 <_dtoa_r+0x5a0>)
 800892c:	f7f7 fdde 	bl	80004ec <__aeabi_dmul>
 8008930:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008934:	9c06      	ldr	r4, [sp, #24]
 8008936:	f10b 38ff 	add.w	r8, fp, #4294967295
 800893a:	3701      	adds	r7, #1
 800893c:	4638      	mov	r0, r7
 800893e:	f7f7 fd6b 	bl	8000418 <__aeabi_i2d>
 8008942:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008946:	f7f7 fdd1 	bl	80004ec <__aeabi_dmul>
 800894a:	2200      	movs	r2, #0
 800894c:	4b61      	ldr	r3, [pc, #388]	; (8008ad4 <_dtoa_r+0x5a4>)
 800894e:	f7f7 fc17 	bl	8000180 <__adddf3>
 8008952:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008956:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800895a:	9611      	str	r6, [sp, #68]	; 0x44
 800895c:	2c00      	cmp	r4, #0
 800895e:	d15d      	bne.n	8008a1c <_dtoa_r+0x4ec>
 8008960:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008964:	2200      	movs	r2, #0
 8008966:	4b5c      	ldr	r3, [pc, #368]	; (8008ad8 <_dtoa_r+0x5a8>)
 8008968:	f7f7 fc08 	bl	800017c <__aeabi_dsub>
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008974:	4633      	mov	r3, r6
 8008976:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008978:	f7f8 f848 	bl	8000a0c <__aeabi_dcmpgt>
 800897c:	2800      	cmp	r0, #0
 800897e:	f040 8295 	bne.w	8008eac <_dtoa_r+0x97c>
 8008982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008986:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008988:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800898c:	f7f8 f820 	bl	80009d0 <__aeabi_dcmplt>
 8008990:	2800      	cmp	r0, #0
 8008992:	f040 8289 	bne.w	8008ea8 <_dtoa_r+0x978>
 8008996:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800899a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800899e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f2c0 8151 	blt.w	8008c48 <_dtoa_r+0x718>
 80089a6:	f1bb 0f0e 	cmp.w	fp, #14
 80089aa:	f300 814d 	bgt.w	8008c48 <_dtoa_r+0x718>
 80089ae:	4b45      	ldr	r3, [pc, #276]	; (8008ac4 <_dtoa_r+0x594>)
 80089b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80089b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80089bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f280 80da 	bge.w	8008b78 <_dtoa_r+0x648>
 80089c4:	9b08      	ldr	r3, [sp, #32]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f300 80d6 	bgt.w	8008b78 <_dtoa_r+0x648>
 80089cc:	f040 826b 	bne.w	8008ea6 <_dtoa_r+0x976>
 80089d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089d4:	2200      	movs	r2, #0
 80089d6:	4b40      	ldr	r3, [pc, #256]	; (8008ad8 <_dtoa_r+0x5a8>)
 80089d8:	f7f7 fd88 	bl	80004ec <__aeabi_dmul>
 80089dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e0:	f7f8 f80a 	bl	80009f8 <__aeabi_dcmpge>
 80089e4:	9c08      	ldr	r4, [sp, #32]
 80089e6:	4626      	mov	r6, r4
 80089e8:	2800      	cmp	r0, #0
 80089ea:	f040 8241 	bne.w	8008e70 <_dtoa_r+0x940>
 80089ee:	2331      	movs	r3, #49	; 0x31
 80089f0:	9f03      	ldr	r7, [sp, #12]
 80089f2:	f10b 0b01 	add.w	fp, fp, #1
 80089f6:	f807 3b01 	strb.w	r3, [r7], #1
 80089fa:	e23d      	b.n	8008e78 <_dtoa_r+0x948>
 80089fc:	07e2      	lsls	r2, r4, #31
 80089fe:	d505      	bpl.n	8008a0c <_dtoa_r+0x4dc>
 8008a00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a04:	f7f7 fd72 	bl	80004ec <__aeabi_dmul>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	3701      	adds	r7, #1
 8008a0c:	1064      	asrs	r4, r4, #1
 8008a0e:	3608      	adds	r6, #8
 8008a10:	e76d      	b.n	80088ee <_dtoa_r+0x3be>
 8008a12:	2702      	movs	r7, #2
 8008a14:	e770      	b.n	80088f8 <_dtoa_r+0x3c8>
 8008a16:	46d8      	mov	r8, fp
 8008a18:	9c08      	ldr	r4, [sp, #32]
 8008a1a:	e78f      	b.n	800893c <_dtoa_r+0x40c>
 8008a1c:	9903      	ldr	r1, [sp, #12]
 8008a1e:	4b29      	ldr	r3, [pc, #164]	; (8008ac4 <_dtoa_r+0x594>)
 8008a20:	4421      	add	r1, r4
 8008a22:	9112      	str	r1, [sp, #72]	; 0x48
 8008a24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a2a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008a2e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a32:	2900      	cmp	r1, #0
 8008a34:	d054      	beq.n	8008ae0 <_dtoa_r+0x5b0>
 8008a36:	2000      	movs	r0, #0
 8008a38:	4928      	ldr	r1, [pc, #160]	; (8008adc <_dtoa_r+0x5ac>)
 8008a3a:	f7f7 fe81 	bl	8000740 <__aeabi_ddiv>
 8008a3e:	463b      	mov	r3, r7
 8008a40:	4632      	mov	r2, r6
 8008a42:	f7f7 fb9b 	bl	800017c <__aeabi_dsub>
 8008a46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a4a:	9f03      	ldr	r7, [sp, #12]
 8008a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a50:	f7f7 fffc 	bl	8000a4c <__aeabi_d2iz>
 8008a54:	4604      	mov	r4, r0
 8008a56:	f7f7 fcdf 	bl	8000418 <__aeabi_i2d>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a62:	f7f7 fb8b 	bl	800017c <__aeabi_dsub>
 8008a66:	4602      	mov	r2, r0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	3430      	adds	r4, #48	; 0x30
 8008a6c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a74:	f807 4b01 	strb.w	r4, [r7], #1
 8008a78:	f7f7 ffaa 	bl	80009d0 <__aeabi_dcmplt>
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	d173      	bne.n	8008b68 <_dtoa_r+0x638>
 8008a80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a84:	2000      	movs	r0, #0
 8008a86:	4911      	ldr	r1, [pc, #68]	; (8008acc <_dtoa_r+0x59c>)
 8008a88:	f7f7 fb78 	bl	800017c <__aeabi_dsub>
 8008a8c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a90:	f7f7 ff9e 	bl	80009d0 <__aeabi_dcmplt>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	f040 80b6 	bne.w	8008c06 <_dtoa_r+0x6d6>
 8008a9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a9c:	429f      	cmp	r7, r3
 8008a9e:	f43f af7a 	beq.w	8008996 <_dtoa_r+0x466>
 8008aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	4b09      	ldr	r3, [pc, #36]	; (8008ad0 <_dtoa_r+0x5a0>)
 8008aaa:	f7f7 fd1f 	bl	80004ec <__aeabi_dmul>
 8008aae:	2200      	movs	r2, #0
 8008ab0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ab8:	4b05      	ldr	r3, [pc, #20]	; (8008ad0 <_dtoa_r+0x5a0>)
 8008aba:	f7f7 fd17 	bl	80004ec <__aeabi_dmul>
 8008abe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ac2:	e7c3      	b.n	8008a4c <_dtoa_r+0x51c>
 8008ac4:	0800b698 	.word	0x0800b698
 8008ac8:	0800b670 	.word	0x0800b670
 8008acc:	3ff00000 	.word	0x3ff00000
 8008ad0:	40240000 	.word	0x40240000
 8008ad4:	401c0000 	.word	0x401c0000
 8008ad8:	40140000 	.word	0x40140000
 8008adc:	3fe00000 	.word	0x3fe00000
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	4639      	mov	r1, r7
 8008ae4:	f7f7 fd02 	bl	80004ec <__aeabi_dmul>
 8008ae8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008aea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008aee:	9c03      	ldr	r4, [sp, #12]
 8008af0:	9314      	str	r3, [sp, #80]	; 0x50
 8008af2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af6:	f7f7 ffa9 	bl	8000a4c <__aeabi_d2iz>
 8008afa:	9015      	str	r0, [sp, #84]	; 0x54
 8008afc:	f7f7 fc8c 	bl	8000418 <__aeabi_i2d>
 8008b00:	4602      	mov	r2, r0
 8008b02:	460b      	mov	r3, r1
 8008b04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b08:	f7f7 fb38 	bl	800017c <__aeabi_dsub>
 8008b0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b0e:	4606      	mov	r6, r0
 8008b10:	3330      	adds	r3, #48	; 0x30
 8008b12:	f804 3b01 	strb.w	r3, [r4], #1
 8008b16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b18:	460f      	mov	r7, r1
 8008b1a:	429c      	cmp	r4, r3
 8008b1c:	f04f 0200 	mov.w	r2, #0
 8008b20:	d124      	bne.n	8008b6c <_dtoa_r+0x63c>
 8008b22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008b26:	4baf      	ldr	r3, [pc, #700]	; (8008de4 <_dtoa_r+0x8b4>)
 8008b28:	f7f7 fb2a 	bl	8000180 <__adddf3>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	460b      	mov	r3, r1
 8008b30:	4630      	mov	r0, r6
 8008b32:	4639      	mov	r1, r7
 8008b34:	f7f7 ff6a 	bl	8000a0c <__aeabi_dcmpgt>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d163      	bne.n	8008c04 <_dtoa_r+0x6d4>
 8008b3c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b40:	2000      	movs	r0, #0
 8008b42:	49a8      	ldr	r1, [pc, #672]	; (8008de4 <_dtoa_r+0x8b4>)
 8008b44:	f7f7 fb1a 	bl	800017c <__aeabi_dsub>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	4639      	mov	r1, r7
 8008b50:	f7f7 ff3e 	bl	80009d0 <__aeabi_dcmplt>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	f43f af1e 	beq.w	8008996 <_dtoa_r+0x466>
 8008b5a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008b5c:	1e7b      	subs	r3, r7, #1
 8008b5e:	9314      	str	r3, [sp, #80]	; 0x50
 8008b60:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008b64:	2b30      	cmp	r3, #48	; 0x30
 8008b66:	d0f8      	beq.n	8008b5a <_dtoa_r+0x62a>
 8008b68:	46c3      	mov	fp, r8
 8008b6a:	e03b      	b.n	8008be4 <_dtoa_r+0x6b4>
 8008b6c:	4b9e      	ldr	r3, [pc, #632]	; (8008de8 <_dtoa_r+0x8b8>)
 8008b6e:	f7f7 fcbd 	bl	80004ec <__aeabi_dmul>
 8008b72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b76:	e7bc      	b.n	8008af2 <_dtoa_r+0x5c2>
 8008b78:	9f03      	ldr	r7, [sp, #12]
 8008b7a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008b7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	f7f7 fddb 	bl	8000740 <__aeabi_ddiv>
 8008b8a:	f7f7 ff5f 	bl	8000a4c <__aeabi_d2iz>
 8008b8e:	4604      	mov	r4, r0
 8008b90:	f7f7 fc42 	bl	8000418 <__aeabi_i2d>
 8008b94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b98:	f7f7 fca8 	bl	80004ec <__aeabi_dmul>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	4640      	mov	r0, r8
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	f7f7 faea 	bl	800017c <__aeabi_dsub>
 8008ba8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008bac:	f807 6b01 	strb.w	r6, [r7], #1
 8008bb0:	9e03      	ldr	r6, [sp, #12]
 8008bb2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008bb6:	1bbe      	subs	r6, r7, r6
 8008bb8:	45b4      	cmp	ip, r6
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	d136      	bne.n	8008c2e <_dtoa_r+0x6fe>
 8008bc0:	f7f7 fade 	bl	8000180 <__adddf3>
 8008bc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008bc8:	4680      	mov	r8, r0
 8008bca:	4689      	mov	r9, r1
 8008bcc:	f7f7 ff1e 	bl	8000a0c <__aeabi_dcmpgt>
 8008bd0:	bb58      	cbnz	r0, 8008c2a <_dtoa_r+0x6fa>
 8008bd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	4649      	mov	r1, r9
 8008bda:	f7f7 feef 	bl	80009bc <__aeabi_dcmpeq>
 8008bde:	b108      	cbz	r0, 8008be4 <_dtoa_r+0x6b4>
 8008be0:	07e3      	lsls	r3, r4, #31
 8008be2:	d422      	bmi.n	8008c2a <_dtoa_r+0x6fa>
 8008be4:	4651      	mov	r1, sl
 8008be6:	4628      	mov	r0, r5
 8008be8:	f000 ff2e 	bl	8009a48 <_Bfree>
 8008bec:	2300      	movs	r3, #0
 8008bee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008bf0:	703b      	strb	r3, [r7, #0]
 8008bf2:	f10b 0301 	add.w	r3, fp, #1
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f43f ace6 	beq.w	80085cc <_dtoa_r+0x9c>
 8008c00:	601f      	str	r7, [r3, #0]
 8008c02:	e4e3      	b.n	80085cc <_dtoa_r+0x9c>
 8008c04:	4627      	mov	r7, r4
 8008c06:	463b      	mov	r3, r7
 8008c08:	461f      	mov	r7, r3
 8008c0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c0e:	2a39      	cmp	r2, #57	; 0x39
 8008c10:	d107      	bne.n	8008c22 <_dtoa_r+0x6f2>
 8008c12:	9a03      	ldr	r2, [sp, #12]
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d1f7      	bne.n	8008c08 <_dtoa_r+0x6d8>
 8008c18:	2230      	movs	r2, #48	; 0x30
 8008c1a:	9903      	ldr	r1, [sp, #12]
 8008c1c:	f108 0801 	add.w	r8, r8, #1
 8008c20:	700a      	strb	r2, [r1, #0]
 8008c22:	781a      	ldrb	r2, [r3, #0]
 8008c24:	3201      	adds	r2, #1
 8008c26:	701a      	strb	r2, [r3, #0]
 8008c28:	e79e      	b.n	8008b68 <_dtoa_r+0x638>
 8008c2a:	46d8      	mov	r8, fp
 8008c2c:	e7eb      	b.n	8008c06 <_dtoa_r+0x6d6>
 8008c2e:	2200      	movs	r2, #0
 8008c30:	4b6d      	ldr	r3, [pc, #436]	; (8008de8 <_dtoa_r+0x8b8>)
 8008c32:	f7f7 fc5b 	bl	80004ec <__aeabi_dmul>
 8008c36:	2200      	movs	r2, #0
 8008c38:	2300      	movs	r3, #0
 8008c3a:	4680      	mov	r8, r0
 8008c3c:	4689      	mov	r9, r1
 8008c3e:	f7f7 febd 	bl	80009bc <__aeabi_dcmpeq>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d09b      	beq.n	8008b7e <_dtoa_r+0x64e>
 8008c46:	e7cd      	b.n	8008be4 <_dtoa_r+0x6b4>
 8008c48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c4a:	2a00      	cmp	r2, #0
 8008c4c:	f000 80c4 	beq.w	8008dd8 <_dtoa_r+0x8a8>
 8008c50:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008c52:	2a01      	cmp	r2, #1
 8008c54:	f300 80a8 	bgt.w	8008da8 <_dtoa_r+0x878>
 8008c58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c5a:	2a00      	cmp	r2, #0
 8008c5c:	f000 80a0 	beq.w	8008da0 <_dtoa_r+0x870>
 8008c60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008c64:	464f      	mov	r7, r9
 8008c66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008c68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	441a      	add	r2, r3
 8008c6e:	4628      	mov	r0, r5
 8008c70:	4499      	add	r9, r3
 8008c72:	9209      	str	r2, [sp, #36]	; 0x24
 8008c74:	f000 ffe8 	bl	8009c48 <__i2b>
 8008c78:	4606      	mov	r6, r0
 8008c7a:	b15f      	cbz	r7, 8008c94 <_dtoa_r+0x764>
 8008c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	dd08      	ble.n	8008c94 <_dtoa_r+0x764>
 8008c82:	42bb      	cmp	r3, r7
 8008c84:	bfa8      	it	ge
 8008c86:	463b      	movge	r3, r7
 8008c88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c8a:	eba9 0903 	sub.w	r9, r9, r3
 8008c8e:	1aff      	subs	r7, r7, r3
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	9309      	str	r3, [sp, #36]	; 0x24
 8008c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c96:	b1f3      	cbz	r3, 8008cd6 <_dtoa_r+0x7a6>
 8008c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 80a0 	beq.w	8008de0 <_dtoa_r+0x8b0>
 8008ca0:	2c00      	cmp	r4, #0
 8008ca2:	dd10      	ble.n	8008cc6 <_dtoa_r+0x796>
 8008ca4:	4631      	mov	r1, r6
 8008ca6:	4622      	mov	r2, r4
 8008ca8:	4628      	mov	r0, r5
 8008caa:	f001 f88b 	bl	8009dc4 <__pow5mult>
 8008cae:	4652      	mov	r2, sl
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	f000 ffdd 	bl	8009c74 <__multiply>
 8008cba:	4680      	mov	r8, r0
 8008cbc:	4651      	mov	r1, sl
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	f000 fec2 	bl	8009a48 <_Bfree>
 8008cc4:	46c2      	mov	sl, r8
 8008cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cc8:	1b1a      	subs	r2, r3, r4
 8008cca:	d004      	beq.n	8008cd6 <_dtoa_r+0x7a6>
 8008ccc:	4651      	mov	r1, sl
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f001 f878 	bl	8009dc4 <__pow5mult>
 8008cd4:	4682      	mov	sl, r0
 8008cd6:	2101      	movs	r1, #1
 8008cd8:	4628      	mov	r0, r5
 8008cda:	f000 ffb5 	bl	8009c48 <__i2b>
 8008cde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ce0:	4604      	mov	r4, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	f340 8082 	ble.w	8008dec <_dtoa_r+0x8bc>
 8008ce8:	461a      	mov	r2, r3
 8008cea:	4601      	mov	r1, r0
 8008cec:	4628      	mov	r0, r5
 8008cee:	f001 f869 	bl	8009dc4 <__pow5mult>
 8008cf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	dd7b      	ble.n	8008df2 <_dtoa_r+0x8c2>
 8008cfa:	f04f 0800 	mov.w	r8, #0
 8008cfe:	6923      	ldr	r3, [r4, #16]
 8008d00:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d04:	6918      	ldr	r0, [r3, #16]
 8008d06:	f000 ff51 	bl	8009bac <__hi0bits>
 8008d0a:	f1c0 0020 	rsb	r0, r0, #32
 8008d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d10:	4418      	add	r0, r3
 8008d12:	f010 001f 	ands.w	r0, r0, #31
 8008d16:	f000 8092 	beq.w	8008e3e <_dtoa_r+0x90e>
 8008d1a:	f1c0 0320 	rsb	r3, r0, #32
 8008d1e:	2b04      	cmp	r3, #4
 8008d20:	f340 8085 	ble.w	8008e2e <_dtoa_r+0x8fe>
 8008d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d26:	f1c0 001c 	rsb	r0, r0, #28
 8008d2a:	4403      	add	r3, r0
 8008d2c:	4481      	add	r9, r0
 8008d2e:	4407      	add	r7, r0
 8008d30:	9309      	str	r3, [sp, #36]	; 0x24
 8008d32:	f1b9 0f00 	cmp.w	r9, #0
 8008d36:	dd05      	ble.n	8008d44 <_dtoa_r+0x814>
 8008d38:	4651      	mov	r1, sl
 8008d3a:	464a      	mov	r2, r9
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	f001 f89b 	bl	8009e78 <__lshift>
 8008d42:	4682      	mov	sl, r0
 8008d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	dd05      	ble.n	8008d56 <_dtoa_r+0x826>
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	4628      	mov	r0, r5
 8008d50:	f001 f892 	bl	8009e78 <__lshift>
 8008d54:	4604      	mov	r4, r0
 8008d56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d072      	beq.n	8008e42 <_dtoa_r+0x912>
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4650      	mov	r0, sl
 8008d60:	f001 f8f6 	bl	8009f50 <__mcmp>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	da6c      	bge.n	8008e42 <_dtoa_r+0x912>
 8008d68:	2300      	movs	r3, #0
 8008d6a:	4651      	mov	r1, sl
 8008d6c:	220a      	movs	r2, #10
 8008d6e:	4628      	mov	r0, r5
 8008d70:	f000 fe8c 	bl	8009a8c <__multadd>
 8008d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d76:	4682      	mov	sl, r0
 8008d78:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 81ac 	beq.w	80090da <_dtoa_r+0xbaa>
 8008d82:	2300      	movs	r3, #0
 8008d84:	4631      	mov	r1, r6
 8008d86:	220a      	movs	r2, #10
 8008d88:	4628      	mov	r0, r5
 8008d8a:	f000 fe7f 	bl	8009a8c <__multadd>
 8008d8e:	9b06      	ldr	r3, [sp, #24]
 8008d90:	4606      	mov	r6, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f300 8093 	bgt.w	8008ebe <_dtoa_r+0x98e>
 8008d98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d9a:	2b02      	cmp	r3, #2
 8008d9c:	dc59      	bgt.n	8008e52 <_dtoa_r+0x922>
 8008d9e:	e08e      	b.n	8008ebe <_dtoa_r+0x98e>
 8008da0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008da2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008da6:	e75d      	b.n	8008c64 <_dtoa_r+0x734>
 8008da8:	9b08      	ldr	r3, [sp, #32]
 8008daa:	1e5c      	subs	r4, r3, #1
 8008dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dae:	42a3      	cmp	r3, r4
 8008db0:	bfbf      	itttt	lt
 8008db2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008db4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008db6:	1ae3      	sublt	r3, r4, r3
 8008db8:	18d2      	addlt	r2, r2, r3
 8008dba:	bfa8      	it	ge
 8008dbc:	1b1c      	subge	r4, r3, r4
 8008dbe:	9b08      	ldr	r3, [sp, #32]
 8008dc0:	bfbe      	ittt	lt
 8008dc2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008dc4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008dc6:	2400      	movlt	r4, #0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	bfb5      	itete	lt
 8008dcc:	eba9 0703 	sublt.w	r7, r9, r3
 8008dd0:	464f      	movge	r7, r9
 8008dd2:	2300      	movlt	r3, #0
 8008dd4:	9b08      	ldrge	r3, [sp, #32]
 8008dd6:	e747      	b.n	8008c68 <_dtoa_r+0x738>
 8008dd8:	464f      	mov	r7, r9
 8008dda:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ddc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008dde:	e74c      	b.n	8008c7a <_dtoa_r+0x74a>
 8008de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008de2:	e773      	b.n	8008ccc <_dtoa_r+0x79c>
 8008de4:	3fe00000 	.word	0x3fe00000
 8008de8:	40240000 	.word	0x40240000
 8008dec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	dc18      	bgt.n	8008e24 <_dtoa_r+0x8f4>
 8008df2:	9b04      	ldr	r3, [sp, #16]
 8008df4:	b9b3      	cbnz	r3, 8008e24 <_dtoa_r+0x8f4>
 8008df6:	9b05      	ldr	r3, [sp, #20]
 8008df8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dfc:	b993      	cbnz	r3, 8008e24 <_dtoa_r+0x8f4>
 8008dfe:	9b05      	ldr	r3, [sp, #20]
 8008e00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e04:	0d1b      	lsrs	r3, r3, #20
 8008e06:	051b      	lsls	r3, r3, #20
 8008e08:	b17b      	cbz	r3, 8008e2a <_dtoa_r+0x8fa>
 8008e0a:	f04f 0801 	mov.w	r8, #1
 8008e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e10:	f109 0901 	add.w	r9, r9, #1
 8008e14:	3301      	adds	r3, #1
 8008e16:	9309      	str	r3, [sp, #36]	; 0x24
 8008e18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	f47f af6f 	bne.w	8008cfe <_dtoa_r+0x7ce>
 8008e20:	2001      	movs	r0, #1
 8008e22:	e774      	b.n	8008d0e <_dtoa_r+0x7de>
 8008e24:	f04f 0800 	mov.w	r8, #0
 8008e28:	e7f6      	b.n	8008e18 <_dtoa_r+0x8e8>
 8008e2a:	4698      	mov	r8, r3
 8008e2c:	e7f4      	b.n	8008e18 <_dtoa_r+0x8e8>
 8008e2e:	d080      	beq.n	8008d32 <_dtoa_r+0x802>
 8008e30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e32:	331c      	adds	r3, #28
 8008e34:	441a      	add	r2, r3
 8008e36:	4499      	add	r9, r3
 8008e38:	441f      	add	r7, r3
 8008e3a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e3c:	e779      	b.n	8008d32 <_dtoa_r+0x802>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	e7f6      	b.n	8008e30 <_dtoa_r+0x900>
 8008e42:	9b08      	ldr	r3, [sp, #32]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	dc34      	bgt.n	8008eb2 <_dtoa_r+0x982>
 8008e48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	dd31      	ble.n	8008eb2 <_dtoa_r+0x982>
 8008e4e:	9b08      	ldr	r3, [sp, #32]
 8008e50:	9306      	str	r3, [sp, #24]
 8008e52:	9b06      	ldr	r3, [sp, #24]
 8008e54:	b963      	cbnz	r3, 8008e70 <_dtoa_r+0x940>
 8008e56:	4621      	mov	r1, r4
 8008e58:	2205      	movs	r2, #5
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	f000 fe16 	bl	8009a8c <__multadd>
 8008e60:	4601      	mov	r1, r0
 8008e62:	4604      	mov	r4, r0
 8008e64:	4650      	mov	r0, sl
 8008e66:	f001 f873 	bl	8009f50 <__mcmp>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	f73f adbf 	bgt.w	80089ee <_dtoa_r+0x4be>
 8008e70:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e72:	9f03      	ldr	r7, [sp, #12]
 8008e74:	ea6f 0b03 	mvn.w	fp, r3
 8008e78:	f04f 0800 	mov.w	r8, #0
 8008e7c:	4621      	mov	r1, r4
 8008e7e:	4628      	mov	r0, r5
 8008e80:	f000 fde2 	bl	8009a48 <_Bfree>
 8008e84:	2e00      	cmp	r6, #0
 8008e86:	f43f aead 	beq.w	8008be4 <_dtoa_r+0x6b4>
 8008e8a:	f1b8 0f00 	cmp.w	r8, #0
 8008e8e:	d005      	beq.n	8008e9c <_dtoa_r+0x96c>
 8008e90:	45b0      	cmp	r8, r6
 8008e92:	d003      	beq.n	8008e9c <_dtoa_r+0x96c>
 8008e94:	4641      	mov	r1, r8
 8008e96:	4628      	mov	r0, r5
 8008e98:	f000 fdd6 	bl	8009a48 <_Bfree>
 8008e9c:	4631      	mov	r1, r6
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f000 fdd2 	bl	8009a48 <_Bfree>
 8008ea4:	e69e      	b.n	8008be4 <_dtoa_r+0x6b4>
 8008ea6:	2400      	movs	r4, #0
 8008ea8:	4626      	mov	r6, r4
 8008eaa:	e7e1      	b.n	8008e70 <_dtoa_r+0x940>
 8008eac:	46c3      	mov	fp, r8
 8008eae:	4626      	mov	r6, r4
 8008eb0:	e59d      	b.n	80089ee <_dtoa_r+0x4be>
 8008eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f000 80c8 	beq.w	800904a <_dtoa_r+0xb1a>
 8008eba:	9b08      	ldr	r3, [sp, #32]
 8008ebc:	9306      	str	r3, [sp, #24]
 8008ebe:	2f00      	cmp	r7, #0
 8008ec0:	dd05      	ble.n	8008ece <_dtoa_r+0x99e>
 8008ec2:	4631      	mov	r1, r6
 8008ec4:	463a      	mov	r2, r7
 8008ec6:	4628      	mov	r0, r5
 8008ec8:	f000 ffd6 	bl	8009e78 <__lshift>
 8008ecc:	4606      	mov	r6, r0
 8008ece:	f1b8 0f00 	cmp.w	r8, #0
 8008ed2:	d05b      	beq.n	8008f8c <_dtoa_r+0xa5c>
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	6871      	ldr	r1, [r6, #4]
 8008ed8:	f000 fd76 	bl	80099c8 <_Balloc>
 8008edc:	4607      	mov	r7, r0
 8008ede:	b928      	cbnz	r0, 8008eec <_dtoa_r+0x9bc>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008ee6:	4b81      	ldr	r3, [pc, #516]	; (80090ec <_dtoa_r+0xbbc>)
 8008ee8:	f7ff bb36 	b.w	8008558 <_dtoa_r+0x28>
 8008eec:	6932      	ldr	r2, [r6, #16]
 8008eee:	f106 010c 	add.w	r1, r6, #12
 8008ef2:	3202      	adds	r2, #2
 8008ef4:	0092      	lsls	r2, r2, #2
 8008ef6:	300c      	adds	r0, #12
 8008ef8:	f7ff fa7a 	bl	80083f0 <memcpy>
 8008efc:	2201      	movs	r2, #1
 8008efe:	4639      	mov	r1, r7
 8008f00:	4628      	mov	r0, r5
 8008f02:	f000 ffb9 	bl	8009e78 <__lshift>
 8008f06:	46b0      	mov	r8, r6
 8008f08:	4606      	mov	r6, r0
 8008f0a:	9b03      	ldr	r3, [sp, #12]
 8008f0c:	9a03      	ldr	r2, [sp, #12]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	9308      	str	r3, [sp, #32]
 8008f12:	9b06      	ldr	r3, [sp, #24]
 8008f14:	4413      	add	r3, r2
 8008f16:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f18:	9b04      	ldr	r3, [sp, #16]
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	930a      	str	r3, [sp, #40]	; 0x28
 8008f20:	9b08      	ldr	r3, [sp, #32]
 8008f22:	4621      	mov	r1, r4
 8008f24:	3b01      	subs	r3, #1
 8008f26:	4650      	mov	r0, sl
 8008f28:	9304      	str	r3, [sp, #16]
 8008f2a:	f7ff fa75 	bl	8008418 <quorem>
 8008f2e:	4641      	mov	r1, r8
 8008f30:	9006      	str	r0, [sp, #24]
 8008f32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008f36:	4650      	mov	r0, sl
 8008f38:	f001 f80a 	bl	8009f50 <__mcmp>
 8008f3c:	4632      	mov	r2, r6
 8008f3e:	9009      	str	r0, [sp, #36]	; 0x24
 8008f40:	4621      	mov	r1, r4
 8008f42:	4628      	mov	r0, r5
 8008f44:	f001 f820 	bl	8009f88 <__mdiff>
 8008f48:	68c2      	ldr	r2, [r0, #12]
 8008f4a:	4607      	mov	r7, r0
 8008f4c:	bb02      	cbnz	r2, 8008f90 <_dtoa_r+0xa60>
 8008f4e:	4601      	mov	r1, r0
 8008f50:	4650      	mov	r0, sl
 8008f52:	f000 fffd 	bl	8009f50 <__mcmp>
 8008f56:	4602      	mov	r2, r0
 8008f58:	4639      	mov	r1, r7
 8008f5a:	4628      	mov	r0, r5
 8008f5c:	920c      	str	r2, [sp, #48]	; 0x30
 8008f5e:	f000 fd73 	bl	8009a48 <_Bfree>
 8008f62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f66:	9f08      	ldr	r7, [sp, #32]
 8008f68:	ea43 0102 	orr.w	r1, r3, r2
 8008f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f6e:	4319      	orrs	r1, r3
 8008f70:	d110      	bne.n	8008f94 <_dtoa_r+0xa64>
 8008f72:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008f76:	d029      	beq.n	8008fcc <_dtoa_r+0xa9c>
 8008f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	dd02      	ble.n	8008f84 <_dtoa_r+0xa54>
 8008f7e:	9b06      	ldr	r3, [sp, #24]
 8008f80:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008f84:	9b04      	ldr	r3, [sp, #16]
 8008f86:	f883 9000 	strb.w	r9, [r3]
 8008f8a:	e777      	b.n	8008e7c <_dtoa_r+0x94c>
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	e7ba      	b.n	8008f06 <_dtoa_r+0x9d6>
 8008f90:	2201      	movs	r2, #1
 8008f92:	e7e1      	b.n	8008f58 <_dtoa_r+0xa28>
 8008f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	db04      	blt.n	8008fa4 <_dtoa_r+0xa74>
 8008f9a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008f9c:	430b      	orrs	r3, r1
 8008f9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	d120      	bne.n	8008fe6 <_dtoa_r+0xab6>
 8008fa4:	2a00      	cmp	r2, #0
 8008fa6:	dded      	ble.n	8008f84 <_dtoa_r+0xa54>
 8008fa8:	4651      	mov	r1, sl
 8008faa:	2201      	movs	r2, #1
 8008fac:	4628      	mov	r0, r5
 8008fae:	f000 ff63 	bl	8009e78 <__lshift>
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4682      	mov	sl, r0
 8008fb6:	f000 ffcb 	bl	8009f50 <__mcmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	dc03      	bgt.n	8008fc6 <_dtoa_r+0xa96>
 8008fbe:	d1e1      	bne.n	8008f84 <_dtoa_r+0xa54>
 8008fc0:	f019 0f01 	tst.w	r9, #1
 8008fc4:	d0de      	beq.n	8008f84 <_dtoa_r+0xa54>
 8008fc6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008fca:	d1d8      	bne.n	8008f7e <_dtoa_r+0xa4e>
 8008fcc:	2339      	movs	r3, #57	; 0x39
 8008fce:	9a04      	ldr	r2, [sp, #16]
 8008fd0:	7013      	strb	r3, [r2, #0]
 8008fd2:	463b      	mov	r3, r7
 8008fd4:	461f      	mov	r7, r3
 8008fd6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	2a39      	cmp	r2, #57	; 0x39
 8008fde:	d06b      	beq.n	80090b8 <_dtoa_r+0xb88>
 8008fe0:	3201      	adds	r2, #1
 8008fe2:	701a      	strb	r2, [r3, #0]
 8008fe4:	e74a      	b.n	8008e7c <_dtoa_r+0x94c>
 8008fe6:	2a00      	cmp	r2, #0
 8008fe8:	dd07      	ble.n	8008ffa <_dtoa_r+0xaca>
 8008fea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008fee:	d0ed      	beq.n	8008fcc <_dtoa_r+0xa9c>
 8008ff0:	9a04      	ldr	r2, [sp, #16]
 8008ff2:	f109 0301 	add.w	r3, r9, #1
 8008ff6:	7013      	strb	r3, [r2, #0]
 8008ff8:	e740      	b.n	8008e7c <_dtoa_r+0x94c>
 8008ffa:	9b08      	ldr	r3, [sp, #32]
 8008ffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ffe:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009002:	4293      	cmp	r3, r2
 8009004:	d042      	beq.n	800908c <_dtoa_r+0xb5c>
 8009006:	4651      	mov	r1, sl
 8009008:	2300      	movs	r3, #0
 800900a:	220a      	movs	r2, #10
 800900c:	4628      	mov	r0, r5
 800900e:	f000 fd3d 	bl	8009a8c <__multadd>
 8009012:	45b0      	cmp	r8, r6
 8009014:	4682      	mov	sl, r0
 8009016:	f04f 0300 	mov.w	r3, #0
 800901a:	f04f 020a 	mov.w	r2, #10
 800901e:	4641      	mov	r1, r8
 8009020:	4628      	mov	r0, r5
 8009022:	d107      	bne.n	8009034 <_dtoa_r+0xb04>
 8009024:	f000 fd32 	bl	8009a8c <__multadd>
 8009028:	4680      	mov	r8, r0
 800902a:	4606      	mov	r6, r0
 800902c:	9b08      	ldr	r3, [sp, #32]
 800902e:	3301      	adds	r3, #1
 8009030:	9308      	str	r3, [sp, #32]
 8009032:	e775      	b.n	8008f20 <_dtoa_r+0x9f0>
 8009034:	f000 fd2a 	bl	8009a8c <__multadd>
 8009038:	4631      	mov	r1, r6
 800903a:	4680      	mov	r8, r0
 800903c:	2300      	movs	r3, #0
 800903e:	220a      	movs	r2, #10
 8009040:	4628      	mov	r0, r5
 8009042:	f000 fd23 	bl	8009a8c <__multadd>
 8009046:	4606      	mov	r6, r0
 8009048:	e7f0      	b.n	800902c <_dtoa_r+0xafc>
 800904a:	9b08      	ldr	r3, [sp, #32]
 800904c:	9306      	str	r3, [sp, #24]
 800904e:	9f03      	ldr	r7, [sp, #12]
 8009050:	4621      	mov	r1, r4
 8009052:	4650      	mov	r0, sl
 8009054:	f7ff f9e0 	bl	8008418 <quorem>
 8009058:	9b03      	ldr	r3, [sp, #12]
 800905a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800905e:	f807 9b01 	strb.w	r9, [r7], #1
 8009062:	1afa      	subs	r2, r7, r3
 8009064:	9b06      	ldr	r3, [sp, #24]
 8009066:	4293      	cmp	r3, r2
 8009068:	dd07      	ble.n	800907a <_dtoa_r+0xb4a>
 800906a:	4651      	mov	r1, sl
 800906c:	2300      	movs	r3, #0
 800906e:	220a      	movs	r2, #10
 8009070:	4628      	mov	r0, r5
 8009072:	f000 fd0b 	bl	8009a8c <__multadd>
 8009076:	4682      	mov	sl, r0
 8009078:	e7ea      	b.n	8009050 <_dtoa_r+0xb20>
 800907a:	9b06      	ldr	r3, [sp, #24]
 800907c:	f04f 0800 	mov.w	r8, #0
 8009080:	2b00      	cmp	r3, #0
 8009082:	bfcc      	ite	gt
 8009084:	461f      	movgt	r7, r3
 8009086:	2701      	movle	r7, #1
 8009088:	9b03      	ldr	r3, [sp, #12]
 800908a:	441f      	add	r7, r3
 800908c:	4651      	mov	r1, sl
 800908e:	2201      	movs	r2, #1
 8009090:	4628      	mov	r0, r5
 8009092:	f000 fef1 	bl	8009e78 <__lshift>
 8009096:	4621      	mov	r1, r4
 8009098:	4682      	mov	sl, r0
 800909a:	f000 ff59 	bl	8009f50 <__mcmp>
 800909e:	2800      	cmp	r0, #0
 80090a0:	dc97      	bgt.n	8008fd2 <_dtoa_r+0xaa2>
 80090a2:	d102      	bne.n	80090aa <_dtoa_r+0xb7a>
 80090a4:	f019 0f01 	tst.w	r9, #1
 80090a8:	d193      	bne.n	8008fd2 <_dtoa_r+0xaa2>
 80090aa:	463b      	mov	r3, r7
 80090ac:	461f      	mov	r7, r3
 80090ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090b2:	2a30      	cmp	r2, #48	; 0x30
 80090b4:	d0fa      	beq.n	80090ac <_dtoa_r+0xb7c>
 80090b6:	e6e1      	b.n	8008e7c <_dtoa_r+0x94c>
 80090b8:	9a03      	ldr	r2, [sp, #12]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d18a      	bne.n	8008fd4 <_dtoa_r+0xaa4>
 80090be:	2331      	movs	r3, #49	; 0x31
 80090c0:	f10b 0b01 	add.w	fp, fp, #1
 80090c4:	e797      	b.n	8008ff6 <_dtoa_r+0xac6>
 80090c6:	4b0a      	ldr	r3, [pc, #40]	; (80090f0 <_dtoa_r+0xbc0>)
 80090c8:	f7ff ba9f 	b.w	800860a <_dtoa_r+0xda>
 80090cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	f47f aa77 	bne.w	80085c2 <_dtoa_r+0x92>
 80090d4:	4b07      	ldr	r3, [pc, #28]	; (80090f4 <_dtoa_r+0xbc4>)
 80090d6:	f7ff ba98 	b.w	800860a <_dtoa_r+0xda>
 80090da:	9b06      	ldr	r3, [sp, #24]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	dcb6      	bgt.n	800904e <_dtoa_r+0xb1e>
 80090e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	f73f aeb5 	bgt.w	8008e52 <_dtoa_r+0x922>
 80090e8:	e7b1      	b.n	800904e <_dtoa_r+0xb1e>
 80090ea:	bf00      	nop
 80090ec:	0800b59f 	.word	0x0800b59f
 80090f0:	0800b2a9 	.word	0x0800b2a9
 80090f4:	0800b523 	.word	0x0800b523

080090f8 <_free_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4605      	mov	r5, r0
 80090fc:	2900      	cmp	r1, #0
 80090fe:	d040      	beq.n	8009182 <_free_r+0x8a>
 8009100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009104:	1f0c      	subs	r4, r1, #4
 8009106:	2b00      	cmp	r3, #0
 8009108:	bfb8      	it	lt
 800910a:	18e4      	addlt	r4, r4, r3
 800910c:	f000 fc50 	bl	80099b0 <__malloc_lock>
 8009110:	4a1c      	ldr	r2, [pc, #112]	; (8009184 <_free_r+0x8c>)
 8009112:	6813      	ldr	r3, [r2, #0]
 8009114:	b933      	cbnz	r3, 8009124 <_free_r+0x2c>
 8009116:	6063      	str	r3, [r4, #4]
 8009118:	6014      	str	r4, [r2, #0]
 800911a:	4628      	mov	r0, r5
 800911c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009120:	f000 bc4c 	b.w	80099bc <__malloc_unlock>
 8009124:	42a3      	cmp	r3, r4
 8009126:	d908      	bls.n	800913a <_free_r+0x42>
 8009128:	6820      	ldr	r0, [r4, #0]
 800912a:	1821      	adds	r1, r4, r0
 800912c:	428b      	cmp	r3, r1
 800912e:	bf01      	itttt	eq
 8009130:	6819      	ldreq	r1, [r3, #0]
 8009132:	685b      	ldreq	r3, [r3, #4]
 8009134:	1809      	addeq	r1, r1, r0
 8009136:	6021      	streq	r1, [r4, #0]
 8009138:	e7ed      	b.n	8009116 <_free_r+0x1e>
 800913a:	461a      	mov	r2, r3
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	b10b      	cbz	r3, 8009144 <_free_r+0x4c>
 8009140:	42a3      	cmp	r3, r4
 8009142:	d9fa      	bls.n	800913a <_free_r+0x42>
 8009144:	6811      	ldr	r1, [r2, #0]
 8009146:	1850      	adds	r0, r2, r1
 8009148:	42a0      	cmp	r0, r4
 800914a:	d10b      	bne.n	8009164 <_free_r+0x6c>
 800914c:	6820      	ldr	r0, [r4, #0]
 800914e:	4401      	add	r1, r0
 8009150:	1850      	adds	r0, r2, r1
 8009152:	4283      	cmp	r3, r0
 8009154:	6011      	str	r1, [r2, #0]
 8009156:	d1e0      	bne.n	800911a <_free_r+0x22>
 8009158:	6818      	ldr	r0, [r3, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	4408      	add	r0, r1
 800915e:	6010      	str	r0, [r2, #0]
 8009160:	6053      	str	r3, [r2, #4]
 8009162:	e7da      	b.n	800911a <_free_r+0x22>
 8009164:	d902      	bls.n	800916c <_free_r+0x74>
 8009166:	230c      	movs	r3, #12
 8009168:	602b      	str	r3, [r5, #0]
 800916a:	e7d6      	b.n	800911a <_free_r+0x22>
 800916c:	6820      	ldr	r0, [r4, #0]
 800916e:	1821      	adds	r1, r4, r0
 8009170:	428b      	cmp	r3, r1
 8009172:	bf01      	itttt	eq
 8009174:	6819      	ldreq	r1, [r3, #0]
 8009176:	685b      	ldreq	r3, [r3, #4]
 8009178:	1809      	addeq	r1, r1, r0
 800917a:	6021      	streq	r1, [r4, #0]
 800917c:	6063      	str	r3, [r4, #4]
 800917e:	6054      	str	r4, [r2, #4]
 8009180:	e7cb      	b.n	800911a <_free_r+0x22>
 8009182:	bd38      	pop	{r3, r4, r5, pc}
 8009184:	20000ba0 	.word	0x20000ba0

08009188 <rshift>:
 8009188:	6903      	ldr	r3, [r0, #16]
 800918a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800918e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009192:	f100 0414 	add.w	r4, r0, #20
 8009196:	ea4f 1261 	mov.w	r2, r1, asr #5
 800919a:	dd46      	ble.n	800922a <rshift+0xa2>
 800919c:	f011 011f 	ands.w	r1, r1, #31
 80091a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80091a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80091a8:	d10c      	bne.n	80091c4 <rshift+0x3c>
 80091aa:	4629      	mov	r1, r5
 80091ac:	f100 0710 	add.w	r7, r0, #16
 80091b0:	42b1      	cmp	r1, r6
 80091b2:	d335      	bcc.n	8009220 <rshift+0x98>
 80091b4:	1a9b      	subs	r3, r3, r2
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	1eea      	subs	r2, r5, #3
 80091ba:	4296      	cmp	r6, r2
 80091bc:	bf38      	it	cc
 80091be:	2300      	movcc	r3, #0
 80091c0:	4423      	add	r3, r4
 80091c2:	e015      	b.n	80091f0 <rshift+0x68>
 80091c4:	46a1      	mov	r9, r4
 80091c6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80091ca:	f1c1 0820 	rsb	r8, r1, #32
 80091ce:	40cf      	lsrs	r7, r1
 80091d0:	f105 0e04 	add.w	lr, r5, #4
 80091d4:	4576      	cmp	r6, lr
 80091d6:	46f4      	mov	ip, lr
 80091d8:	d816      	bhi.n	8009208 <rshift+0x80>
 80091da:	1a9a      	subs	r2, r3, r2
 80091dc:	0092      	lsls	r2, r2, #2
 80091de:	3a04      	subs	r2, #4
 80091e0:	3501      	adds	r5, #1
 80091e2:	42ae      	cmp	r6, r5
 80091e4:	bf38      	it	cc
 80091e6:	2200      	movcc	r2, #0
 80091e8:	18a3      	adds	r3, r4, r2
 80091ea:	50a7      	str	r7, [r4, r2]
 80091ec:	b107      	cbz	r7, 80091f0 <rshift+0x68>
 80091ee:	3304      	adds	r3, #4
 80091f0:	42a3      	cmp	r3, r4
 80091f2:	eba3 0204 	sub.w	r2, r3, r4
 80091f6:	bf08      	it	eq
 80091f8:	2300      	moveq	r3, #0
 80091fa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091fe:	6102      	str	r2, [r0, #16]
 8009200:	bf08      	it	eq
 8009202:	6143      	streq	r3, [r0, #20]
 8009204:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009208:	f8dc c000 	ldr.w	ip, [ip]
 800920c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009210:	ea4c 0707 	orr.w	r7, ip, r7
 8009214:	f849 7b04 	str.w	r7, [r9], #4
 8009218:	f85e 7b04 	ldr.w	r7, [lr], #4
 800921c:	40cf      	lsrs	r7, r1
 800921e:	e7d9      	b.n	80091d4 <rshift+0x4c>
 8009220:	f851 cb04 	ldr.w	ip, [r1], #4
 8009224:	f847 cf04 	str.w	ip, [r7, #4]!
 8009228:	e7c2      	b.n	80091b0 <rshift+0x28>
 800922a:	4623      	mov	r3, r4
 800922c:	e7e0      	b.n	80091f0 <rshift+0x68>

0800922e <__hexdig_fun>:
 800922e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009232:	2b09      	cmp	r3, #9
 8009234:	d802      	bhi.n	800923c <__hexdig_fun+0xe>
 8009236:	3820      	subs	r0, #32
 8009238:	b2c0      	uxtb	r0, r0
 800923a:	4770      	bx	lr
 800923c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009240:	2b05      	cmp	r3, #5
 8009242:	d801      	bhi.n	8009248 <__hexdig_fun+0x1a>
 8009244:	3847      	subs	r0, #71	; 0x47
 8009246:	e7f7      	b.n	8009238 <__hexdig_fun+0xa>
 8009248:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800924c:	2b05      	cmp	r3, #5
 800924e:	d801      	bhi.n	8009254 <__hexdig_fun+0x26>
 8009250:	3827      	subs	r0, #39	; 0x27
 8009252:	e7f1      	b.n	8009238 <__hexdig_fun+0xa>
 8009254:	2000      	movs	r0, #0
 8009256:	4770      	bx	lr

08009258 <__gethex>:
 8009258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925c:	4681      	mov	r9, r0
 800925e:	468a      	mov	sl, r1
 8009260:	4617      	mov	r7, r2
 8009262:	680a      	ldr	r2, [r1, #0]
 8009264:	b085      	sub	sp, #20
 8009266:	f102 0b02 	add.w	fp, r2, #2
 800926a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800926e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009272:	9302      	str	r3, [sp, #8]
 8009274:	32fe      	adds	r2, #254	; 0xfe
 8009276:	eb02 030b 	add.w	r3, r2, fp
 800927a:	46d8      	mov	r8, fp
 800927c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009280:	9301      	str	r3, [sp, #4]
 8009282:	2830      	cmp	r0, #48	; 0x30
 8009284:	d0f7      	beq.n	8009276 <__gethex+0x1e>
 8009286:	f7ff ffd2 	bl	800922e <__hexdig_fun>
 800928a:	4604      	mov	r4, r0
 800928c:	2800      	cmp	r0, #0
 800928e:	d138      	bne.n	8009302 <__gethex+0xaa>
 8009290:	2201      	movs	r2, #1
 8009292:	4640      	mov	r0, r8
 8009294:	49a7      	ldr	r1, [pc, #668]	; (8009534 <__gethex+0x2dc>)
 8009296:	f7ff f80d 	bl	80082b4 <strncmp>
 800929a:	4606      	mov	r6, r0
 800929c:	2800      	cmp	r0, #0
 800929e:	d169      	bne.n	8009374 <__gethex+0x11c>
 80092a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80092a4:	465d      	mov	r5, fp
 80092a6:	f7ff ffc2 	bl	800922e <__hexdig_fun>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	d064      	beq.n	8009378 <__gethex+0x120>
 80092ae:	465a      	mov	r2, fp
 80092b0:	7810      	ldrb	r0, [r2, #0]
 80092b2:	4690      	mov	r8, r2
 80092b4:	2830      	cmp	r0, #48	; 0x30
 80092b6:	f102 0201 	add.w	r2, r2, #1
 80092ba:	d0f9      	beq.n	80092b0 <__gethex+0x58>
 80092bc:	f7ff ffb7 	bl	800922e <__hexdig_fun>
 80092c0:	2301      	movs	r3, #1
 80092c2:	fab0 f480 	clz	r4, r0
 80092c6:	465e      	mov	r6, fp
 80092c8:	0964      	lsrs	r4, r4, #5
 80092ca:	9301      	str	r3, [sp, #4]
 80092cc:	4642      	mov	r2, r8
 80092ce:	4615      	mov	r5, r2
 80092d0:	7828      	ldrb	r0, [r5, #0]
 80092d2:	3201      	adds	r2, #1
 80092d4:	f7ff ffab 	bl	800922e <__hexdig_fun>
 80092d8:	2800      	cmp	r0, #0
 80092da:	d1f8      	bne.n	80092ce <__gethex+0x76>
 80092dc:	2201      	movs	r2, #1
 80092de:	4628      	mov	r0, r5
 80092e0:	4994      	ldr	r1, [pc, #592]	; (8009534 <__gethex+0x2dc>)
 80092e2:	f7fe ffe7 	bl	80082b4 <strncmp>
 80092e6:	b978      	cbnz	r0, 8009308 <__gethex+0xb0>
 80092e8:	b946      	cbnz	r6, 80092fc <__gethex+0xa4>
 80092ea:	1c6e      	adds	r6, r5, #1
 80092ec:	4632      	mov	r2, r6
 80092ee:	4615      	mov	r5, r2
 80092f0:	7828      	ldrb	r0, [r5, #0]
 80092f2:	3201      	adds	r2, #1
 80092f4:	f7ff ff9b 	bl	800922e <__hexdig_fun>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d1f8      	bne.n	80092ee <__gethex+0x96>
 80092fc:	1b73      	subs	r3, r6, r5
 80092fe:	009e      	lsls	r6, r3, #2
 8009300:	e004      	b.n	800930c <__gethex+0xb4>
 8009302:	2400      	movs	r4, #0
 8009304:	4626      	mov	r6, r4
 8009306:	e7e1      	b.n	80092cc <__gethex+0x74>
 8009308:	2e00      	cmp	r6, #0
 800930a:	d1f7      	bne.n	80092fc <__gethex+0xa4>
 800930c:	782b      	ldrb	r3, [r5, #0]
 800930e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009312:	2b50      	cmp	r3, #80	; 0x50
 8009314:	d13d      	bne.n	8009392 <__gethex+0x13a>
 8009316:	786b      	ldrb	r3, [r5, #1]
 8009318:	2b2b      	cmp	r3, #43	; 0x2b
 800931a:	d02f      	beq.n	800937c <__gethex+0x124>
 800931c:	2b2d      	cmp	r3, #45	; 0x2d
 800931e:	d031      	beq.n	8009384 <__gethex+0x12c>
 8009320:	f04f 0b00 	mov.w	fp, #0
 8009324:	1c69      	adds	r1, r5, #1
 8009326:	7808      	ldrb	r0, [r1, #0]
 8009328:	f7ff ff81 	bl	800922e <__hexdig_fun>
 800932c:	1e42      	subs	r2, r0, #1
 800932e:	b2d2      	uxtb	r2, r2
 8009330:	2a18      	cmp	r2, #24
 8009332:	d82e      	bhi.n	8009392 <__gethex+0x13a>
 8009334:	f1a0 0210 	sub.w	r2, r0, #16
 8009338:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800933c:	f7ff ff77 	bl	800922e <__hexdig_fun>
 8009340:	f100 3cff 	add.w	ip, r0, #4294967295
 8009344:	fa5f fc8c 	uxtb.w	ip, ip
 8009348:	f1bc 0f18 	cmp.w	ip, #24
 800934c:	d91d      	bls.n	800938a <__gethex+0x132>
 800934e:	f1bb 0f00 	cmp.w	fp, #0
 8009352:	d000      	beq.n	8009356 <__gethex+0xfe>
 8009354:	4252      	negs	r2, r2
 8009356:	4416      	add	r6, r2
 8009358:	f8ca 1000 	str.w	r1, [sl]
 800935c:	b1dc      	cbz	r4, 8009396 <__gethex+0x13e>
 800935e:	9b01      	ldr	r3, [sp, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	bf14      	ite	ne
 8009364:	f04f 0800 	movne.w	r8, #0
 8009368:	f04f 0806 	moveq.w	r8, #6
 800936c:	4640      	mov	r0, r8
 800936e:	b005      	add	sp, #20
 8009370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009374:	4645      	mov	r5, r8
 8009376:	4626      	mov	r6, r4
 8009378:	2401      	movs	r4, #1
 800937a:	e7c7      	b.n	800930c <__gethex+0xb4>
 800937c:	f04f 0b00 	mov.w	fp, #0
 8009380:	1ca9      	adds	r1, r5, #2
 8009382:	e7d0      	b.n	8009326 <__gethex+0xce>
 8009384:	f04f 0b01 	mov.w	fp, #1
 8009388:	e7fa      	b.n	8009380 <__gethex+0x128>
 800938a:	230a      	movs	r3, #10
 800938c:	fb03 0002 	mla	r0, r3, r2, r0
 8009390:	e7d0      	b.n	8009334 <__gethex+0xdc>
 8009392:	4629      	mov	r1, r5
 8009394:	e7e0      	b.n	8009358 <__gethex+0x100>
 8009396:	4621      	mov	r1, r4
 8009398:	eba5 0308 	sub.w	r3, r5, r8
 800939c:	3b01      	subs	r3, #1
 800939e:	2b07      	cmp	r3, #7
 80093a0:	dc0a      	bgt.n	80093b8 <__gethex+0x160>
 80093a2:	4648      	mov	r0, r9
 80093a4:	f000 fb10 	bl	80099c8 <_Balloc>
 80093a8:	4604      	mov	r4, r0
 80093aa:	b940      	cbnz	r0, 80093be <__gethex+0x166>
 80093ac:	4602      	mov	r2, r0
 80093ae:	21e4      	movs	r1, #228	; 0xe4
 80093b0:	4b61      	ldr	r3, [pc, #388]	; (8009538 <__gethex+0x2e0>)
 80093b2:	4862      	ldr	r0, [pc, #392]	; (800953c <__gethex+0x2e4>)
 80093b4:	f001 fa62 	bl	800a87c <__assert_func>
 80093b8:	3101      	adds	r1, #1
 80093ba:	105b      	asrs	r3, r3, #1
 80093bc:	e7ef      	b.n	800939e <__gethex+0x146>
 80093be:	2300      	movs	r3, #0
 80093c0:	469b      	mov	fp, r3
 80093c2:	f100 0a14 	add.w	sl, r0, #20
 80093c6:	f8cd a004 	str.w	sl, [sp, #4]
 80093ca:	45a8      	cmp	r8, r5
 80093cc:	d344      	bcc.n	8009458 <__gethex+0x200>
 80093ce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80093d2:	4658      	mov	r0, fp
 80093d4:	f848 bb04 	str.w	fp, [r8], #4
 80093d8:	eba8 080a 	sub.w	r8, r8, sl
 80093dc:	ea4f 02a8 	mov.w	r2, r8, asr #2
 80093e0:	6122      	str	r2, [r4, #16]
 80093e2:	ea4f 1842 	mov.w	r8, r2, lsl #5
 80093e6:	f000 fbe1 	bl	8009bac <__hi0bits>
 80093ea:	683d      	ldr	r5, [r7, #0]
 80093ec:	eba8 0800 	sub.w	r8, r8, r0
 80093f0:	45a8      	cmp	r8, r5
 80093f2:	dd59      	ble.n	80094a8 <__gethex+0x250>
 80093f4:	eba8 0805 	sub.w	r8, r8, r5
 80093f8:	4641      	mov	r1, r8
 80093fa:	4620      	mov	r0, r4
 80093fc:	f000 ff5f 	bl	800a2be <__any_on>
 8009400:	4683      	mov	fp, r0
 8009402:	b1b8      	cbz	r0, 8009434 <__gethex+0x1dc>
 8009404:	f04f 0b01 	mov.w	fp, #1
 8009408:	f108 33ff 	add.w	r3, r8, #4294967295
 800940c:	1159      	asrs	r1, r3, #5
 800940e:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009412:	f003 021f 	and.w	r2, r3, #31
 8009416:	fa0b f202 	lsl.w	r2, fp, r2
 800941a:	420a      	tst	r2, r1
 800941c:	d00a      	beq.n	8009434 <__gethex+0x1dc>
 800941e:	455b      	cmp	r3, fp
 8009420:	dd06      	ble.n	8009430 <__gethex+0x1d8>
 8009422:	4620      	mov	r0, r4
 8009424:	f1a8 0102 	sub.w	r1, r8, #2
 8009428:	f000 ff49 	bl	800a2be <__any_on>
 800942c:	2800      	cmp	r0, #0
 800942e:	d138      	bne.n	80094a2 <__gethex+0x24a>
 8009430:	f04f 0b02 	mov.w	fp, #2
 8009434:	4641      	mov	r1, r8
 8009436:	4620      	mov	r0, r4
 8009438:	f7ff fea6 	bl	8009188 <rshift>
 800943c:	4446      	add	r6, r8
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	42b3      	cmp	r3, r6
 8009442:	da41      	bge.n	80094c8 <__gethex+0x270>
 8009444:	4621      	mov	r1, r4
 8009446:	4648      	mov	r0, r9
 8009448:	f000 fafe 	bl	8009a48 <_Bfree>
 800944c:	2300      	movs	r3, #0
 800944e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009450:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009454:	6013      	str	r3, [r2, #0]
 8009456:	e789      	b.n	800936c <__gethex+0x114>
 8009458:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800945c:	2a2e      	cmp	r2, #46	; 0x2e
 800945e:	d014      	beq.n	800948a <__gethex+0x232>
 8009460:	2b20      	cmp	r3, #32
 8009462:	d106      	bne.n	8009472 <__gethex+0x21a>
 8009464:	9b01      	ldr	r3, [sp, #4]
 8009466:	f843 bb04 	str.w	fp, [r3], #4
 800946a:	f04f 0b00 	mov.w	fp, #0
 800946e:	9301      	str	r3, [sp, #4]
 8009470:	465b      	mov	r3, fp
 8009472:	7828      	ldrb	r0, [r5, #0]
 8009474:	9303      	str	r3, [sp, #12]
 8009476:	f7ff feda 	bl	800922e <__hexdig_fun>
 800947a:	9b03      	ldr	r3, [sp, #12]
 800947c:	f000 000f 	and.w	r0, r0, #15
 8009480:	4098      	lsls	r0, r3
 8009482:	ea4b 0b00 	orr.w	fp, fp, r0
 8009486:	3304      	adds	r3, #4
 8009488:	e79f      	b.n	80093ca <__gethex+0x172>
 800948a:	45a8      	cmp	r8, r5
 800948c:	d8e8      	bhi.n	8009460 <__gethex+0x208>
 800948e:	2201      	movs	r2, #1
 8009490:	4628      	mov	r0, r5
 8009492:	4928      	ldr	r1, [pc, #160]	; (8009534 <__gethex+0x2dc>)
 8009494:	9303      	str	r3, [sp, #12]
 8009496:	f7fe ff0d 	bl	80082b4 <strncmp>
 800949a:	9b03      	ldr	r3, [sp, #12]
 800949c:	2800      	cmp	r0, #0
 800949e:	d1df      	bne.n	8009460 <__gethex+0x208>
 80094a0:	e793      	b.n	80093ca <__gethex+0x172>
 80094a2:	f04f 0b03 	mov.w	fp, #3
 80094a6:	e7c5      	b.n	8009434 <__gethex+0x1dc>
 80094a8:	da0b      	bge.n	80094c2 <__gethex+0x26a>
 80094aa:	eba5 0808 	sub.w	r8, r5, r8
 80094ae:	4621      	mov	r1, r4
 80094b0:	4642      	mov	r2, r8
 80094b2:	4648      	mov	r0, r9
 80094b4:	f000 fce0 	bl	8009e78 <__lshift>
 80094b8:	4604      	mov	r4, r0
 80094ba:	eba6 0608 	sub.w	r6, r6, r8
 80094be:	f100 0a14 	add.w	sl, r0, #20
 80094c2:	f04f 0b00 	mov.w	fp, #0
 80094c6:	e7ba      	b.n	800943e <__gethex+0x1e6>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	42b3      	cmp	r3, r6
 80094cc:	dd74      	ble.n	80095b8 <__gethex+0x360>
 80094ce:	1b9e      	subs	r6, r3, r6
 80094d0:	42b5      	cmp	r5, r6
 80094d2:	dc35      	bgt.n	8009540 <__gethex+0x2e8>
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d023      	beq.n	8009522 <__gethex+0x2ca>
 80094da:	2b03      	cmp	r3, #3
 80094dc:	d025      	beq.n	800952a <__gethex+0x2d2>
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d115      	bne.n	800950e <__gethex+0x2b6>
 80094e2:	42b5      	cmp	r5, r6
 80094e4:	d113      	bne.n	800950e <__gethex+0x2b6>
 80094e6:	2d01      	cmp	r5, #1
 80094e8:	d10b      	bne.n	8009502 <__gethex+0x2aa>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	9a02      	ldr	r2, [sp, #8]
 80094ee:	f04f 0862 	mov.w	r8, #98	; 0x62
 80094f2:	6013      	str	r3, [r2, #0]
 80094f4:	2301      	movs	r3, #1
 80094f6:	6123      	str	r3, [r4, #16]
 80094f8:	f8ca 3000 	str.w	r3, [sl]
 80094fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094fe:	601c      	str	r4, [r3, #0]
 8009500:	e734      	b.n	800936c <__gethex+0x114>
 8009502:	4620      	mov	r0, r4
 8009504:	1e69      	subs	r1, r5, #1
 8009506:	f000 feda 	bl	800a2be <__any_on>
 800950a:	2800      	cmp	r0, #0
 800950c:	d1ed      	bne.n	80094ea <__gethex+0x292>
 800950e:	4621      	mov	r1, r4
 8009510:	4648      	mov	r0, r9
 8009512:	f000 fa99 	bl	8009a48 <_Bfree>
 8009516:	2300      	movs	r3, #0
 8009518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800951a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800951e:	6013      	str	r3, [r2, #0]
 8009520:	e724      	b.n	800936c <__gethex+0x114>
 8009522:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1f2      	bne.n	800950e <__gethex+0x2b6>
 8009528:	e7df      	b.n	80094ea <__gethex+0x292>
 800952a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1dc      	bne.n	80094ea <__gethex+0x292>
 8009530:	e7ed      	b.n	800950e <__gethex+0x2b6>
 8009532:	bf00      	nop
 8009534:	0800b38f 	.word	0x0800b38f
 8009538:	0800b59f 	.word	0x0800b59f
 800953c:	0800b5b0 	.word	0x0800b5b0
 8009540:	f106 38ff 	add.w	r8, r6, #4294967295
 8009544:	f1bb 0f00 	cmp.w	fp, #0
 8009548:	d133      	bne.n	80095b2 <__gethex+0x35a>
 800954a:	f1b8 0f00 	cmp.w	r8, #0
 800954e:	d004      	beq.n	800955a <__gethex+0x302>
 8009550:	4641      	mov	r1, r8
 8009552:	4620      	mov	r0, r4
 8009554:	f000 feb3 	bl	800a2be <__any_on>
 8009558:	4683      	mov	fp, r0
 800955a:	2301      	movs	r3, #1
 800955c:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009560:	f008 081f 	and.w	r8, r8, #31
 8009564:	fa03 f308 	lsl.w	r3, r3, r8
 8009568:	f04f 0802 	mov.w	r8, #2
 800956c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009570:	4631      	mov	r1, r6
 8009572:	4213      	tst	r3, r2
 8009574:	4620      	mov	r0, r4
 8009576:	bf18      	it	ne
 8009578:	f04b 0b02 	orrne.w	fp, fp, #2
 800957c:	1bad      	subs	r5, r5, r6
 800957e:	f7ff fe03 	bl	8009188 <rshift>
 8009582:	687e      	ldr	r6, [r7, #4]
 8009584:	f1bb 0f00 	cmp.w	fp, #0
 8009588:	d04a      	beq.n	8009620 <__gethex+0x3c8>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2b02      	cmp	r3, #2
 800958e:	d016      	beq.n	80095be <__gethex+0x366>
 8009590:	2b03      	cmp	r3, #3
 8009592:	d018      	beq.n	80095c6 <__gethex+0x36e>
 8009594:	2b01      	cmp	r3, #1
 8009596:	d109      	bne.n	80095ac <__gethex+0x354>
 8009598:	f01b 0f02 	tst.w	fp, #2
 800959c:	d006      	beq.n	80095ac <__gethex+0x354>
 800959e:	f8da 3000 	ldr.w	r3, [sl]
 80095a2:	ea4b 0b03 	orr.w	fp, fp, r3
 80095a6:	f01b 0f01 	tst.w	fp, #1
 80095aa:	d10f      	bne.n	80095cc <__gethex+0x374>
 80095ac:	f048 0810 	orr.w	r8, r8, #16
 80095b0:	e036      	b.n	8009620 <__gethex+0x3c8>
 80095b2:	f04f 0b01 	mov.w	fp, #1
 80095b6:	e7d0      	b.n	800955a <__gethex+0x302>
 80095b8:	f04f 0801 	mov.w	r8, #1
 80095bc:	e7e2      	b.n	8009584 <__gethex+0x32c>
 80095be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095c0:	f1c3 0301 	rsb	r3, r3, #1
 80095c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80095c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d0ef      	beq.n	80095ac <__gethex+0x354>
 80095cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80095d0:	f104 0214 	add.w	r2, r4, #20
 80095d4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80095d8:	9301      	str	r3, [sp, #4]
 80095da:	2300      	movs	r3, #0
 80095dc:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80095e0:	4694      	mov	ip, r2
 80095e2:	f852 1b04 	ldr.w	r1, [r2], #4
 80095e6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80095ea:	d01e      	beq.n	800962a <__gethex+0x3d2>
 80095ec:	3101      	adds	r1, #1
 80095ee:	f8cc 1000 	str.w	r1, [ip]
 80095f2:	f1b8 0f02 	cmp.w	r8, #2
 80095f6:	f104 0214 	add.w	r2, r4, #20
 80095fa:	d13d      	bne.n	8009678 <__gethex+0x420>
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	3b01      	subs	r3, #1
 8009600:	42ab      	cmp	r3, r5
 8009602:	d10b      	bne.n	800961c <__gethex+0x3c4>
 8009604:	2301      	movs	r3, #1
 8009606:	1169      	asrs	r1, r5, #5
 8009608:	f005 051f 	and.w	r5, r5, #31
 800960c:	fa03 f505 	lsl.w	r5, r3, r5
 8009610:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009614:	421d      	tst	r5, r3
 8009616:	bf18      	it	ne
 8009618:	f04f 0801 	movne.w	r8, #1
 800961c:	f048 0820 	orr.w	r8, r8, #32
 8009620:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009622:	601c      	str	r4, [r3, #0]
 8009624:	9b02      	ldr	r3, [sp, #8]
 8009626:	601e      	str	r6, [r3, #0]
 8009628:	e6a0      	b.n	800936c <__gethex+0x114>
 800962a:	4290      	cmp	r0, r2
 800962c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009630:	d8d6      	bhi.n	80095e0 <__gethex+0x388>
 8009632:	68a2      	ldr	r2, [r4, #8]
 8009634:	4593      	cmp	fp, r2
 8009636:	db17      	blt.n	8009668 <__gethex+0x410>
 8009638:	6861      	ldr	r1, [r4, #4]
 800963a:	4648      	mov	r0, r9
 800963c:	3101      	adds	r1, #1
 800963e:	f000 f9c3 	bl	80099c8 <_Balloc>
 8009642:	4682      	mov	sl, r0
 8009644:	b918      	cbnz	r0, 800964e <__gethex+0x3f6>
 8009646:	4602      	mov	r2, r0
 8009648:	2184      	movs	r1, #132	; 0x84
 800964a:	4b1a      	ldr	r3, [pc, #104]	; (80096b4 <__gethex+0x45c>)
 800964c:	e6b1      	b.n	80093b2 <__gethex+0x15a>
 800964e:	6922      	ldr	r2, [r4, #16]
 8009650:	f104 010c 	add.w	r1, r4, #12
 8009654:	3202      	adds	r2, #2
 8009656:	0092      	lsls	r2, r2, #2
 8009658:	300c      	adds	r0, #12
 800965a:	f7fe fec9 	bl	80083f0 <memcpy>
 800965e:	4621      	mov	r1, r4
 8009660:	4648      	mov	r0, r9
 8009662:	f000 f9f1 	bl	8009a48 <_Bfree>
 8009666:	4654      	mov	r4, sl
 8009668:	6922      	ldr	r2, [r4, #16]
 800966a:	1c51      	adds	r1, r2, #1
 800966c:	6121      	str	r1, [r4, #16]
 800966e:	2101      	movs	r1, #1
 8009670:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009674:	6151      	str	r1, [r2, #20]
 8009676:	e7bc      	b.n	80095f2 <__gethex+0x39a>
 8009678:	6921      	ldr	r1, [r4, #16]
 800967a:	4559      	cmp	r1, fp
 800967c:	dd0b      	ble.n	8009696 <__gethex+0x43e>
 800967e:	2101      	movs	r1, #1
 8009680:	4620      	mov	r0, r4
 8009682:	f7ff fd81 	bl	8009188 <rshift>
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	3601      	adds	r6, #1
 800968a:	42b3      	cmp	r3, r6
 800968c:	f6ff aeda 	blt.w	8009444 <__gethex+0x1ec>
 8009690:	f04f 0801 	mov.w	r8, #1
 8009694:	e7c2      	b.n	800961c <__gethex+0x3c4>
 8009696:	f015 051f 	ands.w	r5, r5, #31
 800969a:	d0f9      	beq.n	8009690 <__gethex+0x438>
 800969c:	9b01      	ldr	r3, [sp, #4]
 800969e:	f1c5 0520 	rsb	r5, r5, #32
 80096a2:	441a      	add	r2, r3
 80096a4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80096a8:	f000 fa80 	bl	8009bac <__hi0bits>
 80096ac:	42a8      	cmp	r0, r5
 80096ae:	dbe6      	blt.n	800967e <__gethex+0x426>
 80096b0:	e7ee      	b.n	8009690 <__gethex+0x438>
 80096b2:	bf00      	nop
 80096b4:	0800b59f 	.word	0x0800b59f

080096b8 <L_shift>:
 80096b8:	f1c2 0208 	rsb	r2, r2, #8
 80096bc:	0092      	lsls	r2, r2, #2
 80096be:	b570      	push	{r4, r5, r6, lr}
 80096c0:	f1c2 0620 	rsb	r6, r2, #32
 80096c4:	6843      	ldr	r3, [r0, #4]
 80096c6:	6804      	ldr	r4, [r0, #0]
 80096c8:	fa03 f506 	lsl.w	r5, r3, r6
 80096cc:	432c      	orrs	r4, r5
 80096ce:	40d3      	lsrs	r3, r2
 80096d0:	6004      	str	r4, [r0, #0]
 80096d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80096d6:	4288      	cmp	r0, r1
 80096d8:	d3f4      	bcc.n	80096c4 <L_shift+0xc>
 80096da:	bd70      	pop	{r4, r5, r6, pc}

080096dc <__match>:
 80096dc:	b530      	push	{r4, r5, lr}
 80096de:	6803      	ldr	r3, [r0, #0]
 80096e0:	3301      	adds	r3, #1
 80096e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096e6:	b914      	cbnz	r4, 80096ee <__match+0x12>
 80096e8:	6003      	str	r3, [r0, #0]
 80096ea:	2001      	movs	r0, #1
 80096ec:	bd30      	pop	{r4, r5, pc}
 80096ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80096f6:	2d19      	cmp	r5, #25
 80096f8:	bf98      	it	ls
 80096fa:	3220      	addls	r2, #32
 80096fc:	42a2      	cmp	r2, r4
 80096fe:	d0f0      	beq.n	80096e2 <__match+0x6>
 8009700:	2000      	movs	r0, #0
 8009702:	e7f3      	b.n	80096ec <__match+0x10>

08009704 <__hexnan>:
 8009704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009708:	2500      	movs	r5, #0
 800970a:	680b      	ldr	r3, [r1, #0]
 800970c:	4682      	mov	sl, r0
 800970e:	115e      	asrs	r6, r3, #5
 8009710:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009714:	f013 031f 	ands.w	r3, r3, #31
 8009718:	bf18      	it	ne
 800971a:	3604      	addne	r6, #4
 800971c:	1f37      	subs	r7, r6, #4
 800971e:	4690      	mov	r8, r2
 8009720:	46b9      	mov	r9, r7
 8009722:	463c      	mov	r4, r7
 8009724:	46ab      	mov	fp, r5
 8009726:	b087      	sub	sp, #28
 8009728:	6801      	ldr	r1, [r0, #0]
 800972a:	9301      	str	r3, [sp, #4]
 800972c:	f846 5c04 	str.w	r5, [r6, #-4]
 8009730:	9502      	str	r5, [sp, #8]
 8009732:	784a      	ldrb	r2, [r1, #1]
 8009734:	1c4b      	adds	r3, r1, #1
 8009736:	9303      	str	r3, [sp, #12]
 8009738:	b342      	cbz	r2, 800978c <__hexnan+0x88>
 800973a:	4610      	mov	r0, r2
 800973c:	9105      	str	r1, [sp, #20]
 800973e:	9204      	str	r2, [sp, #16]
 8009740:	f7ff fd75 	bl	800922e <__hexdig_fun>
 8009744:	2800      	cmp	r0, #0
 8009746:	d14f      	bne.n	80097e8 <__hexnan+0xe4>
 8009748:	9a04      	ldr	r2, [sp, #16]
 800974a:	9905      	ldr	r1, [sp, #20]
 800974c:	2a20      	cmp	r2, #32
 800974e:	d818      	bhi.n	8009782 <__hexnan+0x7e>
 8009750:	9b02      	ldr	r3, [sp, #8]
 8009752:	459b      	cmp	fp, r3
 8009754:	dd13      	ble.n	800977e <__hexnan+0x7a>
 8009756:	454c      	cmp	r4, r9
 8009758:	d206      	bcs.n	8009768 <__hexnan+0x64>
 800975a:	2d07      	cmp	r5, #7
 800975c:	dc04      	bgt.n	8009768 <__hexnan+0x64>
 800975e:	462a      	mov	r2, r5
 8009760:	4649      	mov	r1, r9
 8009762:	4620      	mov	r0, r4
 8009764:	f7ff ffa8 	bl	80096b8 <L_shift>
 8009768:	4544      	cmp	r4, r8
 800976a:	d950      	bls.n	800980e <__hexnan+0x10a>
 800976c:	2300      	movs	r3, #0
 800976e:	f1a4 0904 	sub.w	r9, r4, #4
 8009772:	f844 3c04 	str.w	r3, [r4, #-4]
 8009776:	461d      	mov	r5, r3
 8009778:	464c      	mov	r4, r9
 800977a:	f8cd b008 	str.w	fp, [sp, #8]
 800977e:	9903      	ldr	r1, [sp, #12]
 8009780:	e7d7      	b.n	8009732 <__hexnan+0x2e>
 8009782:	2a29      	cmp	r2, #41	; 0x29
 8009784:	d155      	bne.n	8009832 <__hexnan+0x12e>
 8009786:	3102      	adds	r1, #2
 8009788:	f8ca 1000 	str.w	r1, [sl]
 800978c:	f1bb 0f00 	cmp.w	fp, #0
 8009790:	d04f      	beq.n	8009832 <__hexnan+0x12e>
 8009792:	454c      	cmp	r4, r9
 8009794:	d206      	bcs.n	80097a4 <__hexnan+0xa0>
 8009796:	2d07      	cmp	r5, #7
 8009798:	dc04      	bgt.n	80097a4 <__hexnan+0xa0>
 800979a:	462a      	mov	r2, r5
 800979c:	4649      	mov	r1, r9
 800979e:	4620      	mov	r0, r4
 80097a0:	f7ff ff8a 	bl	80096b8 <L_shift>
 80097a4:	4544      	cmp	r4, r8
 80097a6:	d934      	bls.n	8009812 <__hexnan+0x10e>
 80097a8:	4623      	mov	r3, r4
 80097aa:	f1a8 0204 	sub.w	r2, r8, #4
 80097ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80097b2:	429f      	cmp	r7, r3
 80097b4:	f842 1f04 	str.w	r1, [r2, #4]!
 80097b8:	d2f9      	bcs.n	80097ae <__hexnan+0xaa>
 80097ba:	1b3b      	subs	r3, r7, r4
 80097bc:	f023 0303 	bic.w	r3, r3, #3
 80097c0:	3304      	adds	r3, #4
 80097c2:	3e03      	subs	r6, #3
 80097c4:	3401      	adds	r4, #1
 80097c6:	42a6      	cmp	r6, r4
 80097c8:	bf38      	it	cc
 80097ca:	2304      	movcc	r3, #4
 80097cc:	2200      	movs	r2, #0
 80097ce:	4443      	add	r3, r8
 80097d0:	f843 2b04 	str.w	r2, [r3], #4
 80097d4:	429f      	cmp	r7, r3
 80097d6:	d2fb      	bcs.n	80097d0 <__hexnan+0xcc>
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	b91b      	cbnz	r3, 80097e4 <__hexnan+0xe0>
 80097dc:	4547      	cmp	r7, r8
 80097de:	d126      	bne.n	800982e <__hexnan+0x12a>
 80097e0:	2301      	movs	r3, #1
 80097e2:	603b      	str	r3, [r7, #0]
 80097e4:	2005      	movs	r0, #5
 80097e6:	e025      	b.n	8009834 <__hexnan+0x130>
 80097e8:	3501      	adds	r5, #1
 80097ea:	2d08      	cmp	r5, #8
 80097ec:	f10b 0b01 	add.w	fp, fp, #1
 80097f0:	dd06      	ble.n	8009800 <__hexnan+0xfc>
 80097f2:	4544      	cmp	r4, r8
 80097f4:	d9c3      	bls.n	800977e <__hexnan+0x7a>
 80097f6:	2300      	movs	r3, #0
 80097f8:	2501      	movs	r5, #1
 80097fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80097fe:	3c04      	subs	r4, #4
 8009800:	6822      	ldr	r2, [r4, #0]
 8009802:	f000 000f 	and.w	r0, r0, #15
 8009806:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800980a:	6020      	str	r0, [r4, #0]
 800980c:	e7b7      	b.n	800977e <__hexnan+0x7a>
 800980e:	2508      	movs	r5, #8
 8009810:	e7b5      	b.n	800977e <__hexnan+0x7a>
 8009812:	9b01      	ldr	r3, [sp, #4]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0df      	beq.n	80097d8 <__hexnan+0xd4>
 8009818:	f04f 32ff 	mov.w	r2, #4294967295
 800981c:	f1c3 0320 	rsb	r3, r3, #32
 8009820:	40da      	lsrs	r2, r3
 8009822:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009826:	4013      	ands	r3, r2
 8009828:	f846 3c04 	str.w	r3, [r6, #-4]
 800982c:	e7d4      	b.n	80097d8 <__hexnan+0xd4>
 800982e:	3f04      	subs	r7, #4
 8009830:	e7d2      	b.n	80097d8 <__hexnan+0xd4>
 8009832:	2004      	movs	r0, #4
 8009834:	b007      	add	sp, #28
 8009836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800983c <malloc>:
 800983c:	4b02      	ldr	r3, [pc, #8]	; (8009848 <malloc+0xc>)
 800983e:	4601      	mov	r1, r0
 8009840:	6818      	ldr	r0, [r3, #0]
 8009842:	f000 b823 	b.w	800988c <_malloc_r>
 8009846:	bf00      	nop
 8009848:	200001d4 	.word	0x200001d4

0800984c <sbrk_aligned>:
 800984c:	b570      	push	{r4, r5, r6, lr}
 800984e:	4e0e      	ldr	r6, [pc, #56]	; (8009888 <sbrk_aligned+0x3c>)
 8009850:	460c      	mov	r4, r1
 8009852:	6831      	ldr	r1, [r6, #0]
 8009854:	4605      	mov	r5, r0
 8009856:	b911      	cbnz	r1, 800985e <sbrk_aligned+0x12>
 8009858:	f001 f800 	bl	800a85c <_sbrk_r>
 800985c:	6030      	str	r0, [r6, #0]
 800985e:	4621      	mov	r1, r4
 8009860:	4628      	mov	r0, r5
 8009862:	f000 fffb 	bl	800a85c <_sbrk_r>
 8009866:	1c43      	adds	r3, r0, #1
 8009868:	d00a      	beq.n	8009880 <sbrk_aligned+0x34>
 800986a:	1cc4      	adds	r4, r0, #3
 800986c:	f024 0403 	bic.w	r4, r4, #3
 8009870:	42a0      	cmp	r0, r4
 8009872:	d007      	beq.n	8009884 <sbrk_aligned+0x38>
 8009874:	1a21      	subs	r1, r4, r0
 8009876:	4628      	mov	r0, r5
 8009878:	f000 fff0 	bl	800a85c <_sbrk_r>
 800987c:	3001      	adds	r0, #1
 800987e:	d101      	bne.n	8009884 <sbrk_aligned+0x38>
 8009880:	f04f 34ff 	mov.w	r4, #4294967295
 8009884:	4620      	mov	r0, r4
 8009886:	bd70      	pop	{r4, r5, r6, pc}
 8009888:	20000ba4 	.word	0x20000ba4

0800988c <_malloc_r>:
 800988c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009890:	1ccd      	adds	r5, r1, #3
 8009892:	f025 0503 	bic.w	r5, r5, #3
 8009896:	3508      	adds	r5, #8
 8009898:	2d0c      	cmp	r5, #12
 800989a:	bf38      	it	cc
 800989c:	250c      	movcc	r5, #12
 800989e:	2d00      	cmp	r5, #0
 80098a0:	4607      	mov	r7, r0
 80098a2:	db01      	blt.n	80098a8 <_malloc_r+0x1c>
 80098a4:	42a9      	cmp	r1, r5
 80098a6:	d905      	bls.n	80098b4 <_malloc_r+0x28>
 80098a8:	230c      	movs	r3, #12
 80098aa:	2600      	movs	r6, #0
 80098ac:	603b      	str	r3, [r7, #0]
 80098ae:	4630      	mov	r0, r6
 80098b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009988 <_malloc_r+0xfc>
 80098b8:	f000 f87a 	bl	80099b0 <__malloc_lock>
 80098bc:	f8d8 3000 	ldr.w	r3, [r8]
 80098c0:	461c      	mov	r4, r3
 80098c2:	bb5c      	cbnz	r4, 800991c <_malloc_r+0x90>
 80098c4:	4629      	mov	r1, r5
 80098c6:	4638      	mov	r0, r7
 80098c8:	f7ff ffc0 	bl	800984c <sbrk_aligned>
 80098cc:	1c43      	adds	r3, r0, #1
 80098ce:	4604      	mov	r4, r0
 80098d0:	d155      	bne.n	800997e <_malloc_r+0xf2>
 80098d2:	f8d8 4000 	ldr.w	r4, [r8]
 80098d6:	4626      	mov	r6, r4
 80098d8:	2e00      	cmp	r6, #0
 80098da:	d145      	bne.n	8009968 <_malloc_r+0xdc>
 80098dc:	2c00      	cmp	r4, #0
 80098de:	d048      	beq.n	8009972 <_malloc_r+0xe6>
 80098e0:	6823      	ldr	r3, [r4, #0]
 80098e2:	4631      	mov	r1, r6
 80098e4:	4638      	mov	r0, r7
 80098e6:	eb04 0903 	add.w	r9, r4, r3
 80098ea:	f000 ffb7 	bl	800a85c <_sbrk_r>
 80098ee:	4581      	cmp	r9, r0
 80098f0:	d13f      	bne.n	8009972 <_malloc_r+0xe6>
 80098f2:	6821      	ldr	r1, [r4, #0]
 80098f4:	4638      	mov	r0, r7
 80098f6:	1a6d      	subs	r5, r5, r1
 80098f8:	4629      	mov	r1, r5
 80098fa:	f7ff ffa7 	bl	800984c <sbrk_aligned>
 80098fe:	3001      	adds	r0, #1
 8009900:	d037      	beq.n	8009972 <_malloc_r+0xe6>
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	442b      	add	r3, r5
 8009906:	6023      	str	r3, [r4, #0]
 8009908:	f8d8 3000 	ldr.w	r3, [r8]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d038      	beq.n	8009982 <_malloc_r+0xf6>
 8009910:	685a      	ldr	r2, [r3, #4]
 8009912:	42a2      	cmp	r2, r4
 8009914:	d12b      	bne.n	800996e <_malloc_r+0xe2>
 8009916:	2200      	movs	r2, #0
 8009918:	605a      	str	r2, [r3, #4]
 800991a:	e00f      	b.n	800993c <_malloc_r+0xb0>
 800991c:	6822      	ldr	r2, [r4, #0]
 800991e:	1b52      	subs	r2, r2, r5
 8009920:	d41f      	bmi.n	8009962 <_malloc_r+0xd6>
 8009922:	2a0b      	cmp	r2, #11
 8009924:	d917      	bls.n	8009956 <_malloc_r+0xca>
 8009926:	1961      	adds	r1, r4, r5
 8009928:	42a3      	cmp	r3, r4
 800992a:	6025      	str	r5, [r4, #0]
 800992c:	bf18      	it	ne
 800992e:	6059      	strne	r1, [r3, #4]
 8009930:	6863      	ldr	r3, [r4, #4]
 8009932:	bf08      	it	eq
 8009934:	f8c8 1000 	streq.w	r1, [r8]
 8009938:	5162      	str	r2, [r4, r5]
 800993a:	604b      	str	r3, [r1, #4]
 800993c:	4638      	mov	r0, r7
 800993e:	f104 060b 	add.w	r6, r4, #11
 8009942:	f000 f83b 	bl	80099bc <__malloc_unlock>
 8009946:	f026 0607 	bic.w	r6, r6, #7
 800994a:	1d23      	adds	r3, r4, #4
 800994c:	1af2      	subs	r2, r6, r3
 800994e:	d0ae      	beq.n	80098ae <_malloc_r+0x22>
 8009950:	1b9b      	subs	r3, r3, r6
 8009952:	50a3      	str	r3, [r4, r2]
 8009954:	e7ab      	b.n	80098ae <_malloc_r+0x22>
 8009956:	42a3      	cmp	r3, r4
 8009958:	6862      	ldr	r2, [r4, #4]
 800995a:	d1dd      	bne.n	8009918 <_malloc_r+0x8c>
 800995c:	f8c8 2000 	str.w	r2, [r8]
 8009960:	e7ec      	b.n	800993c <_malloc_r+0xb0>
 8009962:	4623      	mov	r3, r4
 8009964:	6864      	ldr	r4, [r4, #4]
 8009966:	e7ac      	b.n	80098c2 <_malloc_r+0x36>
 8009968:	4634      	mov	r4, r6
 800996a:	6876      	ldr	r6, [r6, #4]
 800996c:	e7b4      	b.n	80098d8 <_malloc_r+0x4c>
 800996e:	4613      	mov	r3, r2
 8009970:	e7cc      	b.n	800990c <_malloc_r+0x80>
 8009972:	230c      	movs	r3, #12
 8009974:	4638      	mov	r0, r7
 8009976:	603b      	str	r3, [r7, #0]
 8009978:	f000 f820 	bl	80099bc <__malloc_unlock>
 800997c:	e797      	b.n	80098ae <_malloc_r+0x22>
 800997e:	6025      	str	r5, [r4, #0]
 8009980:	e7dc      	b.n	800993c <_malloc_r+0xb0>
 8009982:	605b      	str	r3, [r3, #4]
 8009984:	deff      	udf	#255	; 0xff
 8009986:	bf00      	nop
 8009988:	20000ba0 	.word	0x20000ba0

0800998c <__ascii_mbtowc>:
 800998c:	b082      	sub	sp, #8
 800998e:	b901      	cbnz	r1, 8009992 <__ascii_mbtowc+0x6>
 8009990:	a901      	add	r1, sp, #4
 8009992:	b142      	cbz	r2, 80099a6 <__ascii_mbtowc+0x1a>
 8009994:	b14b      	cbz	r3, 80099aa <__ascii_mbtowc+0x1e>
 8009996:	7813      	ldrb	r3, [r2, #0]
 8009998:	600b      	str	r3, [r1, #0]
 800999a:	7812      	ldrb	r2, [r2, #0]
 800999c:	1e10      	subs	r0, r2, #0
 800999e:	bf18      	it	ne
 80099a0:	2001      	movne	r0, #1
 80099a2:	b002      	add	sp, #8
 80099a4:	4770      	bx	lr
 80099a6:	4610      	mov	r0, r2
 80099a8:	e7fb      	b.n	80099a2 <__ascii_mbtowc+0x16>
 80099aa:	f06f 0001 	mvn.w	r0, #1
 80099ae:	e7f8      	b.n	80099a2 <__ascii_mbtowc+0x16>

080099b0 <__malloc_lock>:
 80099b0:	4801      	ldr	r0, [pc, #4]	; (80099b8 <__malloc_lock+0x8>)
 80099b2:	f7fe bd05 	b.w	80083c0 <__retarget_lock_acquire_recursive>
 80099b6:	bf00      	nop
 80099b8:	20000b9c 	.word	0x20000b9c

080099bc <__malloc_unlock>:
 80099bc:	4801      	ldr	r0, [pc, #4]	; (80099c4 <__malloc_unlock+0x8>)
 80099be:	f7fe bd00 	b.w	80083c2 <__retarget_lock_release_recursive>
 80099c2:	bf00      	nop
 80099c4:	20000b9c 	.word	0x20000b9c

080099c8 <_Balloc>:
 80099c8:	b570      	push	{r4, r5, r6, lr}
 80099ca:	69c6      	ldr	r6, [r0, #28]
 80099cc:	4604      	mov	r4, r0
 80099ce:	460d      	mov	r5, r1
 80099d0:	b976      	cbnz	r6, 80099f0 <_Balloc+0x28>
 80099d2:	2010      	movs	r0, #16
 80099d4:	f7ff ff32 	bl	800983c <malloc>
 80099d8:	4602      	mov	r2, r0
 80099da:	61e0      	str	r0, [r4, #28]
 80099dc:	b920      	cbnz	r0, 80099e8 <_Balloc+0x20>
 80099de:	216b      	movs	r1, #107	; 0x6b
 80099e0:	4b17      	ldr	r3, [pc, #92]	; (8009a40 <_Balloc+0x78>)
 80099e2:	4818      	ldr	r0, [pc, #96]	; (8009a44 <_Balloc+0x7c>)
 80099e4:	f000 ff4a 	bl	800a87c <__assert_func>
 80099e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099ec:	6006      	str	r6, [r0, #0]
 80099ee:	60c6      	str	r6, [r0, #12]
 80099f0:	69e6      	ldr	r6, [r4, #28]
 80099f2:	68f3      	ldr	r3, [r6, #12]
 80099f4:	b183      	cbz	r3, 8009a18 <_Balloc+0x50>
 80099f6:	69e3      	ldr	r3, [r4, #28]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099fe:	b9b8      	cbnz	r0, 8009a30 <_Balloc+0x68>
 8009a00:	2101      	movs	r1, #1
 8009a02:	fa01 f605 	lsl.w	r6, r1, r5
 8009a06:	1d72      	adds	r2, r6, #5
 8009a08:	4620      	mov	r0, r4
 8009a0a:	0092      	lsls	r2, r2, #2
 8009a0c:	f000 ff54 	bl	800a8b8 <_calloc_r>
 8009a10:	b160      	cbz	r0, 8009a2c <_Balloc+0x64>
 8009a12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a16:	e00e      	b.n	8009a36 <_Balloc+0x6e>
 8009a18:	2221      	movs	r2, #33	; 0x21
 8009a1a:	2104      	movs	r1, #4
 8009a1c:	4620      	mov	r0, r4
 8009a1e:	f000 ff4b 	bl	800a8b8 <_calloc_r>
 8009a22:	69e3      	ldr	r3, [r4, #28]
 8009a24:	60f0      	str	r0, [r6, #12]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1e4      	bne.n	80099f6 <_Balloc+0x2e>
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	bd70      	pop	{r4, r5, r6, pc}
 8009a30:	6802      	ldr	r2, [r0, #0]
 8009a32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a36:	2300      	movs	r3, #0
 8009a38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a3c:	e7f7      	b.n	8009a2e <_Balloc+0x66>
 8009a3e:	bf00      	nop
 8009a40:	0800b530 	.word	0x0800b530
 8009a44:	0800b610 	.word	0x0800b610

08009a48 <_Bfree>:
 8009a48:	b570      	push	{r4, r5, r6, lr}
 8009a4a:	69c6      	ldr	r6, [r0, #28]
 8009a4c:	4605      	mov	r5, r0
 8009a4e:	460c      	mov	r4, r1
 8009a50:	b976      	cbnz	r6, 8009a70 <_Bfree+0x28>
 8009a52:	2010      	movs	r0, #16
 8009a54:	f7ff fef2 	bl	800983c <malloc>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	61e8      	str	r0, [r5, #28]
 8009a5c:	b920      	cbnz	r0, 8009a68 <_Bfree+0x20>
 8009a5e:	218f      	movs	r1, #143	; 0x8f
 8009a60:	4b08      	ldr	r3, [pc, #32]	; (8009a84 <_Bfree+0x3c>)
 8009a62:	4809      	ldr	r0, [pc, #36]	; (8009a88 <_Bfree+0x40>)
 8009a64:	f000 ff0a 	bl	800a87c <__assert_func>
 8009a68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a6c:	6006      	str	r6, [r0, #0]
 8009a6e:	60c6      	str	r6, [r0, #12]
 8009a70:	b13c      	cbz	r4, 8009a82 <_Bfree+0x3a>
 8009a72:	69eb      	ldr	r3, [r5, #28]
 8009a74:	6862      	ldr	r2, [r4, #4]
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a7c:	6021      	str	r1, [r4, #0]
 8009a7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a82:	bd70      	pop	{r4, r5, r6, pc}
 8009a84:	0800b530 	.word	0x0800b530
 8009a88:	0800b610 	.word	0x0800b610

08009a8c <__multadd>:
 8009a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a90:	4607      	mov	r7, r0
 8009a92:	460c      	mov	r4, r1
 8009a94:	461e      	mov	r6, r3
 8009a96:	2000      	movs	r0, #0
 8009a98:	690d      	ldr	r5, [r1, #16]
 8009a9a:	f101 0c14 	add.w	ip, r1, #20
 8009a9e:	f8dc 3000 	ldr.w	r3, [ip]
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	b299      	uxth	r1, r3
 8009aa6:	fb02 6101 	mla	r1, r2, r1, r6
 8009aaa:	0c1e      	lsrs	r6, r3, #16
 8009aac:	0c0b      	lsrs	r3, r1, #16
 8009aae:	fb02 3306 	mla	r3, r2, r6, r3
 8009ab2:	b289      	uxth	r1, r1
 8009ab4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ab8:	4285      	cmp	r5, r0
 8009aba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009abe:	f84c 1b04 	str.w	r1, [ip], #4
 8009ac2:	dcec      	bgt.n	8009a9e <__multadd+0x12>
 8009ac4:	b30e      	cbz	r6, 8009b0a <__multadd+0x7e>
 8009ac6:	68a3      	ldr	r3, [r4, #8]
 8009ac8:	42ab      	cmp	r3, r5
 8009aca:	dc19      	bgt.n	8009b00 <__multadd+0x74>
 8009acc:	6861      	ldr	r1, [r4, #4]
 8009ace:	4638      	mov	r0, r7
 8009ad0:	3101      	adds	r1, #1
 8009ad2:	f7ff ff79 	bl	80099c8 <_Balloc>
 8009ad6:	4680      	mov	r8, r0
 8009ad8:	b928      	cbnz	r0, 8009ae6 <__multadd+0x5a>
 8009ada:	4602      	mov	r2, r0
 8009adc:	21ba      	movs	r1, #186	; 0xba
 8009ade:	4b0c      	ldr	r3, [pc, #48]	; (8009b10 <__multadd+0x84>)
 8009ae0:	480c      	ldr	r0, [pc, #48]	; (8009b14 <__multadd+0x88>)
 8009ae2:	f000 fecb 	bl	800a87c <__assert_func>
 8009ae6:	6922      	ldr	r2, [r4, #16]
 8009ae8:	f104 010c 	add.w	r1, r4, #12
 8009aec:	3202      	adds	r2, #2
 8009aee:	0092      	lsls	r2, r2, #2
 8009af0:	300c      	adds	r0, #12
 8009af2:	f7fe fc7d 	bl	80083f0 <memcpy>
 8009af6:	4621      	mov	r1, r4
 8009af8:	4638      	mov	r0, r7
 8009afa:	f7ff ffa5 	bl	8009a48 <_Bfree>
 8009afe:	4644      	mov	r4, r8
 8009b00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b04:	3501      	adds	r5, #1
 8009b06:	615e      	str	r6, [r3, #20]
 8009b08:	6125      	str	r5, [r4, #16]
 8009b0a:	4620      	mov	r0, r4
 8009b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b10:	0800b59f 	.word	0x0800b59f
 8009b14:	0800b610 	.word	0x0800b610

08009b18 <__s2b>:
 8009b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b1c:	4615      	mov	r5, r2
 8009b1e:	2209      	movs	r2, #9
 8009b20:	461f      	mov	r7, r3
 8009b22:	3308      	adds	r3, #8
 8009b24:	460c      	mov	r4, r1
 8009b26:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	2100      	movs	r1, #0
 8009b30:	429a      	cmp	r2, r3
 8009b32:	db09      	blt.n	8009b48 <__s2b+0x30>
 8009b34:	4630      	mov	r0, r6
 8009b36:	f7ff ff47 	bl	80099c8 <_Balloc>
 8009b3a:	b940      	cbnz	r0, 8009b4e <__s2b+0x36>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	21d3      	movs	r1, #211	; 0xd3
 8009b40:	4b18      	ldr	r3, [pc, #96]	; (8009ba4 <__s2b+0x8c>)
 8009b42:	4819      	ldr	r0, [pc, #100]	; (8009ba8 <__s2b+0x90>)
 8009b44:	f000 fe9a 	bl	800a87c <__assert_func>
 8009b48:	0052      	lsls	r2, r2, #1
 8009b4a:	3101      	adds	r1, #1
 8009b4c:	e7f0      	b.n	8009b30 <__s2b+0x18>
 8009b4e:	9b08      	ldr	r3, [sp, #32]
 8009b50:	2d09      	cmp	r5, #9
 8009b52:	6143      	str	r3, [r0, #20]
 8009b54:	f04f 0301 	mov.w	r3, #1
 8009b58:	6103      	str	r3, [r0, #16]
 8009b5a:	dd16      	ble.n	8009b8a <__s2b+0x72>
 8009b5c:	f104 0909 	add.w	r9, r4, #9
 8009b60:	46c8      	mov	r8, r9
 8009b62:	442c      	add	r4, r5
 8009b64:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009b68:	4601      	mov	r1, r0
 8009b6a:	220a      	movs	r2, #10
 8009b6c:	4630      	mov	r0, r6
 8009b6e:	3b30      	subs	r3, #48	; 0x30
 8009b70:	f7ff ff8c 	bl	8009a8c <__multadd>
 8009b74:	45a0      	cmp	r8, r4
 8009b76:	d1f5      	bne.n	8009b64 <__s2b+0x4c>
 8009b78:	f1a5 0408 	sub.w	r4, r5, #8
 8009b7c:	444c      	add	r4, r9
 8009b7e:	1b2d      	subs	r5, r5, r4
 8009b80:	1963      	adds	r3, r4, r5
 8009b82:	42bb      	cmp	r3, r7
 8009b84:	db04      	blt.n	8009b90 <__s2b+0x78>
 8009b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b8a:	2509      	movs	r5, #9
 8009b8c:	340a      	adds	r4, #10
 8009b8e:	e7f6      	b.n	8009b7e <__s2b+0x66>
 8009b90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b94:	4601      	mov	r1, r0
 8009b96:	220a      	movs	r2, #10
 8009b98:	4630      	mov	r0, r6
 8009b9a:	3b30      	subs	r3, #48	; 0x30
 8009b9c:	f7ff ff76 	bl	8009a8c <__multadd>
 8009ba0:	e7ee      	b.n	8009b80 <__s2b+0x68>
 8009ba2:	bf00      	nop
 8009ba4:	0800b59f 	.word	0x0800b59f
 8009ba8:	0800b610 	.word	0x0800b610

08009bac <__hi0bits>:
 8009bac:	0c02      	lsrs	r2, r0, #16
 8009bae:	0412      	lsls	r2, r2, #16
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	b9ca      	cbnz	r2, 8009be8 <__hi0bits+0x3c>
 8009bb4:	0403      	lsls	r3, r0, #16
 8009bb6:	2010      	movs	r0, #16
 8009bb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009bbc:	bf04      	itt	eq
 8009bbe:	021b      	lsleq	r3, r3, #8
 8009bc0:	3008      	addeq	r0, #8
 8009bc2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009bc6:	bf04      	itt	eq
 8009bc8:	011b      	lsleq	r3, r3, #4
 8009bca:	3004      	addeq	r0, #4
 8009bcc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009bd0:	bf04      	itt	eq
 8009bd2:	009b      	lsleq	r3, r3, #2
 8009bd4:	3002      	addeq	r0, #2
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	db05      	blt.n	8009be6 <__hi0bits+0x3a>
 8009bda:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009bde:	f100 0001 	add.w	r0, r0, #1
 8009be2:	bf08      	it	eq
 8009be4:	2020      	moveq	r0, #32
 8009be6:	4770      	bx	lr
 8009be8:	2000      	movs	r0, #0
 8009bea:	e7e5      	b.n	8009bb8 <__hi0bits+0xc>

08009bec <__lo0bits>:
 8009bec:	6803      	ldr	r3, [r0, #0]
 8009bee:	4602      	mov	r2, r0
 8009bf0:	f013 0007 	ands.w	r0, r3, #7
 8009bf4:	d00b      	beq.n	8009c0e <__lo0bits+0x22>
 8009bf6:	07d9      	lsls	r1, r3, #31
 8009bf8:	d421      	bmi.n	8009c3e <__lo0bits+0x52>
 8009bfa:	0798      	lsls	r0, r3, #30
 8009bfc:	bf49      	itett	mi
 8009bfe:	085b      	lsrmi	r3, r3, #1
 8009c00:	089b      	lsrpl	r3, r3, #2
 8009c02:	2001      	movmi	r0, #1
 8009c04:	6013      	strmi	r3, [r2, #0]
 8009c06:	bf5c      	itt	pl
 8009c08:	2002      	movpl	r0, #2
 8009c0a:	6013      	strpl	r3, [r2, #0]
 8009c0c:	4770      	bx	lr
 8009c0e:	b299      	uxth	r1, r3
 8009c10:	b909      	cbnz	r1, 8009c16 <__lo0bits+0x2a>
 8009c12:	2010      	movs	r0, #16
 8009c14:	0c1b      	lsrs	r3, r3, #16
 8009c16:	b2d9      	uxtb	r1, r3
 8009c18:	b909      	cbnz	r1, 8009c1e <__lo0bits+0x32>
 8009c1a:	3008      	adds	r0, #8
 8009c1c:	0a1b      	lsrs	r3, r3, #8
 8009c1e:	0719      	lsls	r1, r3, #28
 8009c20:	bf04      	itt	eq
 8009c22:	091b      	lsreq	r3, r3, #4
 8009c24:	3004      	addeq	r0, #4
 8009c26:	0799      	lsls	r1, r3, #30
 8009c28:	bf04      	itt	eq
 8009c2a:	089b      	lsreq	r3, r3, #2
 8009c2c:	3002      	addeq	r0, #2
 8009c2e:	07d9      	lsls	r1, r3, #31
 8009c30:	d403      	bmi.n	8009c3a <__lo0bits+0x4e>
 8009c32:	085b      	lsrs	r3, r3, #1
 8009c34:	f100 0001 	add.w	r0, r0, #1
 8009c38:	d003      	beq.n	8009c42 <__lo0bits+0x56>
 8009c3a:	6013      	str	r3, [r2, #0]
 8009c3c:	4770      	bx	lr
 8009c3e:	2000      	movs	r0, #0
 8009c40:	4770      	bx	lr
 8009c42:	2020      	movs	r0, #32
 8009c44:	4770      	bx	lr
	...

08009c48 <__i2b>:
 8009c48:	b510      	push	{r4, lr}
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	2101      	movs	r1, #1
 8009c4e:	f7ff febb 	bl	80099c8 <_Balloc>
 8009c52:	4602      	mov	r2, r0
 8009c54:	b928      	cbnz	r0, 8009c62 <__i2b+0x1a>
 8009c56:	f240 1145 	movw	r1, #325	; 0x145
 8009c5a:	4b04      	ldr	r3, [pc, #16]	; (8009c6c <__i2b+0x24>)
 8009c5c:	4804      	ldr	r0, [pc, #16]	; (8009c70 <__i2b+0x28>)
 8009c5e:	f000 fe0d 	bl	800a87c <__assert_func>
 8009c62:	2301      	movs	r3, #1
 8009c64:	6144      	str	r4, [r0, #20]
 8009c66:	6103      	str	r3, [r0, #16]
 8009c68:	bd10      	pop	{r4, pc}
 8009c6a:	bf00      	nop
 8009c6c:	0800b59f 	.word	0x0800b59f
 8009c70:	0800b610 	.word	0x0800b610

08009c74 <__multiply>:
 8009c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	4691      	mov	r9, r2
 8009c7a:	690a      	ldr	r2, [r1, #16]
 8009c7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c80:	460c      	mov	r4, r1
 8009c82:	429a      	cmp	r2, r3
 8009c84:	bfbe      	ittt	lt
 8009c86:	460b      	movlt	r3, r1
 8009c88:	464c      	movlt	r4, r9
 8009c8a:	4699      	movlt	r9, r3
 8009c8c:	6927      	ldr	r7, [r4, #16]
 8009c8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c92:	68a3      	ldr	r3, [r4, #8]
 8009c94:	6861      	ldr	r1, [r4, #4]
 8009c96:	eb07 060a 	add.w	r6, r7, sl
 8009c9a:	42b3      	cmp	r3, r6
 8009c9c:	b085      	sub	sp, #20
 8009c9e:	bfb8      	it	lt
 8009ca0:	3101      	addlt	r1, #1
 8009ca2:	f7ff fe91 	bl	80099c8 <_Balloc>
 8009ca6:	b930      	cbnz	r0, 8009cb6 <__multiply+0x42>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009cae:	4b43      	ldr	r3, [pc, #268]	; (8009dbc <__multiply+0x148>)
 8009cb0:	4843      	ldr	r0, [pc, #268]	; (8009dc0 <__multiply+0x14c>)
 8009cb2:	f000 fde3 	bl	800a87c <__assert_func>
 8009cb6:	f100 0514 	add.w	r5, r0, #20
 8009cba:	462b      	mov	r3, r5
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009cc2:	4543      	cmp	r3, r8
 8009cc4:	d321      	bcc.n	8009d0a <__multiply+0x96>
 8009cc6:	f104 0314 	add.w	r3, r4, #20
 8009cca:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009cce:	f109 0314 	add.w	r3, r9, #20
 8009cd2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009cd6:	9202      	str	r2, [sp, #8]
 8009cd8:	1b3a      	subs	r2, r7, r4
 8009cda:	3a15      	subs	r2, #21
 8009cdc:	f022 0203 	bic.w	r2, r2, #3
 8009ce0:	3204      	adds	r2, #4
 8009ce2:	f104 0115 	add.w	r1, r4, #21
 8009ce6:	428f      	cmp	r7, r1
 8009ce8:	bf38      	it	cc
 8009cea:	2204      	movcc	r2, #4
 8009cec:	9201      	str	r2, [sp, #4]
 8009cee:	9a02      	ldr	r2, [sp, #8]
 8009cf0:	9303      	str	r3, [sp, #12]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d80c      	bhi.n	8009d10 <__multiply+0x9c>
 8009cf6:	2e00      	cmp	r6, #0
 8009cf8:	dd03      	ble.n	8009d02 <__multiply+0x8e>
 8009cfa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d05a      	beq.n	8009db8 <__multiply+0x144>
 8009d02:	6106      	str	r6, [r0, #16]
 8009d04:	b005      	add	sp, #20
 8009d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d0a:	f843 2b04 	str.w	r2, [r3], #4
 8009d0e:	e7d8      	b.n	8009cc2 <__multiply+0x4e>
 8009d10:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d14:	f1ba 0f00 	cmp.w	sl, #0
 8009d18:	d023      	beq.n	8009d62 <__multiply+0xee>
 8009d1a:	46a9      	mov	r9, r5
 8009d1c:	f04f 0c00 	mov.w	ip, #0
 8009d20:	f104 0e14 	add.w	lr, r4, #20
 8009d24:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009d28:	f8d9 1000 	ldr.w	r1, [r9]
 8009d2c:	fa1f fb82 	uxth.w	fp, r2
 8009d30:	b289      	uxth	r1, r1
 8009d32:	fb0a 110b 	mla	r1, sl, fp, r1
 8009d36:	4461      	add	r1, ip
 8009d38:	f8d9 c000 	ldr.w	ip, [r9]
 8009d3c:	0c12      	lsrs	r2, r2, #16
 8009d3e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009d42:	fb0a c202 	mla	r2, sl, r2, ip
 8009d46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d4a:	b289      	uxth	r1, r1
 8009d4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d50:	4577      	cmp	r7, lr
 8009d52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d56:	f849 1b04 	str.w	r1, [r9], #4
 8009d5a:	d8e3      	bhi.n	8009d24 <__multiply+0xb0>
 8009d5c:	9a01      	ldr	r2, [sp, #4]
 8009d5e:	f845 c002 	str.w	ip, [r5, r2]
 8009d62:	9a03      	ldr	r2, [sp, #12]
 8009d64:	3304      	adds	r3, #4
 8009d66:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d6a:	f1b9 0f00 	cmp.w	r9, #0
 8009d6e:	d021      	beq.n	8009db4 <__multiply+0x140>
 8009d70:	46ae      	mov	lr, r5
 8009d72:	f04f 0a00 	mov.w	sl, #0
 8009d76:	6829      	ldr	r1, [r5, #0]
 8009d78:	f104 0c14 	add.w	ip, r4, #20
 8009d7c:	f8bc b000 	ldrh.w	fp, [ip]
 8009d80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009d84:	b289      	uxth	r1, r1
 8009d86:	fb09 220b 	mla	r2, r9, fp, r2
 8009d8a:	4452      	add	r2, sl
 8009d8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d90:	f84e 1b04 	str.w	r1, [lr], #4
 8009d94:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009d98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d9c:	f8be 1000 	ldrh.w	r1, [lr]
 8009da0:	4567      	cmp	r7, ip
 8009da2:	fb09 110a 	mla	r1, r9, sl, r1
 8009da6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009daa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009dae:	d8e5      	bhi.n	8009d7c <__multiply+0x108>
 8009db0:	9a01      	ldr	r2, [sp, #4]
 8009db2:	50a9      	str	r1, [r5, r2]
 8009db4:	3504      	adds	r5, #4
 8009db6:	e79a      	b.n	8009cee <__multiply+0x7a>
 8009db8:	3e01      	subs	r6, #1
 8009dba:	e79c      	b.n	8009cf6 <__multiply+0x82>
 8009dbc:	0800b59f 	.word	0x0800b59f
 8009dc0:	0800b610 	.word	0x0800b610

08009dc4 <__pow5mult>:
 8009dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dc8:	4615      	mov	r5, r2
 8009dca:	f012 0203 	ands.w	r2, r2, #3
 8009dce:	4606      	mov	r6, r0
 8009dd0:	460f      	mov	r7, r1
 8009dd2:	d007      	beq.n	8009de4 <__pow5mult+0x20>
 8009dd4:	4c25      	ldr	r4, [pc, #148]	; (8009e6c <__pow5mult+0xa8>)
 8009dd6:	3a01      	subs	r2, #1
 8009dd8:	2300      	movs	r3, #0
 8009dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009dde:	f7ff fe55 	bl	8009a8c <__multadd>
 8009de2:	4607      	mov	r7, r0
 8009de4:	10ad      	asrs	r5, r5, #2
 8009de6:	d03d      	beq.n	8009e64 <__pow5mult+0xa0>
 8009de8:	69f4      	ldr	r4, [r6, #28]
 8009dea:	b97c      	cbnz	r4, 8009e0c <__pow5mult+0x48>
 8009dec:	2010      	movs	r0, #16
 8009dee:	f7ff fd25 	bl	800983c <malloc>
 8009df2:	4602      	mov	r2, r0
 8009df4:	61f0      	str	r0, [r6, #28]
 8009df6:	b928      	cbnz	r0, 8009e04 <__pow5mult+0x40>
 8009df8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009dfc:	4b1c      	ldr	r3, [pc, #112]	; (8009e70 <__pow5mult+0xac>)
 8009dfe:	481d      	ldr	r0, [pc, #116]	; (8009e74 <__pow5mult+0xb0>)
 8009e00:	f000 fd3c 	bl	800a87c <__assert_func>
 8009e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e08:	6004      	str	r4, [r0, #0]
 8009e0a:	60c4      	str	r4, [r0, #12]
 8009e0c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e14:	b94c      	cbnz	r4, 8009e2a <__pow5mult+0x66>
 8009e16:	f240 2171 	movw	r1, #625	; 0x271
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	f7ff ff14 	bl	8009c48 <__i2b>
 8009e20:	2300      	movs	r3, #0
 8009e22:	4604      	mov	r4, r0
 8009e24:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e28:	6003      	str	r3, [r0, #0]
 8009e2a:	f04f 0900 	mov.w	r9, #0
 8009e2e:	07eb      	lsls	r3, r5, #31
 8009e30:	d50a      	bpl.n	8009e48 <__pow5mult+0x84>
 8009e32:	4639      	mov	r1, r7
 8009e34:	4622      	mov	r2, r4
 8009e36:	4630      	mov	r0, r6
 8009e38:	f7ff ff1c 	bl	8009c74 <__multiply>
 8009e3c:	4680      	mov	r8, r0
 8009e3e:	4639      	mov	r1, r7
 8009e40:	4630      	mov	r0, r6
 8009e42:	f7ff fe01 	bl	8009a48 <_Bfree>
 8009e46:	4647      	mov	r7, r8
 8009e48:	106d      	asrs	r5, r5, #1
 8009e4a:	d00b      	beq.n	8009e64 <__pow5mult+0xa0>
 8009e4c:	6820      	ldr	r0, [r4, #0]
 8009e4e:	b938      	cbnz	r0, 8009e60 <__pow5mult+0x9c>
 8009e50:	4622      	mov	r2, r4
 8009e52:	4621      	mov	r1, r4
 8009e54:	4630      	mov	r0, r6
 8009e56:	f7ff ff0d 	bl	8009c74 <__multiply>
 8009e5a:	6020      	str	r0, [r4, #0]
 8009e5c:	f8c0 9000 	str.w	r9, [r0]
 8009e60:	4604      	mov	r4, r0
 8009e62:	e7e4      	b.n	8009e2e <__pow5mult+0x6a>
 8009e64:	4638      	mov	r0, r7
 8009e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e6a:	bf00      	nop
 8009e6c:	0800b760 	.word	0x0800b760
 8009e70:	0800b530 	.word	0x0800b530
 8009e74:	0800b610 	.word	0x0800b610

08009e78 <__lshift>:
 8009e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	4607      	mov	r7, r0
 8009e80:	4691      	mov	r9, r2
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	6849      	ldr	r1, [r1, #4]
 8009e86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e8a:	68a3      	ldr	r3, [r4, #8]
 8009e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e90:	f108 0601 	add.w	r6, r8, #1
 8009e94:	42b3      	cmp	r3, r6
 8009e96:	db0b      	blt.n	8009eb0 <__lshift+0x38>
 8009e98:	4638      	mov	r0, r7
 8009e9a:	f7ff fd95 	bl	80099c8 <_Balloc>
 8009e9e:	4605      	mov	r5, r0
 8009ea0:	b948      	cbnz	r0, 8009eb6 <__lshift+0x3e>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009ea8:	4b27      	ldr	r3, [pc, #156]	; (8009f48 <__lshift+0xd0>)
 8009eaa:	4828      	ldr	r0, [pc, #160]	; (8009f4c <__lshift+0xd4>)
 8009eac:	f000 fce6 	bl	800a87c <__assert_func>
 8009eb0:	3101      	adds	r1, #1
 8009eb2:	005b      	lsls	r3, r3, #1
 8009eb4:	e7ee      	b.n	8009e94 <__lshift+0x1c>
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	f100 0114 	add.w	r1, r0, #20
 8009ebc:	f100 0210 	add.w	r2, r0, #16
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	4553      	cmp	r3, sl
 8009ec4:	db33      	blt.n	8009f2e <__lshift+0xb6>
 8009ec6:	6920      	ldr	r0, [r4, #16]
 8009ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ecc:	f104 0314 	add.w	r3, r4, #20
 8009ed0:	f019 091f 	ands.w	r9, r9, #31
 8009ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009edc:	d02b      	beq.n	8009f36 <__lshift+0xbe>
 8009ede:	468a      	mov	sl, r1
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ee6:	6818      	ldr	r0, [r3, #0]
 8009ee8:	fa00 f009 	lsl.w	r0, r0, r9
 8009eec:	4310      	orrs	r0, r2
 8009eee:	f84a 0b04 	str.w	r0, [sl], #4
 8009ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ef6:	459c      	cmp	ip, r3
 8009ef8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009efc:	d8f3      	bhi.n	8009ee6 <__lshift+0x6e>
 8009efe:	ebac 0304 	sub.w	r3, ip, r4
 8009f02:	3b15      	subs	r3, #21
 8009f04:	f023 0303 	bic.w	r3, r3, #3
 8009f08:	3304      	adds	r3, #4
 8009f0a:	f104 0015 	add.w	r0, r4, #21
 8009f0e:	4584      	cmp	ip, r0
 8009f10:	bf38      	it	cc
 8009f12:	2304      	movcc	r3, #4
 8009f14:	50ca      	str	r2, [r1, r3]
 8009f16:	b10a      	cbz	r2, 8009f1c <__lshift+0xa4>
 8009f18:	f108 0602 	add.w	r6, r8, #2
 8009f1c:	3e01      	subs	r6, #1
 8009f1e:	4638      	mov	r0, r7
 8009f20:	4621      	mov	r1, r4
 8009f22:	612e      	str	r6, [r5, #16]
 8009f24:	f7ff fd90 	bl	8009a48 <_Bfree>
 8009f28:	4628      	mov	r0, r5
 8009f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f32:	3301      	adds	r3, #1
 8009f34:	e7c5      	b.n	8009ec2 <__lshift+0x4a>
 8009f36:	3904      	subs	r1, #4
 8009f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f3c:	459c      	cmp	ip, r3
 8009f3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f42:	d8f9      	bhi.n	8009f38 <__lshift+0xc0>
 8009f44:	e7ea      	b.n	8009f1c <__lshift+0xa4>
 8009f46:	bf00      	nop
 8009f48:	0800b59f 	.word	0x0800b59f
 8009f4c:	0800b610 	.word	0x0800b610

08009f50 <__mcmp>:
 8009f50:	4603      	mov	r3, r0
 8009f52:	690a      	ldr	r2, [r1, #16]
 8009f54:	6900      	ldr	r0, [r0, #16]
 8009f56:	b530      	push	{r4, r5, lr}
 8009f58:	1a80      	subs	r0, r0, r2
 8009f5a:	d10d      	bne.n	8009f78 <__mcmp+0x28>
 8009f5c:	3314      	adds	r3, #20
 8009f5e:	3114      	adds	r1, #20
 8009f60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f70:	4295      	cmp	r5, r2
 8009f72:	d002      	beq.n	8009f7a <__mcmp+0x2a>
 8009f74:	d304      	bcc.n	8009f80 <__mcmp+0x30>
 8009f76:	2001      	movs	r0, #1
 8009f78:	bd30      	pop	{r4, r5, pc}
 8009f7a:	42a3      	cmp	r3, r4
 8009f7c:	d3f4      	bcc.n	8009f68 <__mcmp+0x18>
 8009f7e:	e7fb      	b.n	8009f78 <__mcmp+0x28>
 8009f80:	f04f 30ff 	mov.w	r0, #4294967295
 8009f84:	e7f8      	b.n	8009f78 <__mcmp+0x28>
	...

08009f88 <__mdiff>:
 8009f88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f8c:	460d      	mov	r5, r1
 8009f8e:	4607      	mov	r7, r0
 8009f90:	4611      	mov	r1, r2
 8009f92:	4628      	mov	r0, r5
 8009f94:	4614      	mov	r4, r2
 8009f96:	f7ff ffdb 	bl	8009f50 <__mcmp>
 8009f9a:	1e06      	subs	r6, r0, #0
 8009f9c:	d111      	bne.n	8009fc2 <__mdiff+0x3a>
 8009f9e:	4631      	mov	r1, r6
 8009fa0:	4638      	mov	r0, r7
 8009fa2:	f7ff fd11 	bl	80099c8 <_Balloc>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	b928      	cbnz	r0, 8009fb6 <__mdiff+0x2e>
 8009faa:	f240 2137 	movw	r1, #567	; 0x237
 8009fae:	4b3a      	ldr	r3, [pc, #232]	; (800a098 <__mdiff+0x110>)
 8009fb0:	483a      	ldr	r0, [pc, #232]	; (800a09c <__mdiff+0x114>)
 8009fb2:	f000 fc63 	bl	800a87c <__assert_func>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009fbc:	4610      	mov	r0, r2
 8009fbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc2:	bfa4      	itt	ge
 8009fc4:	4623      	movge	r3, r4
 8009fc6:	462c      	movge	r4, r5
 8009fc8:	4638      	mov	r0, r7
 8009fca:	6861      	ldr	r1, [r4, #4]
 8009fcc:	bfa6      	itte	ge
 8009fce:	461d      	movge	r5, r3
 8009fd0:	2600      	movge	r6, #0
 8009fd2:	2601      	movlt	r6, #1
 8009fd4:	f7ff fcf8 	bl	80099c8 <_Balloc>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	b918      	cbnz	r0, 8009fe4 <__mdiff+0x5c>
 8009fdc:	f240 2145 	movw	r1, #581	; 0x245
 8009fe0:	4b2d      	ldr	r3, [pc, #180]	; (800a098 <__mdiff+0x110>)
 8009fe2:	e7e5      	b.n	8009fb0 <__mdiff+0x28>
 8009fe4:	f102 0814 	add.w	r8, r2, #20
 8009fe8:	46c2      	mov	sl, r8
 8009fea:	f04f 0c00 	mov.w	ip, #0
 8009fee:	6927      	ldr	r7, [r4, #16]
 8009ff0:	60c6      	str	r6, [r0, #12]
 8009ff2:	692e      	ldr	r6, [r5, #16]
 8009ff4:	f104 0014 	add.w	r0, r4, #20
 8009ff8:	f105 0914 	add.w	r9, r5, #20
 8009ffc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a000:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a004:	3410      	adds	r4, #16
 800a006:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a00a:	f859 3b04 	ldr.w	r3, [r9], #4
 800a00e:	fa1f f18b 	uxth.w	r1, fp
 800a012:	4461      	add	r1, ip
 800a014:	fa1f fc83 	uxth.w	ip, r3
 800a018:	0c1b      	lsrs	r3, r3, #16
 800a01a:	eba1 010c 	sub.w	r1, r1, ip
 800a01e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a022:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a026:	b289      	uxth	r1, r1
 800a028:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a02c:	454e      	cmp	r6, r9
 800a02e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a032:	f84a 1b04 	str.w	r1, [sl], #4
 800a036:	d8e6      	bhi.n	800a006 <__mdiff+0x7e>
 800a038:	1b73      	subs	r3, r6, r5
 800a03a:	3b15      	subs	r3, #21
 800a03c:	f023 0303 	bic.w	r3, r3, #3
 800a040:	3515      	adds	r5, #21
 800a042:	3304      	adds	r3, #4
 800a044:	42ae      	cmp	r6, r5
 800a046:	bf38      	it	cc
 800a048:	2304      	movcc	r3, #4
 800a04a:	4418      	add	r0, r3
 800a04c:	4443      	add	r3, r8
 800a04e:	461e      	mov	r6, r3
 800a050:	4605      	mov	r5, r0
 800a052:	4575      	cmp	r5, lr
 800a054:	d30e      	bcc.n	800a074 <__mdiff+0xec>
 800a056:	f10e 0103 	add.w	r1, lr, #3
 800a05a:	1a09      	subs	r1, r1, r0
 800a05c:	f021 0103 	bic.w	r1, r1, #3
 800a060:	3803      	subs	r0, #3
 800a062:	4586      	cmp	lr, r0
 800a064:	bf38      	it	cc
 800a066:	2100      	movcc	r1, #0
 800a068:	440b      	add	r3, r1
 800a06a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a06e:	b189      	cbz	r1, 800a094 <__mdiff+0x10c>
 800a070:	6117      	str	r7, [r2, #16]
 800a072:	e7a3      	b.n	8009fbc <__mdiff+0x34>
 800a074:	f855 8b04 	ldr.w	r8, [r5], #4
 800a078:	fa1f f188 	uxth.w	r1, r8
 800a07c:	4461      	add	r1, ip
 800a07e:	140c      	asrs	r4, r1, #16
 800a080:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a084:	b289      	uxth	r1, r1
 800a086:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a08a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a08e:	f846 1b04 	str.w	r1, [r6], #4
 800a092:	e7de      	b.n	800a052 <__mdiff+0xca>
 800a094:	3f01      	subs	r7, #1
 800a096:	e7e8      	b.n	800a06a <__mdiff+0xe2>
 800a098:	0800b59f 	.word	0x0800b59f
 800a09c:	0800b610 	.word	0x0800b610

0800a0a0 <__ulp>:
 800a0a0:	4b0e      	ldr	r3, [pc, #56]	; (800a0dc <__ulp+0x3c>)
 800a0a2:	400b      	ands	r3, r1
 800a0a4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	dc08      	bgt.n	800a0be <__ulp+0x1e>
 800a0ac:	425b      	negs	r3, r3
 800a0ae:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a0b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a0b6:	da04      	bge.n	800a0c2 <__ulp+0x22>
 800a0b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a0bc:	4113      	asrs	r3, r2
 800a0be:	2200      	movs	r2, #0
 800a0c0:	e008      	b.n	800a0d4 <__ulp+0x34>
 800a0c2:	f1a2 0314 	sub.w	r3, r2, #20
 800a0c6:	2b1e      	cmp	r3, #30
 800a0c8:	bfd6      	itet	le
 800a0ca:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a0ce:	2201      	movgt	r2, #1
 800a0d0:	40da      	lsrle	r2, r3
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	7ff00000 	.word	0x7ff00000

0800a0e0 <__b2d>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	6905      	ldr	r5, [r0, #16]
 800a0e4:	f100 0714 	add.w	r7, r0, #20
 800a0e8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a0ec:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a0f0:	1f2e      	subs	r6, r5, #4
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	f7ff fd5a 	bl	8009bac <__hi0bits>
 800a0f8:	f1c0 0220 	rsb	r2, r0, #32
 800a0fc:	280a      	cmp	r0, #10
 800a0fe:	4603      	mov	r3, r0
 800a100:	f8df c068 	ldr.w	ip, [pc, #104]	; 800a16c <__b2d+0x8c>
 800a104:	600a      	str	r2, [r1, #0]
 800a106:	dc12      	bgt.n	800a12e <__b2d+0x4e>
 800a108:	f1c0 0e0b 	rsb	lr, r0, #11
 800a10c:	fa24 f20e 	lsr.w	r2, r4, lr
 800a110:	42b7      	cmp	r7, r6
 800a112:	ea42 010c 	orr.w	r1, r2, ip
 800a116:	bf2c      	ite	cs
 800a118:	2200      	movcs	r2, #0
 800a11a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a11e:	3315      	adds	r3, #21
 800a120:	fa04 f303 	lsl.w	r3, r4, r3
 800a124:	fa22 f20e 	lsr.w	r2, r2, lr
 800a128:	431a      	orrs	r2, r3
 800a12a:	4610      	mov	r0, r2
 800a12c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a12e:	42b7      	cmp	r7, r6
 800a130:	bf2e      	itee	cs
 800a132:	2200      	movcs	r2, #0
 800a134:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a138:	f1a5 0608 	subcc.w	r6, r5, #8
 800a13c:	3b0b      	subs	r3, #11
 800a13e:	d012      	beq.n	800a166 <__b2d+0x86>
 800a140:	f1c3 0520 	rsb	r5, r3, #32
 800a144:	fa22 f105 	lsr.w	r1, r2, r5
 800a148:	409c      	lsls	r4, r3
 800a14a:	430c      	orrs	r4, r1
 800a14c:	42be      	cmp	r6, r7
 800a14e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800a152:	bf94      	ite	ls
 800a154:	2400      	movls	r4, #0
 800a156:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a15a:	409a      	lsls	r2, r3
 800a15c:	40ec      	lsrs	r4, r5
 800a15e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a162:	4322      	orrs	r2, r4
 800a164:	e7e1      	b.n	800a12a <__b2d+0x4a>
 800a166:	ea44 010c 	orr.w	r1, r4, ip
 800a16a:	e7de      	b.n	800a12a <__b2d+0x4a>
 800a16c:	3ff00000 	.word	0x3ff00000

0800a170 <__d2b>:
 800a170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a172:	2101      	movs	r1, #1
 800a174:	4617      	mov	r7, r2
 800a176:	461c      	mov	r4, r3
 800a178:	9e08      	ldr	r6, [sp, #32]
 800a17a:	f7ff fc25 	bl	80099c8 <_Balloc>
 800a17e:	4605      	mov	r5, r0
 800a180:	b930      	cbnz	r0, 800a190 <__d2b+0x20>
 800a182:	4602      	mov	r2, r0
 800a184:	f240 310f 	movw	r1, #783	; 0x30f
 800a188:	4b22      	ldr	r3, [pc, #136]	; (800a214 <__d2b+0xa4>)
 800a18a:	4823      	ldr	r0, [pc, #140]	; (800a218 <__d2b+0xa8>)
 800a18c:	f000 fb76 	bl	800a87c <__assert_func>
 800a190:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a194:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a198:	bb24      	cbnz	r4, 800a1e4 <__d2b+0x74>
 800a19a:	2f00      	cmp	r7, #0
 800a19c:	9301      	str	r3, [sp, #4]
 800a19e:	d026      	beq.n	800a1ee <__d2b+0x7e>
 800a1a0:	4668      	mov	r0, sp
 800a1a2:	9700      	str	r7, [sp, #0]
 800a1a4:	f7ff fd22 	bl	8009bec <__lo0bits>
 800a1a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a1ac:	b1e8      	cbz	r0, 800a1ea <__d2b+0x7a>
 800a1ae:	f1c0 0320 	rsb	r3, r0, #32
 800a1b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b6:	430b      	orrs	r3, r1
 800a1b8:	40c2      	lsrs	r2, r0
 800a1ba:	616b      	str	r3, [r5, #20]
 800a1bc:	9201      	str	r2, [sp, #4]
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	bf14      	ite	ne
 800a1c4:	2102      	movne	r1, #2
 800a1c6:	2101      	moveq	r1, #1
 800a1c8:	61ab      	str	r3, [r5, #24]
 800a1ca:	6129      	str	r1, [r5, #16]
 800a1cc:	b1bc      	cbz	r4, 800a1fe <__d2b+0x8e>
 800a1ce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a1d2:	4404      	add	r4, r0
 800a1d4:	6034      	str	r4, [r6, #0]
 800a1d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1dc:	6018      	str	r0, [r3, #0]
 800a1de:	4628      	mov	r0, r5
 800a1e0:	b003      	add	sp, #12
 800a1e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1e8:	e7d7      	b.n	800a19a <__d2b+0x2a>
 800a1ea:	6169      	str	r1, [r5, #20]
 800a1ec:	e7e7      	b.n	800a1be <__d2b+0x4e>
 800a1ee:	a801      	add	r0, sp, #4
 800a1f0:	f7ff fcfc 	bl	8009bec <__lo0bits>
 800a1f4:	9b01      	ldr	r3, [sp, #4]
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	616b      	str	r3, [r5, #20]
 800a1fa:	3020      	adds	r0, #32
 800a1fc:	e7e5      	b.n	800a1ca <__d2b+0x5a>
 800a1fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a202:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800a206:	6030      	str	r0, [r6, #0]
 800a208:	6918      	ldr	r0, [r3, #16]
 800a20a:	f7ff fccf 	bl	8009bac <__hi0bits>
 800a20e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a212:	e7e2      	b.n	800a1da <__d2b+0x6a>
 800a214:	0800b59f 	.word	0x0800b59f
 800a218:	0800b610 	.word	0x0800b610

0800a21c <__ratio>:
 800a21c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	4688      	mov	r8, r1
 800a222:	4669      	mov	r1, sp
 800a224:	4681      	mov	r9, r0
 800a226:	f7ff ff5b 	bl	800a0e0 <__b2d>
 800a22a:	460f      	mov	r7, r1
 800a22c:	4604      	mov	r4, r0
 800a22e:	460d      	mov	r5, r1
 800a230:	4640      	mov	r0, r8
 800a232:	a901      	add	r1, sp, #4
 800a234:	f7ff ff54 	bl	800a0e0 <__b2d>
 800a238:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a23c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a240:	468b      	mov	fp, r1
 800a242:	eba3 0c02 	sub.w	ip, r3, r2
 800a246:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a24a:	1a9b      	subs	r3, r3, r2
 800a24c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a250:	2b00      	cmp	r3, #0
 800a252:	bfd5      	itete	le
 800a254:	460a      	movle	r2, r1
 800a256:	462a      	movgt	r2, r5
 800a258:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a25c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a260:	bfd8      	it	le
 800a262:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a266:	465b      	mov	r3, fp
 800a268:	4602      	mov	r2, r0
 800a26a:	4639      	mov	r1, r7
 800a26c:	4620      	mov	r0, r4
 800a26e:	f7f6 fa67 	bl	8000740 <__aeabi_ddiv>
 800a272:	b003      	add	sp, #12
 800a274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a278 <__copybits>:
 800a278:	3901      	subs	r1, #1
 800a27a:	b570      	push	{r4, r5, r6, lr}
 800a27c:	1149      	asrs	r1, r1, #5
 800a27e:	6914      	ldr	r4, [r2, #16]
 800a280:	3101      	adds	r1, #1
 800a282:	f102 0314 	add.w	r3, r2, #20
 800a286:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a28a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a28e:	1f05      	subs	r5, r0, #4
 800a290:	42a3      	cmp	r3, r4
 800a292:	d30c      	bcc.n	800a2ae <__copybits+0x36>
 800a294:	1aa3      	subs	r3, r4, r2
 800a296:	3b11      	subs	r3, #17
 800a298:	f023 0303 	bic.w	r3, r3, #3
 800a29c:	3211      	adds	r2, #17
 800a29e:	42a2      	cmp	r2, r4
 800a2a0:	bf88      	it	hi
 800a2a2:	2300      	movhi	r3, #0
 800a2a4:	4418      	add	r0, r3
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	4288      	cmp	r0, r1
 800a2aa:	d305      	bcc.n	800a2b8 <__copybits+0x40>
 800a2ac:	bd70      	pop	{r4, r5, r6, pc}
 800a2ae:	f853 6b04 	ldr.w	r6, [r3], #4
 800a2b2:	f845 6f04 	str.w	r6, [r5, #4]!
 800a2b6:	e7eb      	b.n	800a290 <__copybits+0x18>
 800a2b8:	f840 3b04 	str.w	r3, [r0], #4
 800a2bc:	e7f4      	b.n	800a2a8 <__copybits+0x30>

0800a2be <__any_on>:
 800a2be:	f100 0214 	add.w	r2, r0, #20
 800a2c2:	6900      	ldr	r0, [r0, #16]
 800a2c4:	114b      	asrs	r3, r1, #5
 800a2c6:	4298      	cmp	r0, r3
 800a2c8:	b510      	push	{r4, lr}
 800a2ca:	db11      	blt.n	800a2f0 <__any_on+0x32>
 800a2cc:	dd0a      	ble.n	800a2e4 <__any_on+0x26>
 800a2ce:	f011 011f 	ands.w	r1, r1, #31
 800a2d2:	d007      	beq.n	800a2e4 <__any_on+0x26>
 800a2d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a2d8:	fa24 f001 	lsr.w	r0, r4, r1
 800a2dc:	fa00 f101 	lsl.w	r1, r0, r1
 800a2e0:	428c      	cmp	r4, r1
 800a2e2:	d10b      	bne.n	800a2fc <__any_on+0x3e>
 800a2e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d803      	bhi.n	800a2f4 <__any_on+0x36>
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	bd10      	pop	{r4, pc}
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	e7f7      	b.n	800a2e4 <__any_on+0x26>
 800a2f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2f8:	2900      	cmp	r1, #0
 800a2fa:	d0f5      	beq.n	800a2e8 <__any_on+0x2a>
 800a2fc:	2001      	movs	r0, #1
 800a2fe:	e7f6      	b.n	800a2ee <__any_on+0x30>

0800a300 <__ascii_wctomb>:
 800a300:	4603      	mov	r3, r0
 800a302:	4608      	mov	r0, r1
 800a304:	b141      	cbz	r1, 800a318 <__ascii_wctomb+0x18>
 800a306:	2aff      	cmp	r2, #255	; 0xff
 800a308:	d904      	bls.n	800a314 <__ascii_wctomb+0x14>
 800a30a:	228a      	movs	r2, #138	; 0x8a
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	601a      	str	r2, [r3, #0]
 800a312:	4770      	bx	lr
 800a314:	2001      	movs	r0, #1
 800a316:	700a      	strb	r2, [r1, #0]
 800a318:	4770      	bx	lr

0800a31a <__ssputs_r>:
 800a31a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a31e:	461f      	mov	r7, r3
 800a320:	688e      	ldr	r6, [r1, #8]
 800a322:	4682      	mov	sl, r0
 800a324:	42be      	cmp	r6, r7
 800a326:	460c      	mov	r4, r1
 800a328:	4690      	mov	r8, r2
 800a32a:	680b      	ldr	r3, [r1, #0]
 800a32c:	d82c      	bhi.n	800a388 <__ssputs_r+0x6e>
 800a32e:	898a      	ldrh	r2, [r1, #12]
 800a330:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a334:	d026      	beq.n	800a384 <__ssputs_r+0x6a>
 800a336:	6965      	ldr	r5, [r4, #20]
 800a338:	6909      	ldr	r1, [r1, #16]
 800a33a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a33e:	eba3 0901 	sub.w	r9, r3, r1
 800a342:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a346:	1c7b      	adds	r3, r7, #1
 800a348:	444b      	add	r3, r9
 800a34a:	106d      	asrs	r5, r5, #1
 800a34c:	429d      	cmp	r5, r3
 800a34e:	bf38      	it	cc
 800a350:	461d      	movcc	r5, r3
 800a352:	0553      	lsls	r3, r2, #21
 800a354:	d527      	bpl.n	800a3a6 <__ssputs_r+0x8c>
 800a356:	4629      	mov	r1, r5
 800a358:	f7ff fa98 	bl	800988c <_malloc_r>
 800a35c:	4606      	mov	r6, r0
 800a35e:	b360      	cbz	r0, 800a3ba <__ssputs_r+0xa0>
 800a360:	464a      	mov	r2, r9
 800a362:	6921      	ldr	r1, [r4, #16]
 800a364:	f7fe f844 	bl	80083f0 <memcpy>
 800a368:	89a3      	ldrh	r3, [r4, #12]
 800a36a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a36e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a372:	81a3      	strh	r3, [r4, #12]
 800a374:	6126      	str	r6, [r4, #16]
 800a376:	444e      	add	r6, r9
 800a378:	6026      	str	r6, [r4, #0]
 800a37a:	463e      	mov	r6, r7
 800a37c:	6165      	str	r5, [r4, #20]
 800a37e:	eba5 0509 	sub.w	r5, r5, r9
 800a382:	60a5      	str	r5, [r4, #8]
 800a384:	42be      	cmp	r6, r7
 800a386:	d900      	bls.n	800a38a <__ssputs_r+0x70>
 800a388:	463e      	mov	r6, r7
 800a38a:	4632      	mov	r2, r6
 800a38c:	4641      	mov	r1, r8
 800a38e:	6820      	ldr	r0, [r4, #0]
 800a390:	f000 fa27 	bl	800a7e2 <memmove>
 800a394:	2000      	movs	r0, #0
 800a396:	68a3      	ldr	r3, [r4, #8]
 800a398:	1b9b      	subs	r3, r3, r6
 800a39a:	60a3      	str	r3, [r4, #8]
 800a39c:	6823      	ldr	r3, [r4, #0]
 800a39e:	4433      	add	r3, r6
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a6:	462a      	mov	r2, r5
 800a3a8:	f000 fa9a 	bl	800a8e0 <_realloc_r>
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d1e0      	bne.n	800a374 <__ssputs_r+0x5a>
 800a3b2:	4650      	mov	r0, sl
 800a3b4:	6921      	ldr	r1, [r4, #16]
 800a3b6:	f7fe fe9f 	bl	80090f8 <_free_r>
 800a3ba:	230c      	movs	r3, #12
 800a3bc:	f8ca 3000 	str.w	r3, [sl]
 800a3c0:	89a3      	ldrh	r3, [r4, #12]
 800a3c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3ca:	81a3      	strh	r3, [r4, #12]
 800a3cc:	e7e9      	b.n	800a3a2 <__ssputs_r+0x88>
	...

0800a3d0 <_svfiprintf_r>:
 800a3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d4:	4698      	mov	r8, r3
 800a3d6:	898b      	ldrh	r3, [r1, #12]
 800a3d8:	4607      	mov	r7, r0
 800a3da:	061b      	lsls	r3, r3, #24
 800a3dc:	460d      	mov	r5, r1
 800a3de:	4614      	mov	r4, r2
 800a3e0:	b09d      	sub	sp, #116	; 0x74
 800a3e2:	d50e      	bpl.n	800a402 <_svfiprintf_r+0x32>
 800a3e4:	690b      	ldr	r3, [r1, #16]
 800a3e6:	b963      	cbnz	r3, 800a402 <_svfiprintf_r+0x32>
 800a3e8:	2140      	movs	r1, #64	; 0x40
 800a3ea:	f7ff fa4f 	bl	800988c <_malloc_r>
 800a3ee:	6028      	str	r0, [r5, #0]
 800a3f0:	6128      	str	r0, [r5, #16]
 800a3f2:	b920      	cbnz	r0, 800a3fe <_svfiprintf_r+0x2e>
 800a3f4:	230c      	movs	r3, #12
 800a3f6:	603b      	str	r3, [r7, #0]
 800a3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fc:	e0d0      	b.n	800a5a0 <_svfiprintf_r+0x1d0>
 800a3fe:	2340      	movs	r3, #64	; 0x40
 800a400:	616b      	str	r3, [r5, #20]
 800a402:	2300      	movs	r3, #0
 800a404:	9309      	str	r3, [sp, #36]	; 0x24
 800a406:	2320      	movs	r3, #32
 800a408:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a40c:	2330      	movs	r3, #48	; 0x30
 800a40e:	f04f 0901 	mov.w	r9, #1
 800a412:	f8cd 800c 	str.w	r8, [sp, #12]
 800a416:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800a5b8 <_svfiprintf_r+0x1e8>
 800a41a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a41e:	4623      	mov	r3, r4
 800a420:	469a      	mov	sl, r3
 800a422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a426:	b10a      	cbz	r2, 800a42c <_svfiprintf_r+0x5c>
 800a428:	2a25      	cmp	r2, #37	; 0x25
 800a42a:	d1f9      	bne.n	800a420 <_svfiprintf_r+0x50>
 800a42c:	ebba 0b04 	subs.w	fp, sl, r4
 800a430:	d00b      	beq.n	800a44a <_svfiprintf_r+0x7a>
 800a432:	465b      	mov	r3, fp
 800a434:	4622      	mov	r2, r4
 800a436:	4629      	mov	r1, r5
 800a438:	4638      	mov	r0, r7
 800a43a:	f7ff ff6e 	bl	800a31a <__ssputs_r>
 800a43e:	3001      	adds	r0, #1
 800a440:	f000 80a9 	beq.w	800a596 <_svfiprintf_r+0x1c6>
 800a444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a446:	445a      	add	r2, fp
 800a448:	9209      	str	r2, [sp, #36]	; 0x24
 800a44a:	f89a 3000 	ldrb.w	r3, [sl]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f000 80a1 	beq.w	800a596 <_svfiprintf_r+0x1c6>
 800a454:	2300      	movs	r3, #0
 800a456:	f04f 32ff 	mov.w	r2, #4294967295
 800a45a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a45e:	f10a 0a01 	add.w	sl, sl, #1
 800a462:	9304      	str	r3, [sp, #16]
 800a464:	9307      	str	r3, [sp, #28]
 800a466:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a46a:	931a      	str	r3, [sp, #104]	; 0x68
 800a46c:	4654      	mov	r4, sl
 800a46e:	2205      	movs	r2, #5
 800a470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a474:	4850      	ldr	r0, [pc, #320]	; (800a5b8 <_svfiprintf_r+0x1e8>)
 800a476:	f7fd ffad 	bl	80083d4 <memchr>
 800a47a:	9a04      	ldr	r2, [sp, #16]
 800a47c:	b9d8      	cbnz	r0, 800a4b6 <_svfiprintf_r+0xe6>
 800a47e:	06d0      	lsls	r0, r2, #27
 800a480:	bf44      	itt	mi
 800a482:	2320      	movmi	r3, #32
 800a484:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a488:	0711      	lsls	r1, r2, #28
 800a48a:	bf44      	itt	mi
 800a48c:	232b      	movmi	r3, #43	; 0x2b
 800a48e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a492:	f89a 3000 	ldrb.w	r3, [sl]
 800a496:	2b2a      	cmp	r3, #42	; 0x2a
 800a498:	d015      	beq.n	800a4c6 <_svfiprintf_r+0xf6>
 800a49a:	4654      	mov	r4, sl
 800a49c:	2000      	movs	r0, #0
 800a49e:	f04f 0c0a 	mov.w	ip, #10
 800a4a2:	9a07      	ldr	r2, [sp, #28]
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4aa:	3b30      	subs	r3, #48	; 0x30
 800a4ac:	2b09      	cmp	r3, #9
 800a4ae:	d94d      	bls.n	800a54c <_svfiprintf_r+0x17c>
 800a4b0:	b1b0      	cbz	r0, 800a4e0 <_svfiprintf_r+0x110>
 800a4b2:	9207      	str	r2, [sp, #28]
 800a4b4:	e014      	b.n	800a4e0 <_svfiprintf_r+0x110>
 800a4b6:	eba0 0308 	sub.w	r3, r0, r8
 800a4ba:	fa09 f303 	lsl.w	r3, r9, r3
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	46a2      	mov	sl, r4
 800a4c2:	9304      	str	r3, [sp, #16]
 800a4c4:	e7d2      	b.n	800a46c <_svfiprintf_r+0x9c>
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	1d19      	adds	r1, r3, #4
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	9103      	str	r1, [sp, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	bfbb      	ittet	lt
 800a4d2:	425b      	neglt	r3, r3
 800a4d4:	f042 0202 	orrlt.w	r2, r2, #2
 800a4d8:	9307      	strge	r3, [sp, #28]
 800a4da:	9307      	strlt	r3, [sp, #28]
 800a4dc:	bfb8      	it	lt
 800a4de:	9204      	strlt	r2, [sp, #16]
 800a4e0:	7823      	ldrb	r3, [r4, #0]
 800a4e2:	2b2e      	cmp	r3, #46	; 0x2e
 800a4e4:	d10c      	bne.n	800a500 <_svfiprintf_r+0x130>
 800a4e6:	7863      	ldrb	r3, [r4, #1]
 800a4e8:	2b2a      	cmp	r3, #42	; 0x2a
 800a4ea:	d134      	bne.n	800a556 <_svfiprintf_r+0x186>
 800a4ec:	9b03      	ldr	r3, [sp, #12]
 800a4ee:	3402      	adds	r4, #2
 800a4f0:	1d1a      	adds	r2, r3, #4
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	9203      	str	r2, [sp, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bfb8      	it	lt
 800a4fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4fe:	9305      	str	r3, [sp, #20]
 800a500:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800a5bc <_svfiprintf_r+0x1ec>
 800a504:	2203      	movs	r2, #3
 800a506:	4650      	mov	r0, sl
 800a508:	7821      	ldrb	r1, [r4, #0]
 800a50a:	f7fd ff63 	bl	80083d4 <memchr>
 800a50e:	b138      	cbz	r0, 800a520 <_svfiprintf_r+0x150>
 800a510:	2240      	movs	r2, #64	; 0x40
 800a512:	9b04      	ldr	r3, [sp, #16]
 800a514:	eba0 000a 	sub.w	r0, r0, sl
 800a518:	4082      	lsls	r2, r0
 800a51a:	4313      	orrs	r3, r2
 800a51c:	3401      	adds	r4, #1
 800a51e:	9304      	str	r3, [sp, #16]
 800a520:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a524:	2206      	movs	r2, #6
 800a526:	4826      	ldr	r0, [pc, #152]	; (800a5c0 <_svfiprintf_r+0x1f0>)
 800a528:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a52c:	f7fd ff52 	bl	80083d4 <memchr>
 800a530:	2800      	cmp	r0, #0
 800a532:	d038      	beq.n	800a5a6 <_svfiprintf_r+0x1d6>
 800a534:	4b23      	ldr	r3, [pc, #140]	; (800a5c4 <_svfiprintf_r+0x1f4>)
 800a536:	bb1b      	cbnz	r3, 800a580 <_svfiprintf_r+0x1b0>
 800a538:	9b03      	ldr	r3, [sp, #12]
 800a53a:	3307      	adds	r3, #7
 800a53c:	f023 0307 	bic.w	r3, r3, #7
 800a540:	3308      	adds	r3, #8
 800a542:	9303      	str	r3, [sp, #12]
 800a544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a546:	4433      	add	r3, r6
 800a548:	9309      	str	r3, [sp, #36]	; 0x24
 800a54a:	e768      	b.n	800a41e <_svfiprintf_r+0x4e>
 800a54c:	460c      	mov	r4, r1
 800a54e:	2001      	movs	r0, #1
 800a550:	fb0c 3202 	mla	r2, ip, r2, r3
 800a554:	e7a6      	b.n	800a4a4 <_svfiprintf_r+0xd4>
 800a556:	2300      	movs	r3, #0
 800a558:	f04f 0c0a 	mov.w	ip, #10
 800a55c:	4619      	mov	r1, r3
 800a55e:	3401      	adds	r4, #1
 800a560:	9305      	str	r3, [sp, #20]
 800a562:	4620      	mov	r0, r4
 800a564:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a568:	3a30      	subs	r2, #48	; 0x30
 800a56a:	2a09      	cmp	r2, #9
 800a56c:	d903      	bls.n	800a576 <_svfiprintf_r+0x1a6>
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d0c6      	beq.n	800a500 <_svfiprintf_r+0x130>
 800a572:	9105      	str	r1, [sp, #20]
 800a574:	e7c4      	b.n	800a500 <_svfiprintf_r+0x130>
 800a576:	4604      	mov	r4, r0
 800a578:	2301      	movs	r3, #1
 800a57a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a57e:	e7f0      	b.n	800a562 <_svfiprintf_r+0x192>
 800a580:	ab03      	add	r3, sp, #12
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	462a      	mov	r2, r5
 800a586:	4638      	mov	r0, r7
 800a588:	4b0f      	ldr	r3, [pc, #60]	; (800a5c8 <_svfiprintf_r+0x1f8>)
 800a58a:	a904      	add	r1, sp, #16
 800a58c:	f7fd f8b0 	bl	80076f0 <_printf_float>
 800a590:	1c42      	adds	r2, r0, #1
 800a592:	4606      	mov	r6, r0
 800a594:	d1d6      	bne.n	800a544 <_svfiprintf_r+0x174>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	065b      	lsls	r3, r3, #25
 800a59a:	f53f af2d 	bmi.w	800a3f8 <_svfiprintf_r+0x28>
 800a59e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5a0:	b01d      	add	sp, #116	; 0x74
 800a5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a6:	ab03      	add	r3, sp, #12
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	462a      	mov	r2, r5
 800a5ac:	4638      	mov	r0, r7
 800a5ae:	4b06      	ldr	r3, [pc, #24]	; (800a5c8 <_svfiprintf_r+0x1f8>)
 800a5b0:	a904      	add	r1, sp, #16
 800a5b2:	f7fd fb3d 	bl	8007c30 <_printf_i>
 800a5b6:	e7eb      	b.n	800a590 <_svfiprintf_r+0x1c0>
 800a5b8:	0800b76c 	.word	0x0800b76c
 800a5bc:	0800b772 	.word	0x0800b772
 800a5c0:	0800b776 	.word	0x0800b776
 800a5c4:	080076f1 	.word	0x080076f1
 800a5c8:	0800a31b 	.word	0x0800a31b

0800a5cc <__sflush_r>:
 800a5cc:	898a      	ldrh	r2, [r1, #12]
 800a5ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	0710      	lsls	r0, r2, #28
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	d457      	bmi.n	800a688 <__sflush_r+0xbc>
 800a5d8:	684b      	ldr	r3, [r1, #4]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	dc04      	bgt.n	800a5e8 <__sflush_r+0x1c>
 800a5de:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	dc01      	bgt.n	800a5e8 <__sflush_r+0x1c>
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5ea:	2e00      	cmp	r6, #0
 800a5ec:	d0fa      	beq.n	800a5e4 <__sflush_r+0x18>
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5f4:	682f      	ldr	r7, [r5, #0]
 800a5f6:	6a21      	ldr	r1, [r4, #32]
 800a5f8:	602b      	str	r3, [r5, #0]
 800a5fa:	d032      	beq.n	800a662 <__sflush_r+0x96>
 800a5fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	075a      	lsls	r2, r3, #29
 800a602:	d505      	bpl.n	800a610 <__sflush_r+0x44>
 800a604:	6863      	ldr	r3, [r4, #4]
 800a606:	1ac0      	subs	r0, r0, r3
 800a608:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a60a:	b10b      	cbz	r3, 800a610 <__sflush_r+0x44>
 800a60c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a60e:	1ac0      	subs	r0, r0, r3
 800a610:	2300      	movs	r3, #0
 800a612:	4602      	mov	r2, r0
 800a614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a616:	4628      	mov	r0, r5
 800a618:	6a21      	ldr	r1, [r4, #32]
 800a61a:	47b0      	blx	r6
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	89a3      	ldrh	r3, [r4, #12]
 800a620:	d106      	bne.n	800a630 <__sflush_r+0x64>
 800a622:	6829      	ldr	r1, [r5, #0]
 800a624:	291d      	cmp	r1, #29
 800a626:	d82b      	bhi.n	800a680 <__sflush_r+0xb4>
 800a628:	4a28      	ldr	r2, [pc, #160]	; (800a6cc <__sflush_r+0x100>)
 800a62a:	410a      	asrs	r2, r1
 800a62c:	07d6      	lsls	r6, r2, #31
 800a62e:	d427      	bmi.n	800a680 <__sflush_r+0xb4>
 800a630:	2200      	movs	r2, #0
 800a632:	6062      	str	r2, [r4, #4]
 800a634:	6922      	ldr	r2, [r4, #16]
 800a636:	04d9      	lsls	r1, r3, #19
 800a638:	6022      	str	r2, [r4, #0]
 800a63a:	d504      	bpl.n	800a646 <__sflush_r+0x7a>
 800a63c:	1c42      	adds	r2, r0, #1
 800a63e:	d101      	bne.n	800a644 <__sflush_r+0x78>
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	b903      	cbnz	r3, 800a646 <__sflush_r+0x7a>
 800a644:	6560      	str	r0, [r4, #84]	; 0x54
 800a646:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a648:	602f      	str	r7, [r5, #0]
 800a64a:	2900      	cmp	r1, #0
 800a64c:	d0ca      	beq.n	800a5e4 <__sflush_r+0x18>
 800a64e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a652:	4299      	cmp	r1, r3
 800a654:	d002      	beq.n	800a65c <__sflush_r+0x90>
 800a656:	4628      	mov	r0, r5
 800a658:	f7fe fd4e 	bl	80090f8 <_free_r>
 800a65c:	2000      	movs	r0, #0
 800a65e:	6360      	str	r0, [r4, #52]	; 0x34
 800a660:	e7c1      	b.n	800a5e6 <__sflush_r+0x1a>
 800a662:	2301      	movs	r3, #1
 800a664:	4628      	mov	r0, r5
 800a666:	47b0      	blx	r6
 800a668:	1c41      	adds	r1, r0, #1
 800a66a:	d1c8      	bne.n	800a5fe <__sflush_r+0x32>
 800a66c:	682b      	ldr	r3, [r5, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d0c5      	beq.n	800a5fe <__sflush_r+0x32>
 800a672:	2b1d      	cmp	r3, #29
 800a674:	d001      	beq.n	800a67a <__sflush_r+0xae>
 800a676:	2b16      	cmp	r3, #22
 800a678:	d101      	bne.n	800a67e <__sflush_r+0xb2>
 800a67a:	602f      	str	r7, [r5, #0]
 800a67c:	e7b2      	b.n	800a5e4 <__sflush_r+0x18>
 800a67e:	89a3      	ldrh	r3, [r4, #12]
 800a680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a684:	81a3      	strh	r3, [r4, #12]
 800a686:	e7ae      	b.n	800a5e6 <__sflush_r+0x1a>
 800a688:	690f      	ldr	r7, [r1, #16]
 800a68a:	2f00      	cmp	r7, #0
 800a68c:	d0aa      	beq.n	800a5e4 <__sflush_r+0x18>
 800a68e:	0793      	lsls	r3, r2, #30
 800a690:	bf18      	it	ne
 800a692:	2300      	movne	r3, #0
 800a694:	680e      	ldr	r6, [r1, #0]
 800a696:	bf08      	it	eq
 800a698:	694b      	ldreq	r3, [r1, #20]
 800a69a:	1bf6      	subs	r6, r6, r7
 800a69c:	600f      	str	r7, [r1, #0]
 800a69e:	608b      	str	r3, [r1, #8]
 800a6a0:	2e00      	cmp	r6, #0
 800a6a2:	dd9f      	ble.n	800a5e4 <__sflush_r+0x18>
 800a6a4:	4633      	mov	r3, r6
 800a6a6:	463a      	mov	r2, r7
 800a6a8:	4628      	mov	r0, r5
 800a6aa:	6a21      	ldr	r1, [r4, #32]
 800a6ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a6b0:	47e0      	blx	ip
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	dc06      	bgt.n	800a6c4 <__sflush_r+0xf8>
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6c0:	81a3      	strh	r3, [r4, #12]
 800a6c2:	e790      	b.n	800a5e6 <__sflush_r+0x1a>
 800a6c4:	4407      	add	r7, r0
 800a6c6:	1a36      	subs	r6, r6, r0
 800a6c8:	e7ea      	b.n	800a6a0 <__sflush_r+0xd4>
 800a6ca:	bf00      	nop
 800a6cc:	dfbffffe 	.word	0xdfbffffe

0800a6d0 <_fflush_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	690b      	ldr	r3, [r1, #16]
 800a6d4:	4605      	mov	r5, r0
 800a6d6:	460c      	mov	r4, r1
 800a6d8:	b913      	cbnz	r3, 800a6e0 <_fflush_r+0x10>
 800a6da:	2500      	movs	r5, #0
 800a6dc:	4628      	mov	r0, r5
 800a6de:	bd38      	pop	{r3, r4, r5, pc}
 800a6e0:	b118      	cbz	r0, 800a6ea <_fflush_r+0x1a>
 800a6e2:	6a03      	ldr	r3, [r0, #32]
 800a6e4:	b90b      	cbnz	r3, 800a6ea <_fflush_r+0x1a>
 800a6e6:	f7fd fc3f 	bl	8007f68 <__sinit>
 800a6ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d0f3      	beq.n	800a6da <_fflush_r+0xa>
 800a6f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a6f4:	07d0      	lsls	r0, r2, #31
 800a6f6:	d404      	bmi.n	800a702 <_fflush_r+0x32>
 800a6f8:	0599      	lsls	r1, r3, #22
 800a6fa:	d402      	bmi.n	800a702 <_fflush_r+0x32>
 800a6fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6fe:	f7fd fe5f 	bl	80083c0 <__retarget_lock_acquire_recursive>
 800a702:	4628      	mov	r0, r5
 800a704:	4621      	mov	r1, r4
 800a706:	f7ff ff61 	bl	800a5cc <__sflush_r>
 800a70a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a70c:	4605      	mov	r5, r0
 800a70e:	07da      	lsls	r2, r3, #31
 800a710:	d4e4      	bmi.n	800a6dc <_fflush_r+0xc>
 800a712:	89a3      	ldrh	r3, [r4, #12]
 800a714:	059b      	lsls	r3, r3, #22
 800a716:	d4e1      	bmi.n	800a6dc <_fflush_r+0xc>
 800a718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a71a:	f7fd fe52 	bl	80083c2 <__retarget_lock_release_recursive>
 800a71e:	e7dd      	b.n	800a6dc <_fflush_r+0xc>

0800a720 <__swhatbuf_r>:
 800a720:	b570      	push	{r4, r5, r6, lr}
 800a722:	460c      	mov	r4, r1
 800a724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a728:	4615      	mov	r5, r2
 800a72a:	2900      	cmp	r1, #0
 800a72c:	461e      	mov	r6, r3
 800a72e:	b096      	sub	sp, #88	; 0x58
 800a730:	da0c      	bge.n	800a74c <__swhatbuf_r+0x2c>
 800a732:	89a3      	ldrh	r3, [r4, #12]
 800a734:	2100      	movs	r1, #0
 800a736:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a73a:	bf0c      	ite	eq
 800a73c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a740:	2340      	movne	r3, #64	; 0x40
 800a742:	2000      	movs	r0, #0
 800a744:	6031      	str	r1, [r6, #0]
 800a746:	602b      	str	r3, [r5, #0]
 800a748:	b016      	add	sp, #88	; 0x58
 800a74a:	bd70      	pop	{r4, r5, r6, pc}
 800a74c:	466a      	mov	r2, sp
 800a74e:	f000 f863 	bl	800a818 <_fstat_r>
 800a752:	2800      	cmp	r0, #0
 800a754:	dbed      	blt.n	800a732 <__swhatbuf_r+0x12>
 800a756:	9901      	ldr	r1, [sp, #4]
 800a758:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a75c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a760:	4259      	negs	r1, r3
 800a762:	4159      	adcs	r1, r3
 800a764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a768:	e7eb      	b.n	800a742 <__swhatbuf_r+0x22>

0800a76a <__smakebuf_r>:
 800a76a:	898b      	ldrh	r3, [r1, #12]
 800a76c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a76e:	079d      	lsls	r5, r3, #30
 800a770:	4606      	mov	r6, r0
 800a772:	460c      	mov	r4, r1
 800a774:	d507      	bpl.n	800a786 <__smakebuf_r+0x1c>
 800a776:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a77a:	6023      	str	r3, [r4, #0]
 800a77c:	6123      	str	r3, [r4, #16]
 800a77e:	2301      	movs	r3, #1
 800a780:	6163      	str	r3, [r4, #20]
 800a782:	b002      	add	sp, #8
 800a784:	bd70      	pop	{r4, r5, r6, pc}
 800a786:	466a      	mov	r2, sp
 800a788:	ab01      	add	r3, sp, #4
 800a78a:	f7ff ffc9 	bl	800a720 <__swhatbuf_r>
 800a78e:	9900      	ldr	r1, [sp, #0]
 800a790:	4605      	mov	r5, r0
 800a792:	4630      	mov	r0, r6
 800a794:	f7ff f87a 	bl	800988c <_malloc_r>
 800a798:	b948      	cbnz	r0, 800a7ae <__smakebuf_r+0x44>
 800a79a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a79e:	059a      	lsls	r2, r3, #22
 800a7a0:	d4ef      	bmi.n	800a782 <__smakebuf_r+0x18>
 800a7a2:	f023 0303 	bic.w	r3, r3, #3
 800a7a6:	f043 0302 	orr.w	r3, r3, #2
 800a7aa:	81a3      	strh	r3, [r4, #12]
 800a7ac:	e7e3      	b.n	800a776 <__smakebuf_r+0xc>
 800a7ae:	89a3      	ldrh	r3, [r4, #12]
 800a7b0:	6020      	str	r0, [r4, #0]
 800a7b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	9b00      	ldr	r3, [sp, #0]
 800a7ba:	6120      	str	r0, [r4, #16]
 800a7bc:	6163      	str	r3, [r4, #20]
 800a7be:	9b01      	ldr	r3, [sp, #4]
 800a7c0:	b15b      	cbz	r3, 800a7da <__smakebuf_r+0x70>
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7c8:	f000 f838 	bl	800a83c <_isatty_r>
 800a7cc:	b128      	cbz	r0, 800a7da <__smakebuf_r+0x70>
 800a7ce:	89a3      	ldrh	r3, [r4, #12]
 800a7d0:	f023 0303 	bic.w	r3, r3, #3
 800a7d4:	f043 0301 	orr.w	r3, r3, #1
 800a7d8:	81a3      	strh	r3, [r4, #12]
 800a7da:	89a3      	ldrh	r3, [r4, #12]
 800a7dc:	431d      	orrs	r5, r3
 800a7de:	81a5      	strh	r5, [r4, #12]
 800a7e0:	e7cf      	b.n	800a782 <__smakebuf_r+0x18>

0800a7e2 <memmove>:
 800a7e2:	4288      	cmp	r0, r1
 800a7e4:	b510      	push	{r4, lr}
 800a7e6:	eb01 0402 	add.w	r4, r1, r2
 800a7ea:	d902      	bls.n	800a7f2 <memmove+0x10>
 800a7ec:	4284      	cmp	r4, r0
 800a7ee:	4623      	mov	r3, r4
 800a7f0:	d807      	bhi.n	800a802 <memmove+0x20>
 800a7f2:	1e43      	subs	r3, r0, #1
 800a7f4:	42a1      	cmp	r1, r4
 800a7f6:	d008      	beq.n	800a80a <memmove+0x28>
 800a7f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a800:	e7f8      	b.n	800a7f4 <memmove+0x12>
 800a802:	4601      	mov	r1, r0
 800a804:	4402      	add	r2, r0
 800a806:	428a      	cmp	r2, r1
 800a808:	d100      	bne.n	800a80c <memmove+0x2a>
 800a80a:	bd10      	pop	{r4, pc}
 800a80c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a810:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a814:	e7f7      	b.n	800a806 <memmove+0x24>
	...

0800a818 <_fstat_r>:
 800a818:	b538      	push	{r3, r4, r5, lr}
 800a81a:	2300      	movs	r3, #0
 800a81c:	4d06      	ldr	r5, [pc, #24]	; (800a838 <_fstat_r+0x20>)
 800a81e:	4604      	mov	r4, r0
 800a820:	4608      	mov	r0, r1
 800a822:	4611      	mov	r1, r2
 800a824:	602b      	str	r3, [r5, #0]
 800a826:	f7f7 ff12 	bl	800264e <_fstat>
 800a82a:	1c43      	adds	r3, r0, #1
 800a82c:	d102      	bne.n	800a834 <_fstat_r+0x1c>
 800a82e:	682b      	ldr	r3, [r5, #0]
 800a830:	b103      	cbz	r3, 800a834 <_fstat_r+0x1c>
 800a832:	6023      	str	r3, [r4, #0]
 800a834:	bd38      	pop	{r3, r4, r5, pc}
 800a836:	bf00      	nop
 800a838:	20000b98 	.word	0x20000b98

0800a83c <_isatty_r>:
 800a83c:	b538      	push	{r3, r4, r5, lr}
 800a83e:	2300      	movs	r3, #0
 800a840:	4d05      	ldr	r5, [pc, #20]	; (800a858 <_isatty_r+0x1c>)
 800a842:	4604      	mov	r4, r0
 800a844:	4608      	mov	r0, r1
 800a846:	602b      	str	r3, [r5, #0]
 800a848:	f7f7 ff06 	bl	8002658 <_isatty>
 800a84c:	1c43      	adds	r3, r0, #1
 800a84e:	d102      	bne.n	800a856 <_isatty_r+0x1a>
 800a850:	682b      	ldr	r3, [r5, #0]
 800a852:	b103      	cbz	r3, 800a856 <_isatty_r+0x1a>
 800a854:	6023      	str	r3, [r4, #0]
 800a856:	bd38      	pop	{r3, r4, r5, pc}
 800a858:	20000b98 	.word	0x20000b98

0800a85c <_sbrk_r>:
 800a85c:	b538      	push	{r3, r4, r5, lr}
 800a85e:	2300      	movs	r3, #0
 800a860:	4d05      	ldr	r5, [pc, #20]	; (800a878 <_sbrk_r+0x1c>)
 800a862:	4604      	mov	r4, r0
 800a864:	4608      	mov	r0, r1
 800a866:	602b      	str	r3, [r5, #0]
 800a868:	f7f7 fefa 	bl	8002660 <_sbrk>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d102      	bne.n	800a876 <_sbrk_r+0x1a>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	b103      	cbz	r3, 800a876 <_sbrk_r+0x1a>
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	20000b98 	.word	0x20000b98

0800a87c <__assert_func>:
 800a87c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a87e:	4614      	mov	r4, r2
 800a880:	461a      	mov	r2, r3
 800a882:	4b09      	ldr	r3, [pc, #36]	; (800a8a8 <__assert_func+0x2c>)
 800a884:	4605      	mov	r5, r0
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68d8      	ldr	r0, [r3, #12]
 800a88a:	b14c      	cbz	r4, 800a8a0 <__assert_func+0x24>
 800a88c:	4b07      	ldr	r3, [pc, #28]	; (800a8ac <__assert_func+0x30>)
 800a88e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a892:	9100      	str	r1, [sp, #0]
 800a894:	462b      	mov	r3, r5
 800a896:	4906      	ldr	r1, [pc, #24]	; (800a8b0 <__assert_func+0x34>)
 800a898:	f000 f852 	bl	800a940 <fiprintf>
 800a89c:	f000 f862 	bl	800a964 <abort>
 800a8a0:	4b04      	ldr	r3, [pc, #16]	; (800a8b4 <__assert_func+0x38>)
 800a8a2:	461c      	mov	r4, r3
 800a8a4:	e7f3      	b.n	800a88e <__assert_func+0x12>
 800a8a6:	bf00      	nop
 800a8a8:	200001d4 	.word	0x200001d4
 800a8ac:	0800b77d 	.word	0x0800b77d
 800a8b0:	0800b78a 	.word	0x0800b78a
 800a8b4:	0800b36a 	.word	0x0800b36a

0800a8b8 <_calloc_r>:
 800a8b8:	b570      	push	{r4, r5, r6, lr}
 800a8ba:	fba1 5402 	umull	r5, r4, r1, r2
 800a8be:	b934      	cbnz	r4, 800a8ce <_calloc_r+0x16>
 800a8c0:	4629      	mov	r1, r5
 800a8c2:	f7fe ffe3 	bl	800988c <_malloc_r>
 800a8c6:	4606      	mov	r6, r0
 800a8c8:	b928      	cbnz	r0, 800a8d6 <_calloc_r+0x1e>
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	bd70      	pop	{r4, r5, r6, pc}
 800a8ce:	220c      	movs	r2, #12
 800a8d0:	2600      	movs	r6, #0
 800a8d2:	6002      	str	r2, [r0, #0]
 800a8d4:	e7f9      	b.n	800a8ca <_calloc_r+0x12>
 800a8d6:	462a      	mov	r2, r5
 800a8d8:	4621      	mov	r1, r4
 800a8da:	f7fd fce3 	bl	80082a4 <memset>
 800a8de:	e7f4      	b.n	800a8ca <_calloc_r+0x12>

0800a8e0 <_realloc_r>:
 800a8e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	4614      	mov	r4, r2
 800a8e8:	460e      	mov	r6, r1
 800a8ea:	b921      	cbnz	r1, 800a8f6 <_realloc_r+0x16>
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f2:	f7fe bfcb 	b.w	800988c <_malloc_r>
 800a8f6:	b92a      	cbnz	r2, 800a904 <_realloc_r+0x24>
 800a8f8:	f7fe fbfe 	bl	80090f8 <_free_r>
 800a8fc:	4625      	mov	r5, r4
 800a8fe:	4628      	mov	r0, r5
 800a900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a904:	f000 f835 	bl	800a972 <_malloc_usable_size_r>
 800a908:	4284      	cmp	r4, r0
 800a90a:	4607      	mov	r7, r0
 800a90c:	d802      	bhi.n	800a914 <_realloc_r+0x34>
 800a90e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a912:	d812      	bhi.n	800a93a <_realloc_r+0x5a>
 800a914:	4621      	mov	r1, r4
 800a916:	4640      	mov	r0, r8
 800a918:	f7fe ffb8 	bl	800988c <_malloc_r>
 800a91c:	4605      	mov	r5, r0
 800a91e:	2800      	cmp	r0, #0
 800a920:	d0ed      	beq.n	800a8fe <_realloc_r+0x1e>
 800a922:	42bc      	cmp	r4, r7
 800a924:	4622      	mov	r2, r4
 800a926:	4631      	mov	r1, r6
 800a928:	bf28      	it	cs
 800a92a:	463a      	movcs	r2, r7
 800a92c:	f7fd fd60 	bl	80083f0 <memcpy>
 800a930:	4631      	mov	r1, r6
 800a932:	4640      	mov	r0, r8
 800a934:	f7fe fbe0 	bl	80090f8 <_free_r>
 800a938:	e7e1      	b.n	800a8fe <_realloc_r+0x1e>
 800a93a:	4635      	mov	r5, r6
 800a93c:	e7df      	b.n	800a8fe <_realloc_r+0x1e>
	...

0800a940 <fiprintf>:
 800a940:	b40e      	push	{r1, r2, r3}
 800a942:	b503      	push	{r0, r1, lr}
 800a944:	4601      	mov	r1, r0
 800a946:	ab03      	add	r3, sp, #12
 800a948:	4805      	ldr	r0, [pc, #20]	; (800a960 <fiprintf+0x20>)
 800a94a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a94e:	6800      	ldr	r0, [r0, #0]
 800a950:	9301      	str	r3, [sp, #4]
 800a952:	f000 f83d 	bl	800a9d0 <_vfiprintf_r>
 800a956:	b002      	add	sp, #8
 800a958:	f85d eb04 	ldr.w	lr, [sp], #4
 800a95c:	b003      	add	sp, #12
 800a95e:	4770      	bx	lr
 800a960:	200001d4 	.word	0x200001d4

0800a964 <abort>:
 800a964:	2006      	movs	r0, #6
 800a966:	b508      	push	{r3, lr}
 800a968:	f000 f974 	bl	800ac54 <raise>
 800a96c:	2001      	movs	r0, #1
 800a96e:	f7f7 fe49 	bl	8002604 <_exit>

0800a972 <_malloc_usable_size_r>:
 800a972:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a976:	1f18      	subs	r0, r3, #4
 800a978:	2b00      	cmp	r3, #0
 800a97a:	bfbc      	itt	lt
 800a97c:	580b      	ldrlt	r3, [r1, r0]
 800a97e:	18c0      	addlt	r0, r0, r3
 800a980:	4770      	bx	lr

0800a982 <__sfputc_r>:
 800a982:	6893      	ldr	r3, [r2, #8]
 800a984:	b410      	push	{r4}
 800a986:	3b01      	subs	r3, #1
 800a988:	2b00      	cmp	r3, #0
 800a98a:	6093      	str	r3, [r2, #8]
 800a98c:	da07      	bge.n	800a99e <__sfputc_r+0x1c>
 800a98e:	6994      	ldr	r4, [r2, #24]
 800a990:	42a3      	cmp	r3, r4
 800a992:	db01      	blt.n	800a998 <__sfputc_r+0x16>
 800a994:	290a      	cmp	r1, #10
 800a996:	d102      	bne.n	800a99e <__sfputc_r+0x1c>
 800a998:	bc10      	pop	{r4}
 800a99a:	f7fd bbee 	b.w	800817a <__swbuf_r>
 800a99e:	6813      	ldr	r3, [r2, #0]
 800a9a0:	1c58      	adds	r0, r3, #1
 800a9a2:	6010      	str	r0, [r2, #0]
 800a9a4:	7019      	strb	r1, [r3, #0]
 800a9a6:	4608      	mov	r0, r1
 800a9a8:	bc10      	pop	{r4}
 800a9aa:	4770      	bx	lr

0800a9ac <__sfputs_r>:
 800a9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460f      	mov	r7, r1
 800a9b2:	4614      	mov	r4, r2
 800a9b4:	18d5      	adds	r5, r2, r3
 800a9b6:	42ac      	cmp	r4, r5
 800a9b8:	d101      	bne.n	800a9be <__sfputs_r+0x12>
 800a9ba:	2000      	movs	r0, #0
 800a9bc:	e007      	b.n	800a9ce <__sfputs_r+0x22>
 800a9be:	463a      	mov	r2, r7
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9c6:	f7ff ffdc 	bl	800a982 <__sfputc_r>
 800a9ca:	1c43      	adds	r3, r0, #1
 800a9cc:	d1f3      	bne.n	800a9b6 <__sfputs_r+0xa>
 800a9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a9d0 <_vfiprintf_r>:
 800a9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9d4:	460d      	mov	r5, r1
 800a9d6:	4614      	mov	r4, r2
 800a9d8:	4698      	mov	r8, r3
 800a9da:	4606      	mov	r6, r0
 800a9dc:	b09d      	sub	sp, #116	; 0x74
 800a9de:	b118      	cbz	r0, 800a9e8 <_vfiprintf_r+0x18>
 800a9e0:	6a03      	ldr	r3, [r0, #32]
 800a9e2:	b90b      	cbnz	r3, 800a9e8 <_vfiprintf_r+0x18>
 800a9e4:	f7fd fac0 	bl	8007f68 <__sinit>
 800a9e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9ea:	07d9      	lsls	r1, r3, #31
 800a9ec:	d405      	bmi.n	800a9fa <_vfiprintf_r+0x2a>
 800a9ee:	89ab      	ldrh	r3, [r5, #12]
 800a9f0:	059a      	lsls	r2, r3, #22
 800a9f2:	d402      	bmi.n	800a9fa <_vfiprintf_r+0x2a>
 800a9f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9f6:	f7fd fce3 	bl	80083c0 <__retarget_lock_acquire_recursive>
 800a9fa:	89ab      	ldrh	r3, [r5, #12]
 800a9fc:	071b      	lsls	r3, r3, #28
 800a9fe:	d501      	bpl.n	800aa04 <_vfiprintf_r+0x34>
 800aa00:	692b      	ldr	r3, [r5, #16]
 800aa02:	b99b      	cbnz	r3, 800aa2c <_vfiprintf_r+0x5c>
 800aa04:	4629      	mov	r1, r5
 800aa06:	4630      	mov	r0, r6
 800aa08:	f7fd fbf4 	bl	80081f4 <__swsetup_r>
 800aa0c:	b170      	cbz	r0, 800aa2c <_vfiprintf_r+0x5c>
 800aa0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa10:	07dc      	lsls	r4, r3, #31
 800aa12:	d504      	bpl.n	800aa1e <_vfiprintf_r+0x4e>
 800aa14:	f04f 30ff 	mov.w	r0, #4294967295
 800aa18:	b01d      	add	sp, #116	; 0x74
 800aa1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa1e:	89ab      	ldrh	r3, [r5, #12]
 800aa20:	0598      	lsls	r0, r3, #22
 800aa22:	d4f7      	bmi.n	800aa14 <_vfiprintf_r+0x44>
 800aa24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa26:	f7fd fccc 	bl	80083c2 <__retarget_lock_release_recursive>
 800aa2a:	e7f3      	b.n	800aa14 <_vfiprintf_r+0x44>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa30:	2320      	movs	r3, #32
 800aa32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa36:	2330      	movs	r3, #48	; 0x30
 800aa38:	f04f 0901 	mov.w	r9, #1
 800aa3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa40:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800abf0 <_vfiprintf_r+0x220>
 800aa44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa48:	4623      	mov	r3, r4
 800aa4a:	469a      	mov	sl, r3
 800aa4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa50:	b10a      	cbz	r2, 800aa56 <_vfiprintf_r+0x86>
 800aa52:	2a25      	cmp	r2, #37	; 0x25
 800aa54:	d1f9      	bne.n	800aa4a <_vfiprintf_r+0x7a>
 800aa56:	ebba 0b04 	subs.w	fp, sl, r4
 800aa5a:	d00b      	beq.n	800aa74 <_vfiprintf_r+0xa4>
 800aa5c:	465b      	mov	r3, fp
 800aa5e:	4622      	mov	r2, r4
 800aa60:	4629      	mov	r1, r5
 800aa62:	4630      	mov	r0, r6
 800aa64:	f7ff ffa2 	bl	800a9ac <__sfputs_r>
 800aa68:	3001      	adds	r0, #1
 800aa6a:	f000 80a9 	beq.w	800abc0 <_vfiprintf_r+0x1f0>
 800aa6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa70:	445a      	add	r2, fp
 800aa72:	9209      	str	r2, [sp, #36]	; 0x24
 800aa74:	f89a 3000 	ldrb.w	r3, [sl]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	f000 80a1 	beq.w	800abc0 <_vfiprintf_r+0x1f0>
 800aa7e:	2300      	movs	r3, #0
 800aa80:	f04f 32ff 	mov.w	r2, #4294967295
 800aa84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa88:	f10a 0a01 	add.w	sl, sl, #1
 800aa8c:	9304      	str	r3, [sp, #16]
 800aa8e:	9307      	str	r3, [sp, #28]
 800aa90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa94:	931a      	str	r3, [sp, #104]	; 0x68
 800aa96:	4654      	mov	r4, sl
 800aa98:	2205      	movs	r2, #5
 800aa9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa9e:	4854      	ldr	r0, [pc, #336]	; (800abf0 <_vfiprintf_r+0x220>)
 800aaa0:	f7fd fc98 	bl	80083d4 <memchr>
 800aaa4:	9a04      	ldr	r2, [sp, #16]
 800aaa6:	b9d8      	cbnz	r0, 800aae0 <_vfiprintf_r+0x110>
 800aaa8:	06d1      	lsls	r1, r2, #27
 800aaaa:	bf44      	itt	mi
 800aaac:	2320      	movmi	r3, #32
 800aaae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aab2:	0713      	lsls	r3, r2, #28
 800aab4:	bf44      	itt	mi
 800aab6:	232b      	movmi	r3, #43	; 0x2b
 800aab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aabc:	f89a 3000 	ldrb.w	r3, [sl]
 800aac0:	2b2a      	cmp	r3, #42	; 0x2a
 800aac2:	d015      	beq.n	800aaf0 <_vfiprintf_r+0x120>
 800aac4:	4654      	mov	r4, sl
 800aac6:	2000      	movs	r0, #0
 800aac8:	f04f 0c0a 	mov.w	ip, #10
 800aacc:	9a07      	ldr	r2, [sp, #28]
 800aace:	4621      	mov	r1, r4
 800aad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aad4:	3b30      	subs	r3, #48	; 0x30
 800aad6:	2b09      	cmp	r3, #9
 800aad8:	d94d      	bls.n	800ab76 <_vfiprintf_r+0x1a6>
 800aada:	b1b0      	cbz	r0, 800ab0a <_vfiprintf_r+0x13a>
 800aadc:	9207      	str	r2, [sp, #28]
 800aade:	e014      	b.n	800ab0a <_vfiprintf_r+0x13a>
 800aae0:	eba0 0308 	sub.w	r3, r0, r8
 800aae4:	fa09 f303 	lsl.w	r3, r9, r3
 800aae8:	4313      	orrs	r3, r2
 800aaea:	46a2      	mov	sl, r4
 800aaec:	9304      	str	r3, [sp, #16]
 800aaee:	e7d2      	b.n	800aa96 <_vfiprintf_r+0xc6>
 800aaf0:	9b03      	ldr	r3, [sp, #12]
 800aaf2:	1d19      	adds	r1, r3, #4
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	9103      	str	r1, [sp, #12]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	bfbb      	ittet	lt
 800aafc:	425b      	neglt	r3, r3
 800aafe:	f042 0202 	orrlt.w	r2, r2, #2
 800ab02:	9307      	strge	r3, [sp, #28]
 800ab04:	9307      	strlt	r3, [sp, #28]
 800ab06:	bfb8      	it	lt
 800ab08:	9204      	strlt	r2, [sp, #16]
 800ab0a:	7823      	ldrb	r3, [r4, #0]
 800ab0c:	2b2e      	cmp	r3, #46	; 0x2e
 800ab0e:	d10c      	bne.n	800ab2a <_vfiprintf_r+0x15a>
 800ab10:	7863      	ldrb	r3, [r4, #1]
 800ab12:	2b2a      	cmp	r3, #42	; 0x2a
 800ab14:	d134      	bne.n	800ab80 <_vfiprintf_r+0x1b0>
 800ab16:	9b03      	ldr	r3, [sp, #12]
 800ab18:	3402      	adds	r4, #2
 800ab1a:	1d1a      	adds	r2, r3, #4
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	9203      	str	r2, [sp, #12]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	bfb8      	it	lt
 800ab24:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab28:	9305      	str	r3, [sp, #20]
 800ab2a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800abf4 <_vfiprintf_r+0x224>
 800ab2e:	2203      	movs	r2, #3
 800ab30:	4650      	mov	r0, sl
 800ab32:	7821      	ldrb	r1, [r4, #0]
 800ab34:	f7fd fc4e 	bl	80083d4 <memchr>
 800ab38:	b138      	cbz	r0, 800ab4a <_vfiprintf_r+0x17a>
 800ab3a:	2240      	movs	r2, #64	; 0x40
 800ab3c:	9b04      	ldr	r3, [sp, #16]
 800ab3e:	eba0 000a 	sub.w	r0, r0, sl
 800ab42:	4082      	lsls	r2, r0
 800ab44:	4313      	orrs	r3, r2
 800ab46:	3401      	adds	r4, #1
 800ab48:	9304      	str	r3, [sp, #16]
 800ab4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab4e:	2206      	movs	r2, #6
 800ab50:	4829      	ldr	r0, [pc, #164]	; (800abf8 <_vfiprintf_r+0x228>)
 800ab52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab56:	f7fd fc3d 	bl	80083d4 <memchr>
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d03f      	beq.n	800abde <_vfiprintf_r+0x20e>
 800ab5e:	4b27      	ldr	r3, [pc, #156]	; (800abfc <_vfiprintf_r+0x22c>)
 800ab60:	bb1b      	cbnz	r3, 800abaa <_vfiprintf_r+0x1da>
 800ab62:	9b03      	ldr	r3, [sp, #12]
 800ab64:	3307      	adds	r3, #7
 800ab66:	f023 0307 	bic.w	r3, r3, #7
 800ab6a:	3308      	adds	r3, #8
 800ab6c:	9303      	str	r3, [sp, #12]
 800ab6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab70:	443b      	add	r3, r7
 800ab72:	9309      	str	r3, [sp, #36]	; 0x24
 800ab74:	e768      	b.n	800aa48 <_vfiprintf_r+0x78>
 800ab76:	460c      	mov	r4, r1
 800ab78:	2001      	movs	r0, #1
 800ab7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab7e:	e7a6      	b.n	800aace <_vfiprintf_r+0xfe>
 800ab80:	2300      	movs	r3, #0
 800ab82:	f04f 0c0a 	mov.w	ip, #10
 800ab86:	4619      	mov	r1, r3
 800ab88:	3401      	adds	r4, #1
 800ab8a:	9305      	str	r3, [sp, #20]
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab92:	3a30      	subs	r2, #48	; 0x30
 800ab94:	2a09      	cmp	r2, #9
 800ab96:	d903      	bls.n	800aba0 <_vfiprintf_r+0x1d0>
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d0c6      	beq.n	800ab2a <_vfiprintf_r+0x15a>
 800ab9c:	9105      	str	r1, [sp, #20]
 800ab9e:	e7c4      	b.n	800ab2a <_vfiprintf_r+0x15a>
 800aba0:	4604      	mov	r4, r0
 800aba2:	2301      	movs	r3, #1
 800aba4:	fb0c 2101 	mla	r1, ip, r1, r2
 800aba8:	e7f0      	b.n	800ab8c <_vfiprintf_r+0x1bc>
 800abaa:	ab03      	add	r3, sp, #12
 800abac:	9300      	str	r3, [sp, #0]
 800abae:	462a      	mov	r2, r5
 800abb0:	4630      	mov	r0, r6
 800abb2:	4b13      	ldr	r3, [pc, #76]	; (800ac00 <_vfiprintf_r+0x230>)
 800abb4:	a904      	add	r1, sp, #16
 800abb6:	f7fc fd9b 	bl	80076f0 <_printf_float>
 800abba:	4607      	mov	r7, r0
 800abbc:	1c78      	adds	r0, r7, #1
 800abbe:	d1d6      	bne.n	800ab6e <_vfiprintf_r+0x19e>
 800abc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abc2:	07d9      	lsls	r1, r3, #31
 800abc4:	d405      	bmi.n	800abd2 <_vfiprintf_r+0x202>
 800abc6:	89ab      	ldrh	r3, [r5, #12]
 800abc8:	059a      	lsls	r2, r3, #22
 800abca:	d402      	bmi.n	800abd2 <_vfiprintf_r+0x202>
 800abcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abce:	f7fd fbf8 	bl	80083c2 <__retarget_lock_release_recursive>
 800abd2:	89ab      	ldrh	r3, [r5, #12]
 800abd4:	065b      	lsls	r3, r3, #25
 800abd6:	f53f af1d 	bmi.w	800aa14 <_vfiprintf_r+0x44>
 800abda:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abdc:	e71c      	b.n	800aa18 <_vfiprintf_r+0x48>
 800abde:	ab03      	add	r3, sp, #12
 800abe0:	9300      	str	r3, [sp, #0]
 800abe2:	462a      	mov	r2, r5
 800abe4:	4630      	mov	r0, r6
 800abe6:	4b06      	ldr	r3, [pc, #24]	; (800ac00 <_vfiprintf_r+0x230>)
 800abe8:	a904      	add	r1, sp, #16
 800abea:	f7fd f821 	bl	8007c30 <_printf_i>
 800abee:	e7e4      	b.n	800abba <_vfiprintf_r+0x1ea>
 800abf0:	0800b76c 	.word	0x0800b76c
 800abf4:	0800b772 	.word	0x0800b772
 800abf8:	0800b776 	.word	0x0800b776
 800abfc:	080076f1 	.word	0x080076f1
 800ac00:	0800a9ad 	.word	0x0800a9ad

0800ac04 <_raise_r>:
 800ac04:	291f      	cmp	r1, #31
 800ac06:	b538      	push	{r3, r4, r5, lr}
 800ac08:	4604      	mov	r4, r0
 800ac0a:	460d      	mov	r5, r1
 800ac0c:	d904      	bls.n	800ac18 <_raise_r+0x14>
 800ac0e:	2316      	movs	r3, #22
 800ac10:	6003      	str	r3, [r0, #0]
 800ac12:	f04f 30ff 	mov.w	r0, #4294967295
 800ac16:	bd38      	pop	{r3, r4, r5, pc}
 800ac18:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ac1a:	b112      	cbz	r2, 800ac22 <_raise_r+0x1e>
 800ac1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac20:	b94b      	cbnz	r3, 800ac36 <_raise_r+0x32>
 800ac22:	4620      	mov	r0, r4
 800ac24:	f000 f830 	bl	800ac88 <_getpid_r>
 800ac28:	462a      	mov	r2, r5
 800ac2a:	4601      	mov	r1, r0
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac32:	f000 b817 	b.w	800ac64 <_kill_r>
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d00a      	beq.n	800ac50 <_raise_r+0x4c>
 800ac3a:	1c59      	adds	r1, r3, #1
 800ac3c:	d103      	bne.n	800ac46 <_raise_r+0x42>
 800ac3e:	2316      	movs	r3, #22
 800ac40:	6003      	str	r3, [r0, #0]
 800ac42:	2001      	movs	r0, #1
 800ac44:	e7e7      	b.n	800ac16 <_raise_r+0x12>
 800ac46:	2400      	movs	r4, #0
 800ac48:	4628      	mov	r0, r5
 800ac4a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ac4e:	4798      	blx	r3
 800ac50:	2000      	movs	r0, #0
 800ac52:	e7e0      	b.n	800ac16 <_raise_r+0x12>

0800ac54 <raise>:
 800ac54:	4b02      	ldr	r3, [pc, #8]	; (800ac60 <raise+0xc>)
 800ac56:	4601      	mov	r1, r0
 800ac58:	6818      	ldr	r0, [r3, #0]
 800ac5a:	f7ff bfd3 	b.w	800ac04 <_raise_r>
 800ac5e:	bf00      	nop
 800ac60:	200001d4 	.word	0x200001d4

0800ac64 <_kill_r>:
 800ac64:	b538      	push	{r3, r4, r5, lr}
 800ac66:	2300      	movs	r3, #0
 800ac68:	4d06      	ldr	r5, [pc, #24]	; (800ac84 <_kill_r+0x20>)
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	4608      	mov	r0, r1
 800ac6e:	4611      	mov	r1, r2
 800ac70:	602b      	str	r3, [r5, #0]
 800ac72:	f7f7 fcbf 	bl	80025f4 <_kill>
 800ac76:	1c43      	adds	r3, r0, #1
 800ac78:	d102      	bne.n	800ac80 <_kill_r+0x1c>
 800ac7a:	682b      	ldr	r3, [r5, #0]
 800ac7c:	b103      	cbz	r3, 800ac80 <_kill_r+0x1c>
 800ac7e:	6023      	str	r3, [r4, #0]
 800ac80:	bd38      	pop	{r3, r4, r5, pc}
 800ac82:	bf00      	nop
 800ac84:	20000b98 	.word	0x20000b98

0800ac88 <_getpid_r>:
 800ac88:	f7f7 bcb2 	b.w	80025f0 <_getpid>

0800ac8c <atan2>:
 800ac8c:	f000 b800 	b.w	800ac90 <__ieee754_atan2>

0800ac90 <__ieee754_atan2>:
 800ac90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac94:	4617      	mov	r7, r2
 800ac96:	4692      	mov	sl, r2
 800ac98:	4699      	mov	r9, r3
 800ac9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ac9e:	427b      	negs	r3, r7
 800aca0:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800ae20 <__ieee754_atan2+0x190>
 800aca4:	433b      	orrs	r3, r7
 800aca6:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800acaa:	4543      	cmp	r3, r8
 800acac:	4604      	mov	r4, r0
 800acae:	460d      	mov	r5, r1
 800acb0:	d809      	bhi.n	800acc6 <__ieee754_atan2+0x36>
 800acb2:	4246      	negs	r6, r0
 800acb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800acb8:	4306      	orrs	r6, r0
 800acba:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800acbe:	4546      	cmp	r6, r8
 800acc0:	468e      	mov	lr, r1
 800acc2:	4683      	mov	fp, r0
 800acc4:	d908      	bls.n	800acd8 <__ieee754_atan2+0x48>
 800acc6:	4652      	mov	r2, sl
 800acc8:	464b      	mov	r3, r9
 800acca:	4620      	mov	r0, r4
 800accc:	4629      	mov	r1, r5
 800acce:	f7f5 fa57 	bl	8000180 <__adddf3>
 800acd2:	4604      	mov	r4, r0
 800acd4:	460d      	mov	r5, r1
 800acd6:	e019      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800acd8:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 800acdc:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800ace0:	433e      	orrs	r6, r7
 800ace2:	d103      	bne.n	800acec <__ieee754_atan2+0x5c>
 800ace4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace8:	f000 b8a2 	b.w	800ae30 <atan>
 800acec:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800acf0:	f006 0602 	and.w	r6, r6, #2
 800acf4:	ea53 0b0b 	orrs.w	fp, r3, fp
 800acf8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800acfc:	d10a      	bne.n	800ad14 <__ieee754_atan2+0x84>
 800acfe:	2e02      	cmp	r6, #2
 800ad00:	d067      	beq.n	800add2 <__ieee754_atan2+0x142>
 800ad02:	2e03      	cmp	r6, #3
 800ad04:	d102      	bne.n	800ad0c <__ieee754_atan2+0x7c>
 800ad06:	a53a      	add	r5, pc, #232	; (adr r5, 800adf0 <__ieee754_atan2+0x160>)
 800ad08:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	4629      	mov	r1, r5
 800ad10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad14:	4317      	orrs	r7, r2
 800ad16:	d106      	bne.n	800ad26 <__ieee754_atan2+0x96>
 800ad18:	f1be 0f00 	cmp.w	lr, #0
 800ad1c:	da64      	bge.n	800ade8 <__ieee754_atan2+0x158>
 800ad1e:	a536      	add	r5, pc, #216	; (adr r5, 800adf8 <__ieee754_atan2+0x168>)
 800ad20:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ad24:	e7f2      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800ad26:	4542      	cmp	r2, r8
 800ad28:	d10f      	bne.n	800ad4a <__ieee754_atan2+0xba>
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	f106 36ff 	add.w	r6, r6, #4294967295
 800ad30:	d107      	bne.n	800ad42 <__ieee754_atan2+0xb2>
 800ad32:	2e02      	cmp	r6, #2
 800ad34:	d851      	bhi.n	800adda <__ieee754_atan2+0x14a>
 800ad36:	4b3b      	ldr	r3, [pc, #236]	; (800ae24 <__ieee754_atan2+0x194>)
 800ad38:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ad3c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ad40:	e7e4      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800ad42:	2e02      	cmp	r6, #2
 800ad44:	d84d      	bhi.n	800ade2 <__ieee754_atan2+0x152>
 800ad46:	4b38      	ldr	r3, [pc, #224]	; (800ae28 <__ieee754_atan2+0x198>)
 800ad48:	e7f6      	b.n	800ad38 <__ieee754_atan2+0xa8>
 800ad4a:	4543      	cmp	r3, r8
 800ad4c:	d0e4      	beq.n	800ad18 <__ieee754_atan2+0x88>
 800ad4e:	1a9b      	subs	r3, r3, r2
 800ad50:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800ad54:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ad58:	da21      	bge.n	800ad9e <__ieee754_atan2+0x10e>
 800ad5a:	f1b9 0f00 	cmp.w	r9, #0
 800ad5e:	da01      	bge.n	800ad64 <__ieee754_atan2+0xd4>
 800ad60:	323c      	adds	r2, #60	; 0x3c
 800ad62:	db20      	blt.n	800ada6 <__ieee754_atan2+0x116>
 800ad64:	4652      	mov	r2, sl
 800ad66:	464b      	mov	r3, r9
 800ad68:	4620      	mov	r0, r4
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	f7f5 fce8 	bl	8000740 <__aeabi_ddiv>
 800ad70:	f000 f9e8 	bl	800b144 <fabs>
 800ad74:	f000 f85c 	bl	800ae30 <atan>
 800ad78:	4604      	mov	r4, r0
 800ad7a:	460d      	mov	r5, r1
 800ad7c:	2e01      	cmp	r6, #1
 800ad7e:	d015      	beq.n	800adac <__ieee754_atan2+0x11c>
 800ad80:	2e02      	cmp	r6, #2
 800ad82:	d017      	beq.n	800adb4 <__ieee754_atan2+0x124>
 800ad84:	2e00      	cmp	r6, #0
 800ad86:	d0c1      	beq.n	800ad0c <__ieee754_atan2+0x7c>
 800ad88:	a31d      	add	r3, pc, #116	; (adr r3, 800ae00 <__ieee754_atan2+0x170>)
 800ad8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8e:	4620      	mov	r0, r4
 800ad90:	4629      	mov	r1, r5
 800ad92:	f7f5 f9f3 	bl	800017c <__aeabi_dsub>
 800ad96:	a31c      	add	r3, pc, #112	; (adr r3, 800ae08 <__ieee754_atan2+0x178>)
 800ad98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9c:	e016      	b.n	800adcc <__ieee754_atan2+0x13c>
 800ad9e:	a51c      	add	r5, pc, #112	; (adr r5, 800ae10 <__ieee754_atan2+0x180>)
 800ada0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ada4:	e7ea      	b.n	800ad7c <__ieee754_atan2+0xec>
 800ada6:	2400      	movs	r4, #0
 800ada8:	2500      	movs	r5, #0
 800adaa:	e7e7      	b.n	800ad7c <__ieee754_atan2+0xec>
 800adac:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800adb0:	461d      	mov	r5, r3
 800adb2:	e7ab      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800adb4:	a312      	add	r3, pc, #72	; (adr r3, 800ae00 <__ieee754_atan2+0x170>)
 800adb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adba:	4620      	mov	r0, r4
 800adbc:	4629      	mov	r1, r5
 800adbe:	f7f5 f9dd 	bl	800017c <__aeabi_dsub>
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	a110      	add	r1, pc, #64	; (adr r1, 800ae08 <__ieee754_atan2+0x178>)
 800adc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adcc:	f7f5 f9d6 	bl	800017c <__aeabi_dsub>
 800add0:	e77f      	b.n	800acd2 <__ieee754_atan2+0x42>
 800add2:	a50d      	add	r5, pc, #52	; (adr r5, 800ae08 <__ieee754_atan2+0x178>)
 800add4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800add8:	e798      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800adda:	a50f      	add	r5, pc, #60	; (adr r5, 800ae18 <__ieee754_atan2+0x188>)
 800addc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ade0:	e794      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800ade2:	2400      	movs	r4, #0
 800ade4:	2500      	movs	r5, #0
 800ade6:	e791      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800ade8:	a509      	add	r5, pc, #36	; (adr r5, 800ae10 <__ieee754_atan2+0x180>)
 800adea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800adee:	e78d      	b.n	800ad0c <__ieee754_atan2+0x7c>
 800adf0:	54442d18 	.word	0x54442d18
 800adf4:	c00921fb 	.word	0xc00921fb
 800adf8:	54442d18 	.word	0x54442d18
 800adfc:	bff921fb 	.word	0xbff921fb
 800ae00:	33145c07 	.word	0x33145c07
 800ae04:	3ca1a626 	.word	0x3ca1a626
 800ae08:	54442d18 	.word	0x54442d18
 800ae0c:	400921fb 	.word	0x400921fb
 800ae10:	54442d18 	.word	0x54442d18
 800ae14:	3ff921fb 	.word	0x3ff921fb
 800ae18:	54442d18 	.word	0x54442d18
 800ae1c:	3fe921fb 	.word	0x3fe921fb
 800ae20:	7ff00000 	.word	0x7ff00000
 800ae24:	0800b7c0 	.word	0x0800b7c0
 800ae28:	0800b7d8 	.word	0x0800b7d8
 800ae2c:	00000000 	.word	0x00000000

0800ae30 <atan>:
 800ae30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae34:	4bb6      	ldr	r3, [pc, #728]	; (800b110 <atan+0x2e0>)
 800ae36:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ae3a:	429e      	cmp	r6, r3
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	460d      	mov	r5, r1
 800ae40:	468b      	mov	fp, r1
 800ae42:	dd17      	ble.n	800ae74 <atan+0x44>
 800ae44:	4bb3      	ldr	r3, [pc, #716]	; (800b114 <atan+0x2e4>)
 800ae46:	429e      	cmp	r6, r3
 800ae48:	dc01      	bgt.n	800ae4e <atan+0x1e>
 800ae4a:	d109      	bne.n	800ae60 <atan+0x30>
 800ae4c:	b140      	cbz	r0, 800ae60 <atan+0x30>
 800ae4e:	4622      	mov	r2, r4
 800ae50:	462b      	mov	r3, r5
 800ae52:	4620      	mov	r0, r4
 800ae54:	4629      	mov	r1, r5
 800ae56:	f7f5 f993 	bl	8000180 <__adddf3>
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	e005      	b.n	800ae6c <atan+0x3c>
 800ae60:	f1bb 0f00 	cmp.w	fp, #0
 800ae64:	4cac      	ldr	r4, [pc, #688]	; (800b118 <atan+0x2e8>)
 800ae66:	f300 8121 	bgt.w	800b0ac <atan+0x27c>
 800ae6a:	4dac      	ldr	r5, [pc, #688]	; (800b11c <atan+0x2ec>)
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	4629      	mov	r1, r5
 800ae70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae74:	4baa      	ldr	r3, [pc, #680]	; (800b120 <atan+0x2f0>)
 800ae76:	429e      	cmp	r6, r3
 800ae78:	dc11      	bgt.n	800ae9e <atan+0x6e>
 800ae7a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ae7e:	429e      	cmp	r6, r3
 800ae80:	dc0a      	bgt.n	800ae98 <atan+0x68>
 800ae82:	a38b      	add	r3, pc, #556	; (adr r3, 800b0b0 <atan+0x280>)
 800ae84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae88:	f7f5 f97a 	bl	8000180 <__adddf3>
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	4ba5      	ldr	r3, [pc, #660]	; (800b124 <atan+0x2f4>)
 800ae90:	f7f5 fdbc 	bl	8000a0c <__aeabi_dcmpgt>
 800ae94:	2800      	cmp	r0, #0
 800ae96:	d1e9      	bne.n	800ae6c <atan+0x3c>
 800ae98:	f04f 3aff 	mov.w	sl, #4294967295
 800ae9c:	e027      	b.n	800aeee <atan+0xbe>
 800ae9e:	f000 f951 	bl	800b144 <fabs>
 800aea2:	4ba1      	ldr	r3, [pc, #644]	; (800b128 <atan+0x2f8>)
 800aea4:	4604      	mov	r4, r0
 800aea6:	429e      	cmp	r6, r3
 800aea8:	460d      	mov	r5, r1
 800aeaa:	f300 80b8 	bgt.w	800b01e <atan+0x1ee>
 800aeae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800aeb2:	429e      	cmp	r6, r3
 800aeb4:	f300 809c 	bgt.w	800aff0 <atan+0x1c0>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	460b      	mov	r3, r1
 800aebc:	f7f5 f960 	bl	8000180 <__adddf3>
 800aec0:	2200      	movs	r2, #0
 800aec2:	4b98      	ldr	r3, [pc, #608]	; (800b124 <atan+0x2f4>)
 800aec4:	f7f5 f95a 	bl	800017c <__aeabi_dsub>
 800aec8:	2200      	movs	r2, #0
 800aeca:	4606      	mov	r6, r0
 800aecc:	460f      	mov	r7, r1
 800aece:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aed2:	4620      	mov	r0, r4
 800aed4:	4629      	mov	r1, r5
 800aed6:	f7f5 f953 	bl	8000180 <__adddf3>
 800aeda:	4602      	mov	r2, r0
 800aedc:	460b      	mov	r3, r1
 800aede:	4630      	mov	r0, r6
 800aee0:	4639      	mov	r1, r7
 800aee2:	f7f5 fc2d 	bl	8000740 <__aeabi_ddiv>
 800aee6:	f04f 0a00 	mov.w	sl, #0
 800aeea:	4604      	mov	r4, r0
 800aeec:	460d      	mov	r5, r1
 800aeee:	4622      	mov	r2, r4
 800aef0:	462b      	mov	r3, r5
 800aef2:	4620      	mov	r0, r4
 800aef4:	4629      	mov	r1, r5
 800aef6:	f7f5 faf9 	bl	80004ec <__aeabi_dmul>
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	4680      	mov	r8, r0
 800af00:	4689      	mov	r9, r1
 800af02:	f7f5 faf3 	bl	80004ec <__aeabi_dmul>
 800af06:	a36c      	add	r3, pc, #432	; (adr r3, 800b0b8 <atan+0x288>)
 800af08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af0c:	4606      	mov	r6, r0
 800af0e:	460f      	mov	r7, r1
 800af10:	f7f5 faec 	bl	80004ec <__aeabi_dmul>
 800af14:	a36a      	add	r3, pc, #424	; (adr r3, 800b0c0 <atan+0x290>)
 800af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1a:	f7f5 f931 	bl	8000180 <__adddf3>
 800af1e:	4632      	mov	r2, r6
 800af20:	463b      	mov	r3, r7
 800af22:	f7f5 fae3 	bl	80004ec <__aeabi_dmul>
 800af26:	a368      	add	r3, pc, #416	; (adr r3, 800b0c8 <atan+0x298>)
 800af28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2c:	f7f5 f928 	bl	8000180 <__adddf3>
 800af30:	4632      	mov	r2, r6
 800af32:	463b      	mov	r3, r7
 800af34:	f7f5 fada 	bl	80004ec <__aeabi_dmul>
 800af38:	a365      	add	r3, pc, #404	; (adr r3, 800b0d0 <atan+0x2a0>)
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	f7f5 f91f 	bl	8000180 <__adddf3>
 800af42:	4632      	mov	r2, r6
 800af44:	463b      	mov	r3, r7
 800af46:	f7f5 fad1 	bl	80004ec <__aeabi_dmul>
 800af4a:	a363      	add	r3, pc, #396	; (adr r3, 800b0d8 <atan+0x2a8>)
 800af4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af50:	f7f5 f916 	bl	8000180 <__adddf3>
 800af54:	4632      	mov	r2, r6
 800af56:	463b      	mov	r3, r7
 800af58:	f7f5 fac8 	bl	80004ec <__aeabi_dmul>
 800af5c:	a360      	add	r3, pc, #384	; (adr r3, 800b0e0 <atan+0x2b0>)
 800af5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af62:	f7f5 f90d 	bl	8000180 <__adddf3>
 800af66:	4642      	mov	r2, r8
 800af68:	464b      	mov	r3, r9
 800af6a:	f7f5 fabf 	bl	80004ec <__aeabi_dmul>
 800af6e:	a35e      	add	r3, pc, #376	; (adr r3, 800b0e8 <atan+0x2b8>)
 800af70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af74:	4680      	mov	r8, r0
 800af76:	4689      	mov	r9, r1
 800af78:	4630      	mov	r0, r6
 800af7a:	4639      	mov	r1, r7
 800af7c:	f7f5 fab6 	bl	80004ec <__aeabi_dmul>
 800af80:	a35b      	add	r3, pc, #364	; (adr r3, 800b0f0 <atan+0x2c0>)
 800af82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af86:	f7f5 f8f9 	bl	800017c <__aeabi_dsub>
 800af8a:	4632      	mov	r2, r6
 800af8c:	463b      	mov	r3, r7
 800af8e:	f7f5 faad 	bl	80004ec <__aeabi_dmul>
 800af92:	a359      	add	r3, pc, #356	; (adr r3, 800b0f8 <atan+0x2c8>)
 800af94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af98:	f7f5 f8f0 	bl	800017c <__aeabi_dsub>
 800af9c:	4632      	mov	r2, r6
 800af9e:	463b      	mov	r3, r7
 800afa0:	f7f5 faa4 	bl	80004ec <__aeabi_dmul>
 800afa4:	a356      	add	r3, pc, #344	; (adr r3, 800b100 <atan+0x2d0>)
 800afa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afaa:	f7f5 f8e7 	bl	800017c <__aeabi_dsub>
 800afae:	4632      	mov	r2, r6
 800afb0:	463b      	mov	r3, r7
 800afb2:	f7f5 fa9b 	bl	80004ec <__aeabi_dmul>
 800afb6:	a354      	add	r3, pc, #336	; (adr r3, 800b108 <atan+0x2d8>)
 800afb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afbc:	f7f5 f8de 	bl	800017c <__aeabi_dsub>
 800afc0:	4632      	mov	r2, r6
 800afc2:	463b      	mov	r3, r7
 800afc4:	f7f5 fa92 	bl	80004ec <__aeabi_dmul>
 800afc8:	4602      	mov	r2, r0
 800afca:	460b      	mov	r3, r1
 800afcc:	4640      	mov	r0, r8
 800afce:	4649      	mov	r1, r9
 800afd0:	f7f5 f8d6 	bl	8000180 <__adddf3>
 800afd4:	4622      	mov	r2, r4
 800afd6:	462b      	mov	r3, r5
 800afd8:	f7f5 fa88 	bl	80004ec <__aeabi_dmul>
 800afdc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800afe0:	4602      	mov	r2, r0
 800afe2:	460b      	mov	r3, r1
 800afe4:	d144      	bne.n	800b070 <atan+0x240>
 800afe6:	4620      	mov	r0, r4
 800afe8:	4629      	mov	r1, r5
 800afea:	f7f5 f8c7 	bl	800017c <__aeabi_dsub>
 800afee:	e734      	b.n	800ae5a <atan+0x2a>
 800aff0:	2200      	movs	r2, #0
 800aff2:	4b4c      	ldr	r3, [pc, #304]	; (800b124 <atan+0x2f4>)
 800aff4:	f7f5 f8c2 	bl	800017c <__aeabi_dsub>
 800aff8:	2200      	movs	r2, #0
 800affa:	4606      	mov	r6, r0
 800affc:	460f      	mov	r7, r1
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	4b48      	ldr	r3, [pc, #288]	; (800b124 <atan+0x2f4>)
 800b004:	f7f5 f8bc 	bl	8000180 <__adddf3>
 800b008:	4602      	mov	r2, r0
 800b00a:	460b      	mov	r3, r1
 800b00c:	4630      	mov	r0, r6
 800b00e:	4639      	mov	r1, r7
 800b010:	f7f5 fb96 	bl	8000740 <__aeabi_ddiv>
 800b014:	f04f 0a01 	mov.w	sl, #1
 800b018:	4604      	mov	r4, r0
 800b01a:	460d      	mov	r5, r1
 800b01c:	e767      	b.n	800aeee <atan+0xbe>
 800b01e:	4b43      	ldr	r3, [pc, #268]	; (800b12c <atan+0x2fc>)
 800b020:	429e      	cmp	r6, r3
 800b022:	da1a      	bge.n	800b05a <atan+0x22a>
 800b024:	2200      	movs	r2, #0
 800b026:	4b42      	ldr	r3, [pc, #264]	; (800b130 <atan+0x300>)
 800b028:	f7f5 f8a8 	bl	800017c <__aeabi_dsub>
 800b02c:	2200      	movs	r2, #0
 800b02e:	4606      	mov	r6, r0
 800b030:	460f      	mov	r7, r1
 800b032:	4620      	mov	r0, r4
 800b034:	4629      	mov	r1, r5
 800b036:	4b3e      	ldr	r3, [pc, #248]	; (800b130 <atan+0x300>)
 800b038:	f7f5 fa58 	bl	80004ec <__aeabi_dmul>
 800b03c:	2200      	movs	r2, #0
 800b03e:	4b39      	ldr	r3, [pc, #228]	; (800b124 <atan+0x2f4>)
 800b040:	f7f5 f89e 	bl	8000180 <__adddf3>
 800b044:	4602      	mov	r2, r0
 800b046:	460b      	mov	r3, r1
 800b048:	4630      	mov	r0, r6
 800b04a:	4639      	mov	r1, r7
 800b04c:	f7f5 fb78 	bl	8000740 <__aeabi_ddiv>
 800b050:	f04f 0a02 	mov.w	sl, #2
 800b054:	4604      	mov	r4, r0
 800b056:	460d      	mov	r5, r1
 800b058:	e749      	b.n	800aeee <atan+0xbe>
 800b05a:	4602      	mov	r2, r0
 800b05c:	460b      	mov	r3, r1
 800b05e:	2000      	movs	r0, #0
 800b060:	4934      	ldr	r1, [pc, #208]	; (800b134 <atan+0x304>)
 800b062:	f7f5 fb6d 	bl	8000740 <__aeabi_ddiv>
 800b066:	f04f 0a03 	mov.w	sl, #3
 800b06a:	4604      	mov	r4, r0
 800b06c:	460d      	mov	r5, r1
 800b06e:	e73e      	b.n	800aeee <atan+0xbe>
 800b070:	4b31      	ldr	r3, [pc, #196]	; (800b138 <atan+0x308>)
 800b072:	4e32      	ldr	r6, [pc, #200]	; (800b13c <atan+0x30c>)
 800b074:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07c:	f7f5 f87e 	bl	800017c <__aeabi_dsub>
 800b080:	4622      	mov	r2, r4
 800b082:	462b      	mov	r3, r5
 800b084:	f7f5 f87a 	bl	800017c <__aeabi_dsub>
 800b088:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b094:	f7f5 f872 	bl	800017c <__aeabi_dsub>
 800b098:	f1bb 0f00 	cmp.w	fp, #0
 800b09c:	4604      	mov	r4, r0
 800b09e:	460d      	mov	r5, r1
 800b0a0:	f6bf aee4 	bge.w	800ae6c <atan+0x3c>
 800b0a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b0a8:	461d      	mov	r5, r3
 800b0aa:	e6df      	b.n	800ae6c <atan+0x3c>
 800b0ac:	4d24      	ldr	r5, [pc, #144]	; (800b140 <atan+0x310>)
 800b0ae:	e6dd      	b.n	800ae6c <atan+0x3c>
 800b0b0:	8800759c 	.word	0x8800759c
 800b0b4:	7e37e43c 	.word	0x7e37e43c
 800b0b8:	e322da11 	.word	0xe322da11
 800b0bc:	3f90ad3a 	.word	0x3f90ad3a
 800b0c0:	24760deb 	.word	0x24760deb
 800b0c4:	3fa97b4b 	.word	0x3fa97b4b
 800b0c8:	a0d03d51 	.word	0xa0d03d51
 800b0cc:	3fb10d66 	.word	0x3fb10d66
 800b0d0:	c54c206e 	.word	0xc54c206e
 800b0d4:	3fb745cd 	.word	0x3fb745cd
 800b0d8:	920083ff 	.word	0x920083ff
 800b0dc:	3fc24924 	.word	0x3fc24924
 800b0e0:	5555550d 	.word	0x5555550d
 800b0e4:	3fd55555 	.word	0x3fd55555
 800b0e8:	2c6a6c2f 	.word	0x2c6a6c2f
 800b0ec:	bfa2b444 	.word	0xbfa2b444
 800b0f0:	52defd9a 	.word	0x52defd9a
 800b0f4:	3fadde2d 	.word	0x3fadde2d
 800b0f8:	af749a6d 	.word	0xaf749a6d
 800b0fc:	3fb3b0f2 	.word	0x3fb3b0f2
 800b100:	fe231671 	.word	0xfe231671
 800b104:	3fbc71c6 	.word	0x3fbc71c6
 800b108:	9998ebc4 	.word	0x9998ebc4
 800b10c:	3fc99999 	.word	0x3fc99999
 800b110:	440fffff 	.word	0x440fffff
 800b114:	7ff00000 	.word	0x7ff00000
 800b118:	54442d18 	.word	0x54442d18
 800b11c:	bff921fb 	.word	0xbff921fb
 800b120:	3fdbffff 	.word	0x3fdbffff
 800b124:	3ff00000 	.word	0x3ff00000
 800b128:	3ff2ffff 	.word	0x3ff2ffff
 800b12c:	40038000 	.word	0x40038000
 800b130:	3ff80000 	.word	0x3ff80000
 800b134:	bff00000 	.word	0xbff00000
 800b138:	0800b810 	.word	0x0800b810
 800b13c:	0800b7f0 	.word	0x0800b7f0
 800b140:	3ff921fb 	.word	0x3ff921fb

0800b144 <fabs>:
 800b144:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b148:	4619      	mov	r1, r3
 800b14a:	4770      	bx	lr

0800b14c <_init>:
 800b14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b14e:	bf00      	nop
 800b150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b152:	bc08      	pop	{r3}
 800b154:	469e      	mov	lr, r3
 800b156:	4770      	bx	lr

0800b158 <_fini>:
 800b158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b15a:	bf00      	nop
 800b15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b15e:	bc08      	pop	{r3}
 800b160:	469e      	mov	lr, r3
 800b162:	4770      	bx	lr
