Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jan 03 12:47:45 2017
| Host         : LAPTOP-EVC94IFD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_debounce_top_control_sets_placed.rpt
| Design       : display_debounce_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    11 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              23 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 |                         |                6 |              8 |
|  clk_IBUF_BUFG | debounce_up/E[0]                |                         |                5 |             14 |
|  clk_IBUF_BUFG | debounce_up/sel                 | debounce_up/count_reset |                5 |             20 |
|  clk_IBUF_BUFG | debounce_dn/count[0]_i_2__0_n_0 | debounce_dn/count_reset |                5 |             20 |
|  clk_IBUF_BUFG |                                 | CPU_RESET_IBUF          |                5 |             23 |
+----------------+---------------------------------+-------------------------+------------------+----------------+


