// Seed: 1004625413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_7 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd20
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_6,
      id_1,
      id_5
  );
  output wire _id_3;
  input wire id_2;
  input wire id_1;
  logic [id_3  ==  -1 'b0 : -1  +  1] id_7 = {1'd0, 1};
endmodule
