
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402298 <.init>:
  402298:	stp	x29, x30, [sp, #-16]!
  40229c:	mov	x29, sp
  4022a0:	bl	4029d0 <ferror@plt+0x60>
  4022a4:	ldp	x29, x30, [sp], #16
  4022a8:	ret

Disassembly of section .plt:

00000000004022b0 <memcpy@plt-0x20>:
  4022b0:	stp	x16, x30, [sp, #-16]!
  4022b4:	adrp	x16, 419000 <ferror@plt+0x16690>
  4022b8:	ldr	x17, [x16, #4088]
  4022bc:	add	x16, x16, #0xff8
  4022c0:	br	x17
  4022c4:	nop
  4022c8:	nop
  4022cc:	nop

00000000004022d0 <memcpy@plt>:
  4022d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022d4:	ldr	x17, [x16]
  4022d8:	add	x16, x16, #0x0
  4022dc:	br	x17

00000000004022e0 <scols_column_set_json_type@plt>:
  4022e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022e4:	ldr	x17, [x16, #8]
  4022e8:	add	x16, x16, #0x8
  4022ec:	br	x17

00000000004022f0 <_exit@plt>:
  4022f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022f4:	ldr	x17, [x16, #16]
  4022f8:	add	x16, x16, #0x10
  4022fc:	br	x17

0000000000402300 <strtoul@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402304:	ldr	x17, [x16, #24]
  402308:	add	x16, x16, #0x18
  40230c:	br	x17

0000000000402310 <strlen@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402314:	ldr	x17, [x16, #32]
  402318:	add	x16, x16, #0x20
  40231c:	br	x17

0000000000402320 <fputs@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402324:	ldr	x17, [x16, #40]
  402328:	add	x16, x16, #0x28
  40232c:	br	x17

0000000000402330 <mbstowcs@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402334:	ldr	x17, [x16, #48]
  402338:	add	x16, x16, #0x30
  40233c:	br	x17

0000000000402340 <exit@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402344:	ldr	x17, [x16, #56]
  402348:	add	x16, x16, #0x38
  40234c:	br	x17

0000000000402350 <dup@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402354:	ldr	x17, [x16, #64]
  402358:	add	x16, x16, #0x40
  40235c:	br	x17

0000000000402360 <scols_line_refer_data@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402364:	ldr	x17, [x16, #72]
  402368:	add	x16, x16, #0x48
  40236c:	br	x17

0000000000402370 <mnt_new_table_from_file@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402374:	ldr	x17, [x16, #80]
  402378:	add	x16, x16, #0x50
  40237c:	br	x17

0000000000402380 <getegid@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402384:	ldr	x17, [x16, #88]
  402388:	add	x16, x16, #0x58
  40238c:	br	x17

0000000000402390 <scols_table_set_name@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402394:	ldr	x17, [x16, #96]
  402398:	add	x16, x16, #0x60
  40239c:	br	x17

00000000004023a0 <strtod@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023a4:	ldr	x17, [x16, #104]
  4023a8:	add	x16, x16, #0x68
  4023ac:	br	x17

00000000004023b0 <geteuid@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023b4:	ldr	x17, [x16, #112]
  4023b8:	add	x16, x16, #0x70
  4023bc:	br	x17

00000000004023c0 <scols_table_enable_noheadings@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023c4:	ldr	x17, [x16, #120]
  4023c8:	add	x16, x16, #0x78
  4023cc:	br	x17

00000000004023d0 <scols_table_new_column@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023d4:	ldr	x17, [x16, #128]
  4023d8:	add	x16, x16, #0x80
  4023dc:	br	x17

00000000004023e0 <sprintf@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023e4:	ldr	x17, [x16, #136]
  4023e8:	add	x16, x16, #0x88
  4023ec:	br	x17

00000000004023f0 <getuid@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023f4:	ldr	x17, [x16, #144]
  4023f8:	add	x16, x16, #0x90
  4023fc:	br	x17

0000000000402400 <opendir@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402404:	ldr	x17, [x16, #152]
  402408:	add	x16, x16, #0x98
  40240c:	br	x17

0000000000402410 <__cxa_atexit@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402414:	ldr	x17, [x16, #160]
  402418:	add	x16, x16, #0xa0
  40241c:	br	x17

0000000000402420 <fputc@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402424:	ldr	x17, [x16, #168]
  402428:	add	x16, x16, #0xa8
  40242c:	br	x17

0000000000402430 <scols_table_enable_raw@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402434:	ldr	x17, [x16, #176]
  402438:	add	x16, x16, #0xb0
  40243c:	br	x17

0000000000402440 <asprintf@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402444:	ldr	x17, [x16, #184]
  402448:	add	x16, x16, #0xb8
  40244c:	br	x17

0000000000402450 <mnt_new_iter@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402454:	ldr	x17, [x16, #192]
  402458:	add	x16, x16, #0xc0
  40245c:	br	x17

0000000000402460 <snprintf@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402464:	ldr	x17, [x16, #200]
  402468:	add	x16, x16, #0xc8
  40246c:	br	x17

0000000000402470 <localeconv@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402474:	ldr	x17, [x16, #208]
  402478:	add	x16, x16, #0xd0
  40247c:	br	x17

0000000000402480 <fileno@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402484:	ldr	x17, [x16, #216]
  402488:	add	x16, x16, #0xd8
  40248c:	br	x17

0000000000402490 <scols_wrapnl_chunksize@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402494:	ldr	x17, [x16, #224]
  402498:	add	x16, x16, #0xe0
  40249c:	br	x17

00000000004024a0 <fclose@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024a4:	ldr	x17, [x16, #232]
  4024a8:	add	x16, x16, #0xe8
  4024ac:	br	x17

00000000004024b0 <getpid@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024b4:	ldr	x17, [x16, #240]
  4024b8:	add	x16, x16, #0xf0
  4024bc:	br	x17

00000000004024c0 <malloc@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024c4:	ldr	x17, [x16, #248]
  4024c8:	add	x16, x16, #0xf8
  4024cc:	br	x17

00000000004024d0 <open@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024d4:	ldr	x17, [x16, #256]
  4024d8:	add	x16, x16, #0x100
  4024dc:	br	x17

00000000004024e0 <wcswidth@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024e4:	ldr	x17, [x16, #264]
  4024e8:	add	x16, x16, #0x108
  4024ec:	br	x17

00000000004024f0 <__strtol_internal@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024f4:	ldr	x17, [x16, #272]
  4024f8:	add	x16, x16, #0x110
  4024fc:	br	x17

0000000000402500 <strncmp@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402504:	ldr	x17, [x16, #280]
  402508:	add	x16, x16, #0x118
  40250c:	br	x17

0000000000402510 <bindtextdomain@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402514:	ldr	x17, [x16, #288]
  402518:	add	x16, x16, #0x120
  40251c:	br	x17

0000000000402520 <__libc_start_main@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402524:	ldr	x17, [x16, #296]
  402528:	add	x16, x16, #0x128
  40252c:	br	x17

0000000000402530 <fgetc@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402534:	ldr	x17, [x16, #304]
  402538:	add	x16, x16, #0x130
  40253c:	br	x17

0000000000402540 <memset@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402544:	ldr	x17, [x16, #312]
  402548:	add	x16, x16, #0x138
  40254c:	br	x17

0000000000402550 <fdopen@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402554:	ldr	x17, [x16, #320]
  402558:	add	x16, x16, #0x140
  40255c:	br	x17

0000000000402560 <scols_new_table@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402564:	ldr	x17, [x16, #328]
  402568:	add	x16, x16, #0x148
  40256c:	br	x17

0000000000402570 <scols_wrapnl_nextchunk@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402574:	ldr	x17, [x16, #336]
  402578:	add	x16, x16, #0x150
  40257c:	br	x17

0000000000402580 <__strtoul_internal@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402584:	ldr	x17, [x16, #344]
  402588:	add	x16, x16, #0x158
  40258c:	br	x17

0000000000402590 <calloc@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402594:	ldr	x17, [x16, #352]
  402598:	add	x16, x16, #0x160
  40259c:	br	x17

00000000004025a0 <mnt_fs_get_target@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025a4:	ldr	x17, [x16, #360]
  4025a8:	add	x16, x16, #0x168
  4025ac:	br	x17

00000000004025b0 <mnt_fs_get_root@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025b4:	ldr	x17, [x16, #368]
  4025b8:	add	x16, x16, #0x170
  4025bc:	br	x17

00000000004025c0 <readdir@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025c4:	ldr	x17, [x16, #376]
  4025c8:	add	x16, x16, #0x178
  4025cc:	br	x17

00000000004025d0 <strdup@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025d4:	ldr	x17, [x16, #384]
  4025d8:	add	x16, x16, #0x180
  4025dc:	br	x17

00000000004025e0 <scols_table_new_line@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025e4:	ldr	x17, [x16, #392]
  4025e8:	add	x16, x16, #0x188
  4025ec:	br	x17

00000000004025f0 <closedir@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025f4:	ldr	x17, [x16, #400]
  4025f8:	add	x16, x16, #0x190
  4025fc:	br	x17

0000000000402600 <scols_unref_table@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402604:	ldr	x17, [x16, #408]
  402608:	add	x16, x16, #0x198
  40260c:	br	x17

0000000000402610 <close@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402614:	ldr	x17, [x16, #416]
  402618:	add	x16, x16, #0x1a0
  40261c:	br	x17

0000000000402620 <strrchr@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402624:	ldr	x17, [x16, #424]
  402628:	add	x16, x16, #0x1a8
  40262c:	br	x17

0000000000402630 <recv@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402634:	ldr	x17, [x16, #432]
  402638:	add	x16, x16, #0x1b0
  40263c:	br	x17

0000000000402640 <__gmon_start__@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402644:	ldr	x17, [x16, #440]
  402648:	add	x16, x16, #0x1b8
  40264c:	br	x17

0000000000402650 <abort@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402654:	ldr	x17, [x16, #448]
  402658:	add	x16, x16, #0x1c0
  40265c:	br	x17

0000000000402660 <textdomain@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402664:	ldr	x17, [x16, #456]
  402668:	add	x16, x16, #0x1c8
  40266c:	br	x17

0000000000402670 <getopt_long@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402674:	ldr	x17, [x16, #464]
  402678:	add	x16, x16, #0x1d0
  40267c:	br	x17

0000000000402680 <strcmp@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402684:	ldr	x17, [x16, #472]
  402688:	add	x16, x16, #0x1d8
  40268c:	br	x17

0000000000402690 <getpwuid@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402694:	ldr	x17, [x16, #480]
  402698:	add	x16, x16, #0x1e0
  40269c:	br	x17

00000000004026a0 <warn@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026a4:	ldr	x17, [x16, #488]
  4026a8:	add	x16, x16, #0x1e8
  4026ac:	br	x17

00000000004026b0 <__ctype_b_loc@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026b4:	ldr	x17, [x16, #496]
  4026b8:	add	x16, x16, #0x1f0
  4026bc:	br	x17

00000000004026c0 <strtol@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026c4:	ldr	x17, [x16, #504]
  4026c8:	add	x16, x16, #0x1f8
  4026cc:	br	x17

00000000004026d0 <mnt_free_iter@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026d4:	ldr	x17, [x16, #512]
  4026d8:	add	x16, x16, #0x200
  4026dc:	br	x17

00000000004026e0 <free@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026e4:	ldr	x17, [x16, #520]
  4026e8:	add	x16, x16, #0x208
  4026ec:	br	x17

00000000004026f0 <getgid@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026f4:	ldr	x17, [x16, #528]
  4026f8:	add	x16, x16, #0x210
  4026fc:	br	x17

0000000000402700 <mnt_table_find_next_fs@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402704:	ldr	x17, [x16, #536]
  402708:	add	x16, x16, #0x218
  40270c:	br	x17

0000000000402710 <scols_table_enable_json@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402714:	ldr	x17, [x16, #544]
  402718:	add	x16, x16, #0x220
  40271c:	br	x17

0000000000402720 <strncasecmp@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402724:	ldr	x17, [x16, #552]
  402728:	add	x16, x16, #0x228
  40272c:	br	x17

0000000000402730 <nanosleep@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402734:	ldr	x17, [x16, #560]
  402738:	add	x16, x16, #0x230
  40273c:	br	x17

0000000000402740 <vasprintf@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402744:	ldr	x17, [x16, #568]
  402748:	add	x16, x16, #0x238
  40274c:	br	x17

0000000000402750 <send@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402754:	ldr	x17, [x16, #576]
  402758:	add	x16, x16, #0x240
  40275c:	br	x17

0000000000402760 <strndup@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402764:	ldr	x17, [x16, #584]
  402768:	add	x16, x16, #0x248
  40276c:	br	x17

0000000000402770 <strspn@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402774:	ldr	x17, [x16, #592]
  402778:	add	x16, x16, #0x250
  40277c:	br	x17

0000000000402780 <strchr@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402784:	ldr	x17, [x16, #600]
  402788:	add	x16, x16, #0x258
  40278c:	br	x17

0000000000402790 <mnt_fs_match_fstype@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402794:	ldr	x17, [x16, #608]
  402798:	add	x16, x16, #0x260
  40279c:	br	x17

00000000004027a0 <socket@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027a4:	ldr	x17, [x16, #616]
  4027a8:	add	x16, x16, #0x268
  4027ac:	br	x17

00000000004027b0 <fflush@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027b4:	ldr	x17, [x16, #624]
  4027b8:	add	x16, x16, #0x270
  4027bc:	br	x17

00000000004027c0 <dirfd@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027c4:	ldr	x17, [x16, #632]
  4027c8:	add	x16, x16, #0x278
  4027cc:	br	x17

00000000004027d0 <scols_print_table@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027d4:	ldr	x17, [x16, #640]
  4027d8:	add	x16, x16, #0x280
  4027dc:	br	x17

00000000004027e0 <warnx@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027e4:	ldr	x17, [x16, #648]
  4027e8:	add	x16, x16, #0x288
  4027ec:	br	x17

00000000004027f0 <read@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027f4:	ldr	x17, [x16, #656]
  4027f8:	add	x16, x16, #0x290
  4027fc:	br	x17

0000000000402800 <scols_column_set_wrapfunc@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402804:	ldr	x17, [x16, #664]
  402808:	add	x16, x16, #0x298
  40280c:	br	x17

0000000000402810 <__fxstat@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402814:	ldr	x17, [x16, #672]
  402818:	add	x16, x16, #0x2a0
  40281c:	br	x17

0000000000402820 <strstr@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402824:	ldr	x17, [x16, #680]
  402828:	add	x16, x16, #0x2a8
  40282c:	br	x17

0000000000402830 <dcgettext@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402834:	ldr	x17, [x16, #688]
  402838:	add	x16, x16, #0x2b0
  40283c:	br	x17

0000000000402840 <__isoc99_sscanf@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402844:	ldr	x17, [x16, #696]
  402848:	add	x16, x16, #0x2b8
  40284c:	br	x17

0000000000402850 <scols_column_set_safechars@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402854:	ldr	x17, [x16, #704]
  402858:	add	x16, x16, #0x2c0
  40285c:	br	x17

0000000000402860 <errx@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402864:	ldr	x17, [x16, #712]
  402868:	add	x16, x16, #0x2c8
  40286c:	br	x17

0000000000402870 <strcspn@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402874:	ldr	x17, [x16, #720]
  402878:	add	x16, x16, #0x2d0
  40287c:	br	x17

0000000000402880 <vfprintf@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402884:	ldr	x17, [x16, #728]
  402888:	add	x16, x16, #0x2d8
  40288c:	br	x17

0000000000402890 <openat@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402894:	ldr	x17, [x16, #736]
  402898:	add	x16, x16, #0x2e0
  40289c:	br	x17

00000000004028a0 <printf@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028a4:	ldr	x17, [x16, #744]
  4028a8:	add	x16, x16, #0x2e8
  4028ac:	br	x17

00000000004028b0 <__assert_fail@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028b4:	ldr	x17, [x16, #752]
  4028b8:	add	x16, x16, #0x2f0
  4028bc:	br	x17

00000000004028c0 <__errno_location@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028c4:	ldr	x17, [x16, #760]
  4028c8:	add	x16, x16, #0x2f8
  4028cc:	br	x17

00000000004028d0 <mnt_free_table@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028d4:	ldr	x17, [x16, #768]
  4028d8:	add	x16, x16, #0x300
  4028dc:	br	x17

00000000004028e0 <getenv@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028e4:	ldr	x17, [x16, #776]
  4028e8:	add	x16, x16, #0x308
  4028ec:	br	x17

00000000004028f0 <getgrgid@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028f4:	ldr	x17, [x16, #784]
  4028f8:	add	x16, x16, #0x310
  4028fc:	br	x17

0000000000402900 <__getdelim@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402904:	ldr	x17, [x16, #792]
  402908:	add	x16, x16, #0x318
  40290c:	br	x17

0000000000402910 <fprintf@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402914:	ldr	x17, [x16, #800]
  402918:	add	x16, x16, #0x320
  40291c:	br	x17

0000000000402920 <fgets@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402924:	ldr	x17, [x16, #808]
  402928:	add	x16, x16, #0x328
  40292c:	br	x17

0000000000402930 <scols_init_debug@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402934:	ldr	x17, [x16, #816]
  402938:	add	x16, x16, #0x330
  40293c:	br	x17

0000000000402940 <err@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402944:	ldr	x17, [x16, #824]
  402948:	add	x16, x16, #0x338
  40294c:	br	x17

0000000000402950 <setlocale@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402954:	ldr	x17, [x16, #832]
  402958:	add	x16, x16, #0x340
  40295c:	br	x17

0000000000402960 <__fxstatat@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402964:	ldr	x17, [x16, #840]
  402968:	add	x16, x16, #0x348
  40296c:	br	x17

0000000000402970 <ferror@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402974:	ldr	x17, [x16, #848]
  402978:	add	x16, x16, #0x350
  40297c:	br	x17

Disassembly of section .text:

0000000000402980 <.text>:
  402980:	mov	x29, #0x0                   	// #0
  402984:	mov	x30, #0x0                   	// #0
  402988:	mov	x5, x0
  40298c:	ldr	x1, [sp]
  402990:	add	x2, sp, #0x8
  402994:	mov	x6, sp
  402998:	movz	x0, #0x0, lsl #48
  40299c:	movk	x0, #0x0, lsl #32
  4029a0:	movk	x0, #0x40, lsl #16
  4029a4:	movk	x0, #0x3d34
  4029a8:	movz	x3, #0x0, lsl #48
  4029ac:	movk	x3, #0x0, lsl #32
  4029b0:	movk	x3, #0x40, lsl #16
  4029b4:	movk	x3, #0x73c0
  4029b8:	movz	x4, #0x0, lsl #48
  4029bc:	movk	x4, #0x0, lsl #32
  4029c0:	movk	x4, #0x40, lsl #16
  4029c4:	movk	x4, #0x7440
  4029c8:	bl	402520 <__libc_start_main@plt>
  4029cc:	bl	402650 <abort@plt>
  4029d0:	adrp	x0, 419000 <ferror@plt+0x16690>
  4029d4:	ldr	x0, [x0, #4064]
  4029d8:	cbz	x0, 4029e0 <ferror@plt+0x70>
  4029dc:	b	402640 <__gmon_start__@plt>
  4029e0:	ret
  4029e4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4029e8:	add	x0, x0, #0x370
  4029ec:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4029f0:	add	x1, x1, #0x370
  4029f4:	cmp	x0, x1
  4029f8:	b.eq	402a2c <ferror@plt+0xbc>  // b.none
  4029fc:	stp	x29, x30, [sp, #-32]!
  402a00:	mov	x29, sp
  402a04:	adrp	x0, 407000 <ferror@plt+0x4690>
  402a08:	ldr	x0, [x0, #1136]
  402a0c:	str	x0, [sp, #24]
  402a10:	mov	x1, x0
  402a14:	cbz	x1, 402a24 <ferror@plt+0xb4>
  402a18:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402a1c:	add	x0, x0, #0x370
  402a20:	blr	x1
  402a24:	ldp	x29, x30, [sp], #32
  402a28:	ret
  402a2c:	ret
  402a30:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402a34:	add	x0, x0, #0x370
  402a38:	adrp	x1, 41a000 <ferror@plt+0x17690>
  402a3c:	add	x1, x1, #0x370
  402a40:	sub	x0, x0, x1
  402a44:	lsr	x1, x0, #63
  402a48:	add	x0, x1, x0, asr #3
  402a4c:	cmp	xzr, x0, asr #1
  402a50:	b.eq	402a88 <ferror@plt+0x118>  // b.none
  402a54:	stp	x29, x30, [sp, #-32]!
  402a58:	mov	x29, sp
  402a5c:	asr	x1, x0, #1
  402a60:	adrp	x0, 407000 <ferror@plt+0x4690>
  402a64:	ldr	x0, [x0, #1144]
  402a68:	str	x0, [sp, #24]
  402a6c:	mov	x2, x0
  402a70:	cbz	x2, 402a80 <ferror@plt+0x110>
  402a74:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402a78:	add	x0, x0, #0x370
  402a7c:	blr	x2
  402a80:	ldp	x29, x30, [sp], #32
  402a84:	ret
  402a88:	ret
  402a8c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402a90:	ldrb	w0, [x0, #920]
  402a94:	cbnz	w0, 402ab8 <ferror@plt+0x148>
  402a98:	stp	x29, x30, [sp, #-16]!
  402a9c:	mov	x29, sp
  402aa0:	bl	4029e4 <ferror@plt+0x74>
  402aa4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402aa8:	mov	w1, #0x1                   	// #1
  402aac:	strb	w1, [x0, #920]
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	ret
  402abc:	stp	x29, x30, [sp, #-16]!
  402ac0:	mov	x29, sp
  402ac4:	bl	402a30 <ferror@plt+0xc0>
  402ac8:	ldp	x29, x30, [sp], #16
  402acc:	ret
  402ad0:	ldur	x2, [x0, #-32]
  402ad4:	ldur	x1, [x1, #-32]
  402ad8:	mov	w0, #0x0                   	// #0
  402adc:	cmp	x2, x1
  402ae0:	b.eq	402aec <ferror@plt+0x17c>  // b.none
  402ae4:	mov	w0, #0xffffffff            	// #-1
  402ae8:	cneg	w0, w0, hi  // hi = pmore
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-64]!
  402af4:	mov	x29, sp
  402af8:	stp	x19, x20, [sp, #16]
  402afc:	stp	x21, x22, [sp, #32]
  402b00:	str	x23, [sp, #48]
  402b04:	cbz	x0, 402b24 <ferror@plt+0x1b4>
  402b08:	mov	x23, x0
  402b0c:	mov	x22, x1
  402b10:	adrp	x19, 407000 <ferror@plt+0x4690>
  402b14:	add	x19, x19, #0xef8
  402b18:	add	x19, x19, #0x18
  402b1c:	mov	x20, #0x0                   	// #0
  402b20:	b	402b54 <ferror@plt+0x1e4>
  402b24:	adrp	x3, 407000 <ferror@plt+0x4690>
  402b28:	add	x3, x3, #0xef8
  402b2c:	mov	w2, #0xd7                  	// #215
  402b30:	adrp	x1, 407000 <ferror@plt+0x4690>
  402b34:	add	x1, x1, #0x480
  402b38:	adrp	x0, 407000 <ferror@plt+0x4690>
  402b3c:	add	x0, x0, #0x498
  402b40:	bl	4028b0 <__assert_fail@plt>
  402b44:	add	x20, x20, #0x1
  402b48:	add	x19, x19, #0x28
  402b4c:	cmp	x20, #0xb
  402b50:	b.eq	402b7c <ferror@plt+0x20c>  // b.none
  402b54:	ldr	x21, [x19]
  402b58:	mov	x2, x22
  402b5c:	mov	x1, x21
  402b60:	mov	x0, x23
  402b64:	bl	402720 <strncasecmp@plt>
  402b68:	cbnz	w0, 402b44 <ferror@plt+0x1d4>
  402b6c:	ldrsb	w0, [x21, x22]
  402b70:	cbnz	w0, 402b44 <ferror@plt+0x1d4>
  402b74:	mov	w0, w20
  402b78:	b	402b9c <ferror@plt+0x22c>
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	adrp	x1, 407000 <ferror@plt+0x4690>
  402b84:	add	x1, x1, #0x4a0
  402b88:	mov	x0, #0x0                   	// #0
  402b8c:	bl	402830 <dcgettext@plt>
  402b90:	mov	x1, x23
  402b94:	bl	4027e0 <warnx@plt>
  402b98:	mov	w0, #0xffffffff            	// #-1
  402b9c:	ldp	x19, x20, [sp, #16]
  402ba0:	ldp	x21, x22, [sp, #32]
  402ba4:	ldr	x23, [sp, #48]
  402ba8:	ldp	x29, x30, [sp], #64
  402bac:	ret
  402bb0:	stp	x29, x30, [sp, #-272]!
  402bb4:	mov	x29, sp
  402bb8:	stp	x19, x20, [sp, #16]
  402bbc:	mov	x19, x1
  402bc0:	str	x2, [sp, #224]
  402bc4:	str	x3, [sp, #232]
  402bc8:	str	x4, [sp, #240]
  402bcc:	str	x5, [sp, #248]
  402bd0:	str	x6, [sp, #256]
  402bd4:	str	x7, [sp, #264]
  402bd8:	str	q0, [sp, #96]
  402bdc:	str	q1, [sp, #112]
  402be0:	str	q2, [sp, #128]
  402be4:	str	q3, [sp, #144]
  402be8:	str	q4, [sp, #160]
  402bec:	str	q5, [sp, #176]
  402bf0:	str	q6, [sp, #192]
  402bf4:	str	q7, [sp, #208]
  402bf8:	cbz	x0, 402c08 <ferror@plt+0x298>
  402bfc:	adrp	x1, 41a000 <ferror@plt+0x17690>
  402c00:	ldr	w1, [x1, #928]
  402c04:	tbz	w1, #24, 402c68 <ferror@plt+0x2f8>
  402c08:	add	x0, sp, #0x110
  402c0c:	str	x0, [sp, #64]
  402c10:	str	x0, [sp, #72]
  402c14:	add	x0, sp, #0xe0
  402c18:	str	x0, [sp, #80]
  402c1c:	mov	w0, #0xffffffd0            	// #-48
  402c20:	str	w0, [sp, #88]
  402c24:	mov	w0, #0xffffff80            	// #-128
  402c28:	str	w0, [sp, #92]
  402c2c:	ldp	x0, x1, [sp, #64]
  402c30:	stp	x0, x1, [sp, #32]
  402c34:	ldp	x0, x1, [sp, #80]
  402c38:	stp	x0, x1, [sp, #48]
  402c3c:	adrp	x20, 41a000 <ferror@plt+0x17690>
  402c40:	add	x2, sp, #0x20
  402c44:	mov	x1, x19
  402c48:	ldr	x0, [x20, #880]
  402c4c:	bl	402880 <vfprintf@plt>
  402c50:	ldr	x1, [x20, #880]
  402c54:	mov	w0, #0xa                   	// #10
  402c58:	bl	402420 <fputc@plt>
  402c5c:	ldp	x19, x20, [sp, #16]
  402c60:	ldp	x29, x30, [sp], #272
  402c64:	ret
  402c68:	mov	x2, x0
  402c6c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402c70:	add	x1, x1, #0x4b8
  402c74:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402c78:	ldr	x0, [x0, #880]
  402c7c:	bl	402910 <fprintf@plt>
  402c80:	b	402c08 <ferror@plt+0x298>
  402c84:	stp	x29, x30, [sp, #-288]!
  402c88:	mov	x29, sp
  402c8c:	str	x19, [sp, #16]
  402c90:	str	x1, [sp, #232]
  402c94:	str	x2, [sp, #240]
  402c98:	str	x3, [sp, #248]
  402c9c:	str	x4, [sp, #256]
  402ca0:	str	x5, [sp, #264]
  402ca4:	str	x6, [sp, #272]
  402ca8:	str	x7, [sp, #280]
  402cac:	str	q0, [sp, #96]
  402cb0:	str	q1, [sp, #112]
  402cb4:	str	q2, [sp, #128]
  402cb8:	str	q3, [sp, #144]
  402cbc:	str	q4, [sp, #160]
  402cc0:	str	q5, [sp, #176]
  402cc4:	str	q6, [sp, #192]
  402cc8:	str	q7, [sp, #208]
  402ccc:	add	x1, sp, #0x120
  402cd0:	str	x1, [sp, #64]
  402cd4:	str	x1, [sp, #72]
  402cd8:	add	x1, sp, #0xe0
  402cdc:	str	x1, [sp, #80]
  402ce0:	mov	w1, #0xffffffc8            	// #-56
  402ce4:	str	w1, [sp, #88]
  402ce8:	mov	w1, #0xffffff80            	// #-128
  402cec:	str	w1, [sp, #92]
  402cf0:	ldp	x2, x3, [sp, #64]
  402cf4:	stp	x2, x3, [sp, #32]
  402cf8:	ldp	x2, x3, [sp, #80]
  402cfc:	stp	x2, x3, [sp, #48]
  402d00:	adrp	x19, 41a000 <ferror@plt+0x17690>
  402d04:	add	x2, sp, #0x20
  402d08:	mov	x1, x0
  402d0c:	ldr	x0, [x19, #880]
  402d10:	bl	402880 <vfprintf@plt>
  402d14:	ldr	x1, [x19, #880]
  402d18:	mov	w0, #0xa                   	// #10
  402d1c:	bl	402420 <fputc@plt>
  402d20:	ldr	x19, [sp, #16]
  402d24:	ldp	x29, x30, [sp], #288
  402d28:	ret
  402d2c:	stp	x29, x30, [sp, #-256]!
  402d30:	mov	x29, sp
  402d34:	str	x2, [sp, #208]
  402d38:	str	x3, [sp, #216]
  402d3c:	str	x4, [sp, #224]
  402d40:	str	x5, [sp, #232]
  402d44:	str	x6, [sp, #240]
  402d48:	str	x7, [sp, #248]
  402d4c:	str	q0, [sp, #80]
  402d50:	str	q1, [sp, #96]
  402d54:	str	q2, [sp, #112]
  402d58:	str	q3, [sp, #128]
  402d5c:	str	q4, [sp, #144]
  402d60:	str	q5, [sp, #160]
  402d64:	str	q6, [sp, #176]
  402d68:	str	q7, [sp, #192]
  402d6c:	add	x2, sp, #0x100
  402d70:	str	x2, [sp, #48]
  402d74:	str	x2, [sp, #56]
  402d78:	add	x2, sp, #0xd0
  402d7c:	str	x2, [sp, #64]
  402d80:	mov	w2, #0xffffffd0            	// #-48
  402d84:	str	w2, [sp, #72]
  402d88:	mov	w2, #0xffffff80            	// #-128
  402d8c:	str	w2, [sp, #76]
  402d90:	ldp	x2, x3, [sp, #48]
  402d94:	stp	x2, x3, [sp, #16]
  402d98:	ldp	x2, x3, [sp, #64]
  402d9c:	stp	x2, x3, [sp, #32]
  402da0:	add	x2, sp, #0x10
  402da4:	bl	402740 <vasprintf@plt>
  402da8:	tbnz	w0, #31, 402db4 <ferror@plt+0x444>
  402dac:	ldp	x29, x30, [sp], #256
  402db0:	ret
  402db4:	adrp	x1, 407000 <ferror@plt+0x4690>
  402db8:	add	x1, x1, #0x4c0
  402dbc:	mov	w0, #0x1                   	// #1
  402dc0:	bl	402940 <err@plt>
  402dc4:	stp	x29, x30, [sp, #-32]!
  402dc8:	mov	x29, sp
  402dcc:	stp	x19, x20, [sp, #16]
  402dd0:	mov	x19, x0
  402dd4:	mov	x20, x1
  402dd8:	adrp	x1, 407000 <ferror@plt+0x4690>
  402ddc:	add	x1, x1, #0x4d8
  402de0:	bl	402790 <mnt_fs_match_fstype@plt>
  402de4:	cbnz	w0, 402df4 <ferror@plt+0x484>
  402de8:	ldp	x19, x20, [sp, #16]
  402dec:	ldp	x29, x30, [sp], #32
  402df0:	ret
  402df4:	mov	x0, x19
  402df8:	bl	4025b0 <mnt_fs_get_root@plt>
  402dfc:	mov	x1, x0
  402e00:	mov	w0, #0x0                   	// #0
  402e04:	cbz	x1, 402de8 <ferror@plt+0x478>
  402e08:	mov	x0, x19
  402e0c:	bl	4025b0 <mnt_fs_get_root@plt>
  402e10:	mov	x1, x20
  402e14:	bl	402680 <strcmp@plt>
  402e18:	cmp	w0, #0x0
  402e1c:	cset	w0, eq  // eq = none
  402e20:	b	402de8 <ferror@plt+0x478>
  402e24:	mov	x12, #0x2180                	// #8576
  402e28:	sub	sp, sp, x12
  402e2c:	stp	x29, x30, [sp]
  402e30:	mov	x29, sp
  402e34:	stp	x19, x20, [sp, #16]
  402e38:	stp	x21, x22, [sp, #32]
  402e3c:	mov	x21, x0
  402e40:	mov	w19, w1
  402e44:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402e48:	ldr	w0, [x0, #928]
  402e4c:	tbnz	w0, #2, 402eac <ferror@plt+0x53c>
  402e50:	mov	w3, w19
  402e54:	adrp	x2, 407000 <ferror@plt+0x4690>
  402e58:	add	x2, x2, #0x510
  402e5c:	mov	x1, #0x2000                	// #8192
  402e60:	add	x0, sp, #0x180
  402e64:	bl	402460 <snprintf@plt>
  402e68:	add	x0, sp, #0x180
  402e6c:	bl	402400 <opendir@plt>
  402e70:	mov	x19, x0
  402e74:	cbz	x0, 402ef0 <ferror@plt+0x580>
  402e78:	mov	x1, #0xe8                  	// #232
  402e7c:	mov	x0, #0x1                   	// #1
  402e80:	bl	402590 <calloc@plt>
  402e84:	mov	x20, x0
  402e88:	cbnz	x0, 402f18 <ferror@plt+0x5a8>
  402e8c:	stp	x23, x24, [sp, #48]
  402e90:	stp	x25, x26, [sp, #64]
  402e94:	stp	x27, x28, [sp, #80]
  402e98:	mov	x2, #0xe8                  	// #232
  402e9c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402ea0:	add	x1, x1, #0x520
  402ea4:	mov	w0, #0x1                   	// #1
  402ea8:	bl	402940 <err@plt>
  402eac:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402eb0:	ldr	x20, [x0, #880]
  402eb4:	bl	4024b0 <getpid@plt>
  402eb8:	adrp	x4, 407000 <ferror@plt+0x4690>
  402ebc:	add	x4, x4, #0x4e0
  402ec0:	adrp	x3, 407000 <ferror@plt+0x4690>
  402ec4:	add	x3, x3, #0x4e8
  402ec8:	mov	w2, w0
  402ecc:	adrp	x1, 407000 <ferror@plt+0x4690>
  402ed0:	add	x1, x1, #0x4f0
  402ed4:	mov	x0, x20
  402ed8:	bl	402910 <fprintf@plt>
  402edc:	mov	w1, w19
  402ee0:	adrp	x0, 407000 <ferror@plt+0x4690>
  402ee4:	add	x0, x0, #0x500
  402ee8:	bl	402c84 <ferror@plt+0x314>
  402eec:	b	402e50 <ferror@plt+0x4e0>
  402ef0:	bl	4028c0 <__errno_location@plt>
  402ef4:	ldr	w22, [x0]
  402ef8:	neg	w22, w22
  402efc:	mov	w0, w22
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldp	x21, x22, [sp, #32]
  402f08:	ldp	x29, x30, [sp]
  402f0c:	mov	x12, #0x2180                	// #8576
  402f10:	add	sp, sp, x12
  402f14:	ret
  402f18:	mov	w0, #0xfffffffe            	// #-2
  402f1c:	str	w0, [x20, #224]
  402f20:	mov	x0, x19
  402f24:	bl	4027c0 <dirfd@plt>
  402f28:	add	x2, sp, #0x100
  402f2c:	mov	w1, w0
  402f30:	mov	w0, #0x0                   	// #0
  402f34:	bl	402810 <__fxstat@plt>
  402f38:	cbz	w0, 40300c <ferror@plt+0x69c>
  402f3c:	mov	x0, x19
  402f40:	bl	4027c0 <dirfd@plt>
  402f44:	mov	w2, #0x0                   	// #0
  402f48:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f4c:	add	x1, x1, #0x540
  402f50:	bl	402890 <openat@plt>
  402f54:	tbnz	w0, #31, 403028 <ferror@plt+0x6b8>
  402f58:	stp	x23, x24, [sp, #48]
  402f5c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f60:	add	x1, x1, #0x548
  402f64:	bl	402550 <fdopen@plt>
  402f68:	mov	x24, x0
  402f6c:	cbz	x0, 40304c <ferror@plt+0x6dc>
  402f70:	str	xzr, [sp, #112]
  402f74:	str	xzr, [sp, #128]
  402f78:	mov	x3, x0
  402f7c:	mov	w2, #0xa                   	// #10
  402f80:	add	x1, sp, #0x80
  402f84:	add	x0, sp, #0x70
  402f88:	bl	402900 <__getdelim@plt>
  402f8c:	tbnz	x0, #63, 403060 <ferror@plt+0x6f0>
  402f90:	ldr	x23, [sp, #112]
  402f94:	mov	w1, #0x29                  	// #41
  402f98:	mov	x0, x23
  402f9c:	bl	402620 <strrchr@plt>
  402fa0:	mov	x22, x0
  402fa4:	cbz	x0, 403350 <ferror@plt+0x9e0>
  402fa8:	mov	x2, x20
  402fac:	adrp	x1, 407000 <ferror@plt+0x4690>
  402fb0:	add	x1, x1, #0x550
  402fb4:	mov	x0, x23
  402fb8:	bl	402840 <__isoc99_sscanf@plt>
  402fbc:	cmp	w0, #0x1
  402fc0:	b.ne	403350 <ferror@plt+0x9e0>  // b.any
  402fc4:	add	x3, x20, #0x4
  402fc8:	add	x2, x20, #0xc
  402fcc:	adrp	x1, 407000 <ferror@plt+0x4690>
  402fd0:	add	x1, x1, #0x558
  402fd4:	mov	x0, x22
  402fd8:	bl	402840 <__isoc99_sscanf@plt>
  402fdc:	cmp	w0, #0x2
  402fe0:	b.ne	403350 <ferror@plt+0x9e0>  // b.any
  402fe4:	stp	x25, x26, [sp, #64]
  402fe8:	stp	x27, x28, [sp, #80]
  402fec:	ldr	x0, [sp, #112]
  402ff0:	bl	4026e0 <free@plt>
  402ff4:	add	x22, x20, #0x50
  402ff8:	mov	x23, #0x1                   	// #1
  402ffc:	adrp	x26, 41a000 <ferror@plt+0x17690>
  403000:	add	x26, x26, #0x3a0
  403004:	add	x25, x26, #0x10
  403008:	b	4030ac <ferror@plt+0x73c>
  40300c:	ldr	w1, [sp, #280]
  403010:	str	w1, [x20, #16]
  403014:	mov	w1, w1
  403018:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40301c:	ldr	x0, [x0, #936]
  403020:	bl	405084 <ferror@plt+0x2714>
  403024:	b	402f3c <ferror@plt+0x5cc>
  403028:	bl	4028c0 <__errno_location@plt>
  40302c:	ldr	w22, [x0]
  403030:	neg	w22, w22
  403034:	mov	x0, x19
  403038:	bl	4025f0 <closedir@plt>
  40303c:	cbz	w22, 402efc <ferror@plt+0x58c>
  403040:	mov	x0, x20
  403044:	bl	4026e0 <free@plt>
  403048:	b	402efc <ferror@plt+0x58c>
  40304c:	bl	4028c0 <__errno_location@plt>
  403050:	ldr	w22, [x0]
  403054:	neg	w22, w22
  403058:	ldp	x23, x24, [sp, #48]
  40305c:	b	403034 <ferror@plt+0x6c4>
  403060:	bl	4028c0 <__errno_location@plt>
  403064:	ldr	w23, [x0]
  403068:	neg	w22, w23
  40306c:	ldr	x0, [sp, #112]
  403070:	bl	4026e0 <free@plt>
  403074:	cmp	w23, #0x0
  403078:	b.gt	4032f0 <ferror@plt+0x980>
  40307c:	stp	x25, x26, [sp, #64]
  403080:	stp	x27, x28, [sp, #80]
  403084:	b	402ff4 <ferror@plt+0x684>
  403088:	add	x0, x20, #0x10
  40308c:	ldr	x1, [sp, #136]
  403090:	str	x1, [x0, x23, lsl #3]
  403094:	cmp	x23, #0x2
  403098:	b.eq	403130 <ferror@plt+0x7c0>  // b.none
  40309c:	cmp	x23, #0x6
  4030a0:	b.hi	4032b8 <ferror@plt+0x948>  // b.pmore
  4030a4:	add	x22, x22, #0x10
  4030a8:	add	x23, x23, #0x1
  4030ac:	str	x22, [x22]
  4030b0:	str	x22, [x22, #8]
  4030b4:	add	x0, x21, #0x2c
  4030b8:	ldr	w0, [x0, x23, lsl #2]
  4030bc:	cbz	w0, 40309c <ferror@plt+0x72c>
  4030c0:	mov	x0, x19
  4030c4:	bl	4027c0 <dirfd@plt>
  4030c8:	mov	w27, w0
  4030cc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4030d0:	add	x1, x1, #0xef8
  4030d4:	add	x1, x1, x23, lsl #3
  4030d8:	ldr	x3, [x1, #456]
  4030dc:	adrp	x2, 407000 <ferror@plt+0x4690>
  4030e0:	add	x2, x2, #0x568
  4030e4:	mov	x1, #0x10                  	// #16
  4030e8:	add	x0, sp, #0x70
  4030ec:	bl	402460 <snprintf@plt>
  4030f0:	mov	w4, #0x0                   	// #0
  4030f4:	add	x3, sp, #0x80
  4030f8:	add	x2, sp, #0x70
  4030fc:	mov	w1, w27
  403100:	mov	w0, #0x0                   	// #0
  403104:	bl	402960 <__fxstatat@plt>
  403108:	cbz	w0, 403088 <ferror@plt+0x718>
  40310c:	bl	4028c0 <__errno_location@plt>
  403110:	ldr	w0, [x0]
  403114:	tst	w0, #0xfffffffd
  403118:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40311c:	b.eq	403094 <ferror@plt+0x724>  // b.none
  403120:	neg	w22, w0
  403124:	ldp	x25, x26, [sp, #64]
  403128:	ldp	x27, x28, [sp, #80]
  40312c:	b	4032f0 <ferror@plt+0x980>
  403130:	mov	x0, x19
  403134:	bl	4027c0 <dirfd@plt>
  403138:	ldr	x27, [x20, #32]
  40313c:	ldr	x1, [x26, #16]
  403140:	cmp	x1, x25
  403144:	b.eq	403160 <ferror@plt+0x7f0>  // b.none
  403148:	ldur	x2, [x1, #-16]
  40314c:	cmp	x27, x2
  403150:	b.eq	403278 <ferror@plt+0x908>  // b.none
  403154:	ldr	x1, [x1]
  403158:	cmp	x1, x25
  40315c:	b.ne	403148 <ferror@plt+0x7d8>  // b.any
  403160:	adrp	x1, 41a000 <ferror@plt+0x17690>
  403164:	ldr	w1, [x1, #872]
  403168:	tbnz	w1, #31, 40328c <ferror@plt+0x91c>
  40316c:	mov	w2, #0x0                   	// #0
  403170:	adrp	x1, 407000 <ferror@plt+0x4690>
  403174:	add	x1, x1, #0x570
  403178:	bl	402890 <openat@plt>
  40317c:	mov	w1, w0
  403180:	str	w0, [sp, #108]
  403184:	tbnz	w0, #31, 403284 <ferror@plt+0x914>
  403188:	mov	w0, #0x1c                  	// #28
  40318c:	str	w0, [sp, #128]
  403190:	mov	w0, #0x1                   	// #1
  403194:	strh	w0, [sp, #134]
  403198:	mov	w0, #0x5a                  	// #90
  40319c:	strh	w0, [sp, #132]
  4031a0:	strb	wzr, [sp, #144]
  4031a4:	mov	w0, #0x3                   	// #3
  4031a8:	strh	w0, [sp, #150]
  4031ac:	mov	w0, #0x8                   	// #8
  4031b0:	strh	w0, [sp, #148]
  4031b4:	str	w1, [sp, #152]
  4031b8:	mov	w3, #0x0                   	// #0
  4031bc:	mov	x2, #0x1c                  	// #28
  4031c0:	add	x1, sp, #0x80
  4031c4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4031c8:	ldr	w0, [x0, #872]
  4031cc:	bl	402750 <send@plt>
  4031d0:	mov	w28, #0xfffffffe            	// #-2
  4031d4:	tbnz	x0, #63, 40324c <ferror@plt+0x8dc>
  4031d8:	mov	w3, #0x0                   	// #0
  4031dc:	mov	x2, #0x2c                  	// #44
  4031e0:	add	x1, sp, #0x80
  4031e4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4031e8:	ldr	w0, [x0, #872]
  4031ec:	bl	402630 <recv@plt>
  4031f0:	tbnz	x0, #63, 403348 <ferror@plt+0x9d8>
  4031f4:	cmp	x0, #0xf
  4031f8:	b.ls	403348 <ferror@plt+0x9d8>  // b.plast
  4031fc:	ldr	w1, [sp, #128]
  403200:	cmp	w1, #0xf
  403204:	b.ls	403348 <ferror@plt+0x9d8>  // b.plast
  403208:	cmp	x0, w1, uxtw
  40320c:	b.cc	403348 <ferror@plt+0x9d8>  // b.lo, b.ul, b.last
  403210:	ldrh	w0, [sp, #132]
  403214:	cmp	w0, #0x58
  403218:	b.ne	403348 <ferror@plt+0x9d8>  // b.any
  40321c:	sub	w1, w1, #0x14
  403220:	cmp	w1, #0x3
  403224:	b.le	403348 <ferror@plt+0x9d8>
  403228:	ldrh	w0, [sp, #148]
  40322c:	cmp	w0, #0x3
  403230:	b.ls	403348 <ferror@plt+0x9d8>  // b.plast
  403234:	cmp	w1, w0
  403238:	b.lt	403348 <ferror@plt+0x9d8>  // b.tstop
  40323c:	ldrh	w0, [sp, #150]
  403240:	cmp	w0, #0x1
  403244:	b.ne	403348 <ferror@plt+0x9d8>  // b.any
  403248:	ldr	w28, [sp, #152]
  40324c:	ldr	w0, [sp, #108]
  403250:	bl	402610 <close@plt>
  403254:	mov	x1, #0x20                  	// #32
  403258:	mov	x0, #0x1                   	// #1
  40325c:	bl	402590 <calloc@plt>
  403260:	cbnz	x0, 403294 <ferror@plt+0x924>
  403264:	mov	x2, #0x20                  	// #32
  403268:	adrp	x1, 407000 <ferror@plt+0x4690>
  40326c:	add	x1, x1, #0x520
  403270:	mov	w0, #0x1                   	// #1
  403274:	bl	402940 <err@plt>
  403278:	ldur	w28, [x1, #-8]
  40327c:	str	w28, [x20, #224]
  403280:	b	4030a4 <ferror@plt+0x734>
  403284:	mov	w28, #0xfffffffe            	// #-2
  403288:	b	403254 <ferror@plt+0x8e4>
  40328c:	mov	w28, #0xfffffffe            	// #-2
  403290:	b	403254 <ferror@plt+0x8e4>
  403294:	str	x27, [x0]
  403298:	str	w28, [x0, #8]
  40329c:	add	x1, x0, #0x10
  4032a0:	ldr	x2, [x26, #16]
  4032a4:	str	x1, [x2, #8]
  4032a8:	str	x2, [x0, #16]
  4032ac:	str	x25, [x0, #24]
  4032b0:	str	x1, [x26, #16]
  4032b4:	b	40327c <ferror@plt+0x90c>
  4032b8:	add	x22, x20, #0xc0
  4032bc:	str	x22, [x20, #192]
  4032c0:	str	x22, [x20, #200]
  4032c4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4032c8:	ldr	w0, [x0, #928]
  4032cc:	tbnz	w0, #2, 403300 <ferror@plt+0x990>
  4032d0:	ldr	x0, [x21, #8]
  4032d4:	str	x22, [x21, #8]
  4032d8:	str	x21, [x20, #192]
  4032dc:	str	x0, [x20, #200]
  4032e0:	str	x22, [x0]
  4032e4:	mov	w22, #0x0                   	// #0
  4032e8:	ldp	x25, x26, [sp, #64]
  4032ec:	ldp	x27, x28, [sp, #80]
  4032f0:	mov	x0, x24
  4032f4:	bl	4024a0 <fclose@plt>
  4032f8:	ldp	x23, x24, [sp, #48]
  4032fc:	b	403034 <ferror@plt+0x6c4>
  403300:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403304:	ldr	x23, [x0, #880]
  403308:	bl	4024b0 <getpid@plt>
  40330c:	adrp	x4, 407000 <ferror@plt+0x4690>
  403310:	add	x4, x4, #0x4e0
  403314:	adrp	x3, 407000 <ferror@plt+0x4690>
  403318:	add	x3, x3, #0x4e8
  40331c:	mov	w2, w0
  403320:	adrp	x1, 407000 <ferror@plt+0x4690>
  403324:	add	x1, x1, #0x4f0
  403328:	mov	x0, x23
  40332c:	bl	402910 <fprintf@plt>
  403330:	ldr	w2, [x20]
  403334:	adrp	x1, 407000 <ferror@plt+0x4690>
  403338:	add	x1, x1, #0x578
  40333c:	mov	x0, x20
  403340:	bl	402bb0 <ferror@plt+0x240>
  403344:	b	4032d0 <ferror@plt+0x960>
  403348:	mov	w28, #0xfffffffe            	// #-2
  40334c:	b	40324c <ferror@plt+0x8dc>
  403350:	ldr	x0, [sp, #112]
  403354:	bl	4026e0 <free@plt>
  403358:	mov	w22, #0xffffffea            	// #-22
  40335c:	b	4032f0 <ferror@plt+0x980>
  403360:	stp	x29, x30, [sp, #-176]!
  403364:	mov	x29, sp
  403368:	str	x0, [sp, #136]
  40336c:	str	x3, [sp, #112]
  403370:	cbz	x2, 4033e8 <ferror@plt+0xa78>
  403374:	stp	x27, x28, [sp, #80]
  403378:	mov	x0, x1
  40337c:	mov	x28, x2
  403380:	cbz	x1, 403420 <ferror@plt+0xab0>
  403384:	ldr	x1, [sp, #136]
  403388:	ldrb	w2, [x1, #80]
  40338c:	mov	x1, #0x0                   	// #0
  403390:	tbz	w2, #2, 4033a4 <ferror@plt+0xa34>
  403394:	ldr	x1, [sp, #112]
  403398:	ldr	x1, [x1, #216]
  40339c:	cbz	x1, 4033a4 <ferror@plt+0xa34>
  4033a0:	ldr	x1, [x1, #208]
  4033a4:	bl	4025e0 <scols_table_new_line@plt>
  4033a8:	str	x0, [sp, #120]
  4033ac:	cbz	x0, 403454 <ferror@plt+0xae4>
  4033b0:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4033b4:	ldr	x0, [x0, #960]
  4033b8:	cbz	x0, 403894 <ferror@plt+0xf24>
  4033bc:	stp	x19, x20, [sp, #16]
  4033c0:	stp	x21, x22, [sp, #32]
  4033c4:	stp	x23, x24, [sp, #48]
  4033c8:	stp	x25, x26, [sp, #64]
  4033cc:	str	xzr, [sp, #144]
  4033d0:	mov	x19, #0x0                   	// #0
  4033d4:	mov	w1, #0x0                   	// #0
  4033d8:	adrp	x24, 41a000 <ferror@plt+0x17690>
  4033dc:	add	x24, x24, #0x3a0
  4033e0:	add	x27, x24, #0x28
  4033e4:	b	4035c4 <ferror@plt+0xc54>
  4033e8:	stp	x19, x20, [sp, #16]
  4033ec:	stp	x21, x22, [sp, #32]
  4033f0:	stp	x23, x24, [sp, #48]
  4033f4:	stp	x25, x26, [sp, #64]
  4033f8:	stp	x27, x28, [sp, #80]
  4033fc:	adrp	x3, 407000 <ferror@plt+0x4690>
  403400:	add	x3, x3, #0xef8
  403404:	add	x3, x3, #0x208
  403408:	mov	w2, #0x2c9                 	// #713
  40340c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403410:	add	x1, x1, #0x480
  403414:	adrp	x0, 407000 <ferror@plt+0x4690>
  403418:	add	x0, x0, #0x588
  40341c:	bl	4028b0 <__assert_fail@plt>
  403420:	stp	x19, x20, [sp, #16]
  403424:	stp	x21, x22, [sp, #32]
  403428:	stp	x23, x24, [sp, #48]
  40342c:	stp	x25, x26, [sp, #64]
  403430:	adrp	x3, 407000 <ferror@plt+0x4690>
  403434:	add	x3, x3, #0xef8
  403438:	add	x3, x3, #0x208
  40343c:	mov	w2, #0x2ca                 	// #714
  403440:	adrp	x1, 407000 <ferror@plt+0x4690>
  403444:	add	x1, x1, #0x480
  403448:	adrp	x0, 407000 <ferror@plt+0x4690>
  40344c:	add	x0, x0, #0x590
  403450:	bl	4028b0 <__assert_fail@plt>
  403454:	mov	w2, #0x5                   	// #5
  403458:	adrp	x1, 407000 <ferror@plt+0x4690>
  40345c:	add	x1, x1, #0x598
  403460:	mov	x0, #0x0                   	// #0
  403464:	bl	402830 <dcgettext@plt>
  403468:	bl	4026a0 <warn@plt>
  40346c:	b	4038a0 <ferror@plt+0xf30>
  403470:	adrp	x3, 407000 <ferror@plt+0x4690>
  403474:	add	x3, x3, #0xef8
  403478:	add	x3, x3, #0x218
  40347c:	mov	w2, #0xf0                  	// #240
  403480:	adrp	x1, 407000 <ferror@plt+0x4690>
  403484:	add	x1, x1, #0x480
  403488:	adrp	x0, 407000 <ferror@plt+0x4690>
  40348c:	add	x0, x0, #0x5b8
  403490:	bl	4028b0 <__assert_fail@plt>
  403494:	adrp	x3, 407000 <ferror@plt+0x4690>
  403498:	add	x3, x3, #0xef8
  40349c:	add	x3, x3, #0x218
  4034a0:	mov	w2, #0xf1                  	// #241
  4034a4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4034a8:	add	x1, x1, #0x480
  4034ac:	adrp	x0, 407000 <ferror@plt+0x4690>
  4034b0:	add	x0, x0, #0x5c8
  4034b4:	bl	4028b0 <__assert_fail@plt>
  4034b8:	adrp	x3, 407000 <ferror@plt+0x4690>
  4034bc:	add	x3, x3, #0xef8
  4034c0:	add	x3, x3, #0x218
  4034c4:	mov	w2, #0xf2                  	// #242
  4034c8:	adrp	x1, 407000 <ferror@plt+0x4690>
  4034cc:	add	x1, x1, #0x480
  4034d0:	adrp	x0, 407000 <ferror@plt+0x4690>
  4034d4:	add	x0, x0, #0x5e0
  4034d8:	bl	4028b0 <__assert_fail@plt>
  4034dc:	cmp	w0, #0x2
  4034e0:	b.eq	4036d0 <ferror@plt+0xd60>  // b.none
  4034e4:	b.le	403514 <ferror@plt+0xba4>
  4034e8:	cmp	w0, #0x3
  4034ec:	b.eq	40368c <ferror@plt+0xd1c>  // b.none
  4034f0:	cmp	w0, #0x4
  4034f4:	b.ne	403588 <ferror@plt+0xc18>  // b.any
  4034f8:	ldr	x0, [sp, #112]
  4034fc:	ldr	w2, [x0]
  403500:	adrp	x1, 407000 <ferror@plt+0x4690>
  403504:	add	x1, x1, #0x508
  403508:	add	x0, sp, #0x90
  40350c:	bl	402d2c <ferror@plt+0x3bc>
  403510:	b	403588 <ferror@plt+0xc18>
  403514:	cbz	w0, 403574 <ferror@plt+0xc04>
  403518:	cmp	w0, #0x1
  40351c:	b.ne	403588 <ferror@plt+0xc18>  // b.any
  403520:	adrp	x0, 407000 <ferror@plt+0x4690>
  403524:	add	x0, x0, #0xef8
  403528:	ldrsw	x1, [x28, #8]
  40352c:	add	x0, x0, #0x1d0
  403530:	ldr	x2, [x0, x1, lsl #3]
  403534:	adrp	x1, 407000 <ferror@plt+0x4690>
  403538:	add	x1, x1, #0x7c8
  40353c:	add	x0, sp, #0x90
  403540:	bl	402d2c <ferror@plt+0x3bc>
  403544:	b	403588 <ferror@plt+0xc18>
  403548:	cmp	w0, #0x6
  40354c:	b.eq	4036a4 <ferror@plt+0xd34>  // b.none
  403550:	cmp	w0, #0x7
  403554:	b.ne	403588 <ferror@plt+0xc18>  // b.any
  403558:	ldr	x0, [sp, #112]
  40355c:	ldr	w2, [x0, #16]
  403560:	adrp	x1, 407000 <ferror@plt+0x4690>
  403564:	add	x1, x1, #0x508
  403568:	add	x0, sp, #0x90
  40356c:	bl	402d2c <ferror@plt+0x3bc>
  403570:	b	403588 <ferror@plt+0xc18>
  403574:	ldr	x2, [x28]
  403578:	adrp	x1, 407000 <ferror@plt+0x4690>
  40357c:	add	x1, x1, #0x608
  403580:	add	x0, sp, #0x90
  403584:	bl	402d2c <ferror@plt+0x3bc>
  403588:	ldr	x2, [sp, #144]
  40358c:	cbz	x2, 4035a0 <ferror@plt+0xc30>
  403590:	mov	x1, x19
  403594:	ldr	x0, [sp, #120]
  403598:	bl	402360 <scols_line_refer_data@plt>
  40359c:	cbnz	w0, 403868 <ferror@plt+0xef8>
  4035a0:	add	x19, x19, #0x1
  4035a4:	ldr	x0, [x24, #32]
  4035a8:	cmp	x0, x19
  4035ac:	b.ls	403884 <ferror@plt+0xf14>  // b.plast
  4035b0:	str	xzr, [sp, #144]
  4035b4:	mov	w1, w19
  4035b8:	mov	x2, #0x80000000            	// #2147483648
  4035bc:	cmp	x19, x2
  4035c0:	b.eq	403470 <ferror@plt+0xb00>  // b.none
  4035c4:	cmp	x0, w1, sxtw
  4035c8:	b.ls	403494 <ferror@plt+0xb24>  // b.plast
  4035cc:	ldr	w0, [x27, w1, sxtw #2]
  4035d0:	cmp	w0, #0xa
  4035d4:	b.gt	4034b8 <ferror@plt+0xb48>
  4035d8:	cmp	w0, #0x5
  4035dc:	b.eq	403670 <ferror@plt+0xd00>  // b.none
  4035e0:	b.le	4034dc <ferror@plt+0xb6c>
  4035e4:	cmp	w0, #0x8
  4035e8:	b.eq	403700 <ferror@plt+0xd90>  // b.none
  4035ec:	b.le	403548 <ferror@plt+0xbd8>
  4035f0:	cmp	w0, #0x9
  4035f4:	b.eq	403728 <ferror@plt+0xdb8>  // b.none
  4035f8:	ldr	x0, [sp, #136]
  4035fc:	ldr	x1, [x0, #88]
  403600:	str	x1, [sp, #96]
  403604:	ldrb	w0, [x0, #80]
  403608:	tst	x0, #0x40
  40360c:	mov	w25, #0x2c                  	// #44
  403610:	mov	w0, #0xa                   	// #10
  403614:	csel	w25, w25, w0, ne  // ne = any
  403618:	mov	w0, #0x0                   	// #0
  40361c:	bl	402450 <mnt_new_iter@plt>
  403620:	mov	x26, x0
  403624:	str	xzr, [sp, #160]
  403628:	adrp	x0, 407000 <ferror@plt+0x4690>
  40362c:	add	x0, x0, #0xef8
  403630:	ldrsw	x1, [x28, #8]
  403634:	ldr	x3, [x28]
  403638:	add	x0, x0, #0x1d0
  40363c:	ldr	x2, [x0, x1, lsl #3]
  403640:	adrp	x1, 407000 <ferror@plt+0x4690>
  403644:	add	x1, x1, #0x630
  403648:	add	x0, sp, #0x98
  40364c:	bl	402d2c <ferror@plt+0x3bc>
  403650:	str	xzr, [sp, #144]
  403654:	adrp	x0, 402000 <memcpy@plt-0x2d0>
  403658:	add	x0, x0, #0xdc4
  40365c:	str	x0, [sp, #104]
  403660:	adrp	x0, 407000 <ferror@plt+0x4690>
  403664:	add	x0, x0, #0x640
  403668:	str	x0, [sp, #128]
  40366c:	b	4037c0 <ferror@plt+0xe50>
  403670:	ldr	x0, [sp, #112]
  403674:	ldr	w2, [x0, #4]
  403678:	adrp	x1, 407000 <ferror@plt+0x4690>
  40367c:	add	x1, x1, #0x508
  403680:	add	x0, sp, #0x90
  403684:	bl	402d2c <ferror@plt+0x3bc>
  403688:	b	403588 <ferror@plt+0xc18>
  40368c:	ldr	w2, [x28, #12]
  403690:	adrp	x1, 407000 <ferror@plt+0x4690>
  403694:	add	x1, x1, #0x508
  403698:	add	x0, sp, #0x90
  40369c:	bl	402d2c <ferror@plt+0x3bc>
  4036a0:	b	403588 <ferror@plt+0xc18>
  4036a4:	ldr	x0, [sp, #112]
  4036a8:	ldr	w0, [x0]
  4036ac:	bl	4070ec <ferror@plt+0x477c>
  4036b0:	mov	x2, x0
  4036b4:	str	x0, [sp, #144]
  4036b8:	cbnz	x0, 403590 <ferror@plt+0xc20>
  4036bc:	ldr	x0, [sp, #112]
  4036c0:	ldr	w0, [x0]
  4036c4:	bl	407108 <ferror@plt+0x4798>
  4036c8:	str	x0, [sp, #144]
  4036cc:	b	403588 <ferror@plt+0xc18>
  4036d0:	adrp	x0, 407000 <ferror@plt+0x4690>
  4036d4:	add	x0, x0, #0xef8
  4036d8:	ldrsw	x1, [x28, #8]
  4036dc:	add	x0, x0, #0x1d0
  4036e0:	ldr	x3, [x0, x1, lsl #3]
  4036e4:	ldr	x0, [sp, #112]
  4036e8:	ldr	w2, [x0]
  4036ec:	adrp	x1, 407000 <ferror@plt+0x4690>
  4036f0:	add	x1, x1, #0x610
  4036f4:	add	x0, sp, #0x90
  4036f8:	bl	402d2c <ferror@plt+0x3bc>
  4036fc:	b	403588 <ferror@plt+0xc18>
  403700:	ldr	x0, [sp, #112]
  403704:	ldr	w1, [x0, #16]
  403708:	ldr	x0, [x24, #8]
  40370c:	bl	404ff4 <ferror@plt+0x2684>
  403710:	ldr	x2, [x0, #8]
  403714:	adrp	x1, 407000 <ferror@plt+0x4690>
  403718:	add	x1, x1, #0x7c8
  40371c:	add	x0, sp, #0x90
  403720:	bl	402d2c <ferror@plt+0x3bc>
  403724:	b	403588 <ferror@plt+0xc18>
  403728:	ldr	w0, [x28, #8]
  40372c:	cmp	w0, #0x1
  403730:	b.ne	403588 <ferror@plt+0xc18>  // b.any
  403734:	ldr	x0, [sp, #112]
  403738:	ldr	w2, [x0, #224]
  40373c:	tbz	w2, #31, 403764 <ferror@plt+0xdf4>
  403740:	cmn	w2, #0x1
  403744:	b.ne	403588 <ferror@plt+0xc18>  // b.any
  403748:	adrp	x2, 407000 <ferror@plt+0x4690>
  40374c:	add	x2, x2, #0x620
  403750:	adrp	x1, 407000 <ferror@plt+0x4690>
  403754:	add	x1, x1, #0x7c8
  403758:	add	x0, sp, #0x90
  40375c:	bl	402d2c <ferror@plt+0x3bc>
  403760:	b	403588 <ferror@plt+0xc18>
  403764:	adrp	x1, 407000 <ferror@plt+0x4690>
  403768:	add	x1, x1, #0x508
  40376c:	add	x0, sp, #0x90
  403770:	bl	402d2c <ferror@plt+0x3bc>
  403774:	b	403588 <ferror@plt+0xc18>
  403778:	mov	x2, x0
  40377c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403780:	add	x1, x1, #0x7c8
  403784:	add	x0, sp, #0x90
  403788:	bl	402d2c <ferror@plt+0x3bc>
  40378c:	b	4037c0 <ferror@plt+0xe50>
  403790:	mov	x0, x20
  403794:	bl	402310 <strlen@plt>
  403798:	cmp	x23, x0
  40379c:	b.eq	4037c0 <ferror@plt+0xe50>  // b.none
  4037a0:	ldrsb	w0, [x20, x23]
  4037a4:	cmp	w0, w25
  4037a8:	b.ne	403818 <ferror@plt+0xea8>  // b.any
  4037ac:	b	4037c0 <ferror@plt+0xe50>
  4037b0:	ldrsb	w0, [x20, x23]
  4037b4:	cmp	w0, #0x0
  4037b8:	ccmp	w25, w0, #0x4, ne  // ne = any
  4037bc:	b.ne	403824 <ferror@plt+0xeb4>  // b.any
  4037c0:	add	x4, sp, #0xa0
  4037c4:	ldr	x3, [sp, #152]
  4037c8:	ldr	x2, [sp, #104]
  4037cc:	mov	x1, x26
  4037d0:	ldr	x0, [sp, #96]
  4037d4:	bl	402700 <mnt_table_find_next_fs@plt>
  4037d8:	cbnz	w0, 403854 <ferror@plt+0xee4>
  4037dc:	ldr	x0, [sp, #160]
  4037e0:	bl	4025a0 <mnt_fs_get_target@plt>
  4037e4:	mov	x21, x0
  4037e8:	ldr	x22, [sp, #144]
  4037ec:	cbz	x22, 403778 <ferror@plt+0xe08>
  4037f0:	mov	x1, x0
  4037f4:	mov	x0, x22
  4037f8:	bl	402820 <strstr@plt>
  4037fc:	mov	x20, x0
  403800:	cbz	x0, 403824 <ferror@plt+0xeb4>
  403804:	mov	x0, x21
  403808:	bl	402310 <strlen@plt>
  40380c:	mov	x23, x0
  403810:	cmp	x22, x20
  403814:	b.eq	403790 <ferror@plt+0xe20>  // b.none
  403818:	ldursb	w0, [x20, #-1]
  40381c:	cmp	w0, w25
  403820:	b.eq	4037b0 <ferror@plt+0xe40>  // b.none
  403824:	str	xzr, [sp, #168]
  403828:	mov	x4, x21
  40382c:	mov	w3, w25
  403830:	mov	x2, x22
  403834:	ldr	x1, [sp, #128]
  403838:	add	x0, sp, #0xa8
  40383c:	bl	402d2c <ferror@plt+0x3bc>
  403840:	ldr	x0, [sp, #144]
  403844:	bl	4026e0 <free@plt>
  403848:	ldr	x0, [sp, #168]
  40384c:	str	x0, [sp, #144]
  403850:	b	4037c0 <ferror@plt+0xe50>
  403854:	ldr	x0, [sp, #152]
  403858:	bl	4026e0 <free@plt>
  40385c:	mov	x0, x26
  403860:	bl	4026d0 <mnt_free_iter@plt>
  403864:	b	403588 <ferror@plt+0xc18>
  403868:	mov	w3, #0x300                 	// #768
  40386c:	adrp	x2, 407000 <ferror@plt+0x4690>
  403870:	add	x2, x2, #0x480
  403874:	adrp	x1, 407000 <ferror@plt+0x4690>
  403878:	add	x1, x1, #0x648
  40387c:	mov	w0, #0x1                   	// #1
  403880:	bl	402940 <err@plt>
  403884:	ldp	x19, x20, [sp, #16]
  403888:	ldp	x21, x22, [sp, #32]
  40388c:	ldp	x23, x24, [sp, #48]
  403890:	ldp	x25, x26, [sp, #64]
  403894:	ldr	x0, [sp, #112]
  403898:	ldr	x1, [sp, #120]
  40389c:	str	x1, [x0, #208]
  4038a0:	ldp	x27, x28, [sp, #80]
  4038a4:	ldp	x29, x30, [sp], #176
  4038a8:	ret
  4038ac:	stp	x29, x30, [sp, #-48]!
  4038b0:	mov	x29, sp
  4038b4:	stp	x19, x20, [sp, #16]
  4038b8:	stp	x21, x22, [sp, #32]
  4038bc:	mov	x19, x0
  4038c0:	mov	x22, x1
  4038c4:	mov	x20, x2
  4038c8:	mov	x21, x3
  4038cc:	ldrb	w0, [x0, #80]
  4038d0:	tbz	w0, #2, 4038e4 <ferror@plt+0xf74>
  4038d4:	ldr	x2, [x2, #216]
  4038d8:	cbz	x2, 4038e4 <ferror@plt+0xf74>
  4038dc:	ldr	x0, [x2, #208]
  4038e0:	cbz	x0, 403908 <ferror@plt+0xf98>
  4038e4:	mov	x3, x20
  4038e8:	mov	x2, x21
  4038ec:	mov	x1, x22
  4038f0:	mov	x0, x19
  4038f4:	bl	403360 <ferror@plt+0x9f0>
  4038f8:	ldp	x19, x20, [sp, #16]
  4038fc:	ldp	x21, x22, [sp, #32]
  403900:	ldp	x29, x30, [sp], #48
  403904:	ret
  403908:	ldrsw	x0, [x3, #8]
  40390c:	add	x0, x0, #0x2
  403910:	lsl	x0, x0, #3
  403914:	add	x1, x2, x0
  403918:	add	x0, x20, x0
  40391c:	ldr	x1, [x1, #8]
  403920:	ldr	x0, [x0, #8]
  403924:	cmp	x1, x0
  403928:	b.ne	4038e4 <ferror@plt+0xf74>  // b.any
  40392c:	mov	x1, x22
  403930:	mov	x0, x19
  403934:	bl	4038ac <ferror@plt+0xf3c>
  403938:	b	4038e4 <ferror@plt+0xf74>
  40393c:	stp	x29, x30, [sp, #-96]!
  403940:	mov	x29, sp
  403944:	stp	x21, x22, [sp, #32]
  403948:	stp	x23, x24, [sp, #48]
  40394c:	mov	x22, x0
  403950:	bl	402560 <scols_new_table@plt>
  403954:	mov	x24, x0
  403958:	cbz	x0, 4039c8 <ferror@plt+0x1058>
  40395c:	stp	x19, x20, [sp, #16]
  403960:	ldrb	w1, [x22, #80]
  403964:	and	w1, w1, #0x1
  403968:	bl	402430 <scols_table_enable_raw@plt>
  40396c:	ldrb	w1, [x22, #80]
  403970:	ubfx	x1, x1, #1, #1
  403974:	mov	x0, x24
  403978:	bl	402710 <scols_table_enable_json@plt>
  40397c:	ldrb	w1, [x22, #80]
  403980:	ubfx	x1, x1, #5, #1
  403984:	mov	x0, x24
  403988:	bl	4023c0 <scols_table_enable_noheadings@plt>
  40398c:	ldrb	w0, [x22, #80]
  403990:	tbnz	w0, #1, 4039e4 <ferror@plt+0x1074>
  403994:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403998:	ldr	x0, [x0, #960]
  40399c:	mov	w21, #0x0                   	// #0
  4039a0:	mov	x20, #0x0                   	// #0
  4039a4:	cbz	x0, 403c1c <ferror@plt+0x12ac>
  4039a8:	stp	x25, x26, [sp, #64]
  4039ac:	stp	x27, x28, [sp, #80]
  4039b0:	adrp	x25, 41a000 <ferror@plt+0x17690>
  4039b4:	add	x25, x25, #0x3a0
  4039b8:	add	x26, x25, #0x28
  4039bc:	adrp	x23, 407000 <ferror@plt+0x4690>
  4039c0:	add	x23, x23, #0xef8
  4039c4:	b	403b2c <ferror@plt+0x11bc>
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4039d0:	add	x1, x1, #0x668
  4039d4:	mov	x0, #0x0                   	// #0
  4039d8:	bl	402830 <dcgettext@plt>
  4039dc:	bl	4026a0 <warn@plt>
  4039e0:	b	403a94 <ferror@plt+0x1124>
  4039e4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4039e8:	add	x1, x1, #0x690
  4039ec:	mov	x0, x24
  4039f0:	bl	402390 <scols_table_set_name@plt>
  4039f4:	b	403994 <ferror@plt+0x1024>
  4039f8:	adrp	x3, 407000 <ferror@plt+0x4690>
  4039fc:	add	x3, x3, #0xef8
  403a00:	add	x3, x3, #0x218
  403a04:	mov	w2, #0xf0                  	// #240
  403a08:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a0c:	add	x1, x1, #0x480
  403a10:	adrp	x0, 407000 <ferror@plt+0x4690>
  403a14:	add	x0, x0, #0x5b8
  403a18:	bl	4028b0 <__assert_fail@plt>
  403a1c:	adrp	x3, 407000 <ferror@plt+0x4690>
  403a20:	add	x3, x3, #0xef8
  403a24:	add	x3, x3, #0x218
  403a28:	mov	w2, #0xf1                  	// #241
  403a2c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a30:	add	x1, x1, #0x480
  403a34:	adrp	x0, 407000 <ferror@plt+0x4690>
  403a38:	add	x0, x0, #0x5c8
  403a3c:	bl	4028b0 <__assert_fail@plt>
  403a40:	adrp	x3, 407000 <ferror@plt+0x4690>
  403a44:	add	x3, x3, #0xef8
  403a48:	add	x3, x3, #0x218
  403a4c:	mov	w2, #0xf2                  	// #242
  403a50:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a54:	add	x1, x1, #0x480
  403a58:	adrp	x0, 407000 <ferror@plt+0x4690>
  403a5c:	add	x0, x0, #0x5e0
  403a60:	bl	4028b0 <__assert_fail@plt>
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a6c:	add	x1, x1, #0x6a0
  403a70:	mov	x0, #0x0                   	// #0
  403a74:	bl	402830 <dcgettext@plt>
  403a78:	bl	4027e0 <warnx@plt>
  403a7c:	mov	x0, x24
  403a80:	bl	402600 <scols_unref_table@plt>
  403a84:	mov	x24, x28
  403a88:	ldp	x19, x20, [sp, #16]
  403a8c:	ldp	x25, x26, [sp, #64]
  403a90:	ldp	x27, x28, [sp, #80]
  403a94:	mov	x0, x24
  403a98:	ldp	x21, x22, [sp, #32]
  403a9c:	ldp	x23, x24, [sp, #48]
  403aa0:	ldp	x29, x30, [sp], #96
  403aa4:	ret
  403aa8:	sbfiz	x0, x19, #2, #32
  403aac:	add	x19, x0, w19, sxtw
  403ab0:	add	x19, x23, x19, lsl #3
  403ab4:	ldr	w1, [x19, #56]
  403ab8:	mov	x0, x28
  403abc:	bl	4022e0 <scols_column_set_json_type@plt>
  403ac0:	b	403bb8 <ferror@plt+0x1248>
  403ac4:	adrp	x3, 407000 <ferror@plt+0x4690>
  403ac8:	add	x3, x3, #0xef8
  403acc:	add	x3, x3, #0x218
  403ad0:	mov	w2, #0xf1                  	// #241
  403ad4:	adrp	x1, 407000 <ferror@plt+0x4690>
  403ad8:	add	x1, x1, #0x480
  403adc:	adrp	x0, 407000 <ferror@plt+0x4690>
  403ae0:	add	x0, x0, #0x5c8
  403ae4:	bl	4028b0 <__assert_fail@plt>
  403ae8:	adrp	x3, 407000 <ferror@plt+0x4690>
  403aec:	add	x3, x3, #0xef8
  403af0:	add	x3, x3, #0x218
  403af4:	mov	w2, #0xf2                  	// #242
  403af8:	adrp	x1, 407000 <ferror@plt+0x4690>
  403afc:	add	x1, x1, #0x480
  403b00:	adrp	x0, 407000 <ferror@plt+0x4690>
  403b04:	add	x0, x0, #0x5e0
  403b08:	bl	4028b0 <__assert_fail@plt>
  403b0c:	add	x20, x20, #0x1
  403b10:	ldr	x0, [x25, #32]
  403b14:	cmp	x0, x20
  403b18:	b.ls	403c0c <ferror@plt+0x129c>  // b.plast
  403b1c:	mov	w21, w20
  403b20:	mov	x1, #0x80000000            	// #2147483648
  403b24:	cmp	x20, x1
  403b28:	b.eq	4039f8 <ferror@plt+0x1088>  // b.none
  403b2c:	sxtw	x27, w21
  403b30:	cmp	x0, w21, sxtw
  403b34:	b.ls	403a1c <ferror@plt+0x10ac>  // b.plast
  403b38:	ldr	w19, [x26, w21, sxtw #2]
  403b3c:	cmp	w19, #0xa
  403b40:	b.gt	403a40 <ferror@plt+0x10d0>
  403b44:	sbfiz	x0, x19, #2, #32
  403b48:	add	x0, x0, w19, sxtw
  403b4c:	add	x0, x23, x0, lsl #3
  403b50:	ldr	w1, [x0, #40]
  403b54:	ldrb	w0, [x22, #80]
  403b58:	and	w2, w1, #0xfffffffe
  403b5c:	tst	x0, #0x10
  403b60:	csel	w1, w2, w1, ne  // ne = any
  403b64:	tst	x0, #0x4
  403b68:	orr	w2, w1, #0x2
  403b6c:	ccmp	w19, #0x6, #0x0, ne  // ne = any
  403b70:	csel	w1, w2, w1, eq  // eq = none
  403b74:	and	w2, w1, #0xffffffbf
  403b78:	tst	x0, #0x40
  403b7c:	add	x0, x23, #0x18
  403b80:	sxtw	x5, w19
  403b84:	sbfiz	x3, x19, #2, #32
  403b88:	add	x4, x3, x5
  403b8c:	add	x4, x0, x4, lsl #3
  403b90:	add	x3, x3, x5
  403b94:	csel	w2, w2, w1, ne  // ne = any
  403b98:	ldr	d0, [x4, #8]
  403b9c:	ldr	x1, [x0, x3, lsl #3]
  403ba0:	mov	x0, x24
  403ba4:	bl	4023d0 <scols_table_new_column@plt>
  403ba8:	mov	x28, x0
  403bac:	cbz	x0, 403a64 <ferror@plt+0x10f4>
  403bb0:	ldrb	w0, [x22, #80]
  403bb4:	tbnz	w0, #1, 403aa8 <ferror@plt+0x1138>
  403bb8:	ldrb	w0, [x22, #80]
  403bbc:	tbnz	w0, #6, 403b0c <ferror@plt+0x119c>
  403bc0:	ldr	x0, [x25, #32]
  403bc4:	cmp	x27, x0
  403bc8:	b.cs	403ac4 <ferror@plt+0x1154>  // b.hs, b.nlast
  403bcc:	ldr	w0, [x26, w21, sxtw #2]
  403bd0:	cmp	w0, #0xa
  403bd4:	b.gt	403ae8 <ferror@plt+0x1178>
  403bd8:	b.ne	403b0c <ferror@plt+0x119c>  // b.any
  403bdc:	mov	x3, #0x0                   	// #0
  403be0:	adrp	x2, 402000 <memcpy@plt-0x2d0>
  403be4:	add	x2, x2, #0x570
  403be8:	adrp	x1, 402000 <memcpy@plt-0x2d0>
  403bec:	add	x1, x1, #0x490
  403bf0:	mov	x0, x28
  403bf4:	bl	402800 <scols_column_set_wrapfunc@plt>
  403bf8:	adrp	x1, 407000 <ferror@plt+0x4690>
  403bfc:	add	x1, x1, #0x960
  403c00:	mov	x0, x28
  403c04:	bl	402850 <scols_column_set_safechars@plt>
  403c08:	b	403b0c <ferror@plt+0x119c>
  403c0c:	ldp	x19, x20, [sp, #16]
  403c10:	ldp	x25, x26, [sp, #64]
  403c14:	ldp	x27, x28, [sp, #80]
  403c18:	b	403a94 <ferror@plt+0x1124>
  403c1c:	ldp	x19, x20, [sp, #16]
  403c20:	b	403a94 <ferror@plt+0x1124>
  403c24:	stp	x29, x30, [sp, #-32]!
  403c28:	mov	x29, sp
  403c2c:	stp	x19, x20, [sp, #16]
  403c30:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403c34:	ldr	x20, [x0, #904]
  403c38:	bl	4028c0 <__errno_location@plt>
  403c3c:	mov	x19, x0
  403c40:	str	wzr, [x0]
  403c44:	mov	x0, x20
  403c48:	bl	402970 <ferror@plt>
  403c4c:	cbz	w0, 403c94 <ferror@plt+0x1324>
  403c50:	ldr	w0, [x19]
  403c54:	cmp	w0, #0x9
  403c58:	b.eq	403c64 <ferror@plt+0x12f4>  // b.none
  403c5c:	cmp	w0, #0x20
  403c60:	b.ne	403cc0 <ferror@plt+0x1350>  // b.any
  403c64:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403c68:	ldr	x20, [x0, #880]
  403c6c:	str	wzr, [x19]
  403c70:	mov	x0, x20
  403c74:	bl	402970 <ferror@plt>
  403c78:	cbz	w0, 403d00 <ferror@plt+0x1390>
  403c7c:	ldr	w0, [x19]
  403c80:	cmp	w0, #0x9
  403c84:	b.ne	403d2c <ferror@plt+0x13bc>  // b.any
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #32
  403c90:	ret
  403c94:	mov	x0, x20
  403c98:	bl	4027b0 <fflush@plt>
  403c9c:	cbnz	w0, 403c50 <ferror@plt+0x12e0>
  403ca0:	mov	x0, x20
  403ca4:	bl	402480 <fileno@plt>
  403ca8:	tbnz	w0, #31, 403c50 <ferror@plt+0x12e0>
  403cac:	bl	402350 <dup@plt>
  403cb0:	tbnz	w0, #31, 403c50 <ferror@plt+0x12e0>
  403cb4:	bl	402610 <close@plt>
  403cb8:	cbz	w0, 403c64 <ferror@plt+0x12f4>
  403cbc:	b	403c50 <ferror@plt+0x12e0>
  403cc0:	cbz	w0, 403ce4 <ferror@plt+0x1374>
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	adrp	x1, 407000 <ferror@plt+0x4690>
  403ccc:	add	x1, x1, #0x6c8
  403cd0:	mov	x0, #0x0                   	// #0
  403cd4:	bl	402830 <dcgettext@plt>
  403cd8:	bl	4026a0 <warn@plt>
  403cdc:	mov	w0, #0x1                   	// #1
  403ce0:	bl	4022f0 <_exit@plt>
  403ce4:	mov	w2, #0x5                   	// #5
  403ce8:	adrp	x1, 407000 <ferror@plt+0x4690>
  403cec:	add	x1, x1, #0x6c8
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	bl	402830 <dcgettext@plt>
  403cf8:	bl	4027e0 <warnx@plt>
  403cfc:	b	403cdc <ferror@plt+0x136c>
  403d00:	mov	x0, x20
  403d04:	bl	4027b0 <fflush@plt>
  403d08:	cbnz	w0, 403c7c <ferror@plt+0x130c>
  403d0c:	mov	x0, x20
  403d10:	bl	402480 <fileno@plt>
  403d14:	tbnz	w0, #31, 403c7c <ferror@plt+0x130c>
  403d18:	bl	402350 <dup@plt>
  403d1c:	tbnz	w0, #31, 403c7c <ferror@plt+0x130c>
  403d20:	bl	402610 <close@plt>
  403d24:	cbz	w0, 403c88 <ferror@plt+0x1318>
  403d28:	b	403c7c <ferror@plt+0x130c>
  403d2c:	mov	w0, #0x1                   	// #1
  403d30:	bl	4022f0 <_exit@plt>
  403d34:	stp	x29, x30, [sp, #-400]!
  403d38:	mov	x29, sp
  403d3c:	stp	x19, x20, [sp, #16]
  403d40:	stp	x21, x22, [sp, #32]
  403d44:	stp	x23, x24, [sp, #48]
  403d48:	stp	x25, x26, [sp, #64]
  403d4c:	stp	x27, x28, [sp, #80]
  403d50:	mov	w21, w0
  403d54:	mov	x22, x1
  403d58:	str	xzr, [sp, #296]
  403d5c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403d60:	add	x1, x1, #0x758
  403d64:	mov	w0, #0x6                   	// #6
  403d68:	bl	402950 <setlocale@plt>
  403d6c:	adrp	x19, 407000 <ferror@plt+0x4690>
  403d70:	add	x19, x19, #0x6f8
  403d74:	adrp	x1, 407000 <ferror@plt+0x4690>
  403d78:	add	x1, x1, #0x6e0
  403d7c:	mov	x0, x19
  403d80:	bl	402510 <bindtextdomain@plt>
  403d84:	mov	x0, x19
  403d88:	bl	402660 <textdomain@plt>
  403d8c:	adrp	x0, 403000 <ferror@plt+0x690>
  403d90:	add	x0, x0, #0xc24
  403d94:	bl	407448 <ferror@plt+0x4ad8>
  403d98:	adrp	x0, 407000 <ferror@plt+0x4690>
  403d9c:	add	x0, x0, #0x708
  403da0:	bl	4028e0 <getenv@plt>
  403da4:	adrp	x1, 41a000 <ferror@plt+0x17690>
  403da8:	ldr	w1, [x1, #928]
  403dac:	tbnz	w1, #1, 403dec <ferror@plt+0x147c>
  403db0:	cbz	x0, 403e98 <ferror@plt+0x1528>
  403db4:	mov	w2, #0x0                   	// #0
  403db8:	add	x1, sp, #0x80
  403dbc:	bl	402300 <strtoul@plt>
  403dc0:	mov	w19, w0
  403dc4:	ldr	x0, [sp, #128]
  403dc8:	cbz	x0, 403de4 <ferror@plt+0x1474>
  403dcc:	adrp	x1, 407000 <ferror@plt+0x4690>
  403dd0:	add	x1, x1, #0x718
  403dd4:	bl	402680 <strcmp@plt>
  403dd8:	cmp	w0, #0x0
  403ddc:	mov	w0, #0xffff                	// #65535
  403de0:	csel	w19, w19, w0, ne  // ne = any
  403de4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403de8:	str	w19, [x0, #928]
  403dec:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403df0:	ldr	w19, [x0, #928]
  403df4:	cbnz	w19, 403ea4 <ferror@plt+0x1534>
  403df8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403dfc:	add	x1, x0, #0x3a0
  403e00:	ldr	w2, [x0, #928]
  403e04:	orr	w2, w2, #0x2
  403e08:	str	w2, [x0, #928]
  403e0c:	add	x0, sp, #0x130
  403e10:	stp	xzr, xzr, [sp, #336]
  403e14:	stp	xzr, xzr, [sp, #352]
  403e18:	stp	xzr, xzr, [sp, #368]
  403e1c:	stp	xzr, xzr, [sp, #384]
  403e20:	str	x0, [sp, #304]
  403e24:	str	x0, [sp, #312]
  403e28:	add	x0, sp, #0x140
  403e2c:	str	x0, [sp, #320]
  403e30:	str	x0, [sp, #328]
  403e34:	add	x0, x1, #0x10
  403e38:	str	x0, [x1, #16]
  403e3c:	str	x0, [x1, #24]
  403e40:	str	wzr, [sp, #100]
  403e44:	str	xzr, [sp, #104]
  403e48:	adrp	x20, 407000 <ferror@plt+0x4690>
  403e4c:	add	x20, x20, #0xef8
  403e50:	add	x24, x20, #0x228
  403e54:	adrp	x23, 407000 <ferror@plt+0x4690>
  403e58:	add	x23, x23, #0xb70
  403e5c:	mov	x28, x1
  403e60:	add	x25, x1, #0x28
  403e64:	mov	x4, #0x0                   	// #0
  403e68:	mov	x3, x24
  403e6c:	mov	x2, x23
  403e70:	mov	x1, x22
  403e74:	mov	w0, w21
  403e78:	bl	402670 <getopt_long@plt>
  403e7c:	cmn	w0, #0x1
  403e80:	b.eq	4044fc <ferror@plt+0x1b8c>  // b.none
  403e84:	cmp	w0, #0x49
  403e88:	b.le	404034 <ferror@plt+0x16c4>
  403e8c:	add	x2, sp, #0x128
  403e90:	add	x19, x20, #0x3c8
  403e94:	b	403f38 <ferror@plt+0x15c8>
  403e98:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403e9c:	str	wzr, [x0, #928]
  403ea0:	b	403df8 <ferror@plt+0x1488>
  403ea4:	bl	4023f0 <getuid@plt>
  403ea8:	mov	w20, w0
  403eac:	bl	4023b0 <geteuid@plt>
  403eb0:	cmp	w20, w0
  403eb4:	b.eq	403ef0 <ferror@plt+0x1580>  // b.none
  403eb8:	orr	w19, w19, #0x1000000
  403ebc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403ec0:	str	w19, [x0, #928]
  403ec4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403ec8:	ldr	x19, [x0, #880]
  403ecc:	bl	4024b0 <getpid@plt>
  403ed0:	adrp	x3, 407000 <ferror@plt+0x4690>
  403ed4:	add	x3, x3, #0x4e8
  403ed8:	mov	w2, w0
  403edc:	adrp	x1, 407000 <ferror@plt+0x4690>
  403ee0:	add	x1, x1, #0x720
  403ee4:	mov	x0, x19
  403ee8:	bl	402910 <fprintf@plt>
  403eec:	b	403df8 <ferror@plt+0x1488>
  403ef0:	bl	4026f0 <getgid@plt>
  403ef4:	mov	w20, w0
  403ef8:	bl	402380 <getegid@plt>
  403efc:	cmp	w20, w0
  403f00:	b.ne	403eb8 <ferror@plt+0x1548>  // b.any
  403f04:	b	403df8 <ferror@plt+0x1488>
  403f08:	ldr	w1, [x3, #4]!
  403f0c:	cmp	w1, #0x0
  403f10:	ccmp	w0, w1, #0x1, ne  // ne = any
  403f14:	b.ge	403f4c <ferror@plt+0x15dc>  // b.tcont
  403f18:	b	403f24 <ferror@plt+0x15b4>
  403f1c:	cmp	w0, w1
  403f20:	b.ne	403f64 <ferror@plt+0x15f4>  // b.any
  403f24:	ldr	w1, [x19, #64]!
  403f28:	add	x2, x2, #0x4
  403f2c:	cmp	w1, #0x0
  403f30:	ccmp	w0, w1, #0x1, ne  // ne = any
  403f34:	b.lt	404034 <ferror@plt+0x16c4>  // b.tstop
  403f38:	ldr	w1, [x19]
  403f3c:	cmp	w1, #0x0
  403f40:	mov	x3, x19
  403f44:	ccmp	w0, w1, #0x1, ne  // ne = any
  403f48:	b.lt	403f24 <ferror@plt+0x15b4>  // b.tstop
  403f4c:	cmp	w0, w1
  403f50:	b.ne	403f08 <ferror@plt+0x1598>  // b.any
  403f54:	ldr	w1, [x2]
  403f58:	cbnz	w1, 403f1c <ferror@plt+0x15ac>
  403f5c:	str	w0, [x2]
  403f60:	b	403f24 <ferror@plt+0x15b4>
  403f64:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403f68:	ldr	x20, [x0, #880]
  403f6c:	mov	w2, #0x5                   	// #5
  403f70:	adrp	x1, 407000 <ferror@plt+0x4690>
  403f74:	add	x1, x1, #0x760
  403f78:	mov	x0, #0x0                   	// #0
  403f7c:	bl	402830 <dcgettext@plt>
  403f80:	adrp	x1, 41a000 <ferror@plt+0x17690>
  403f84:	ldr	x2, [x1, #912]
  403f88:	mov	x1, x0
  403f8c:	mov	x0, x20
  403f90:	bl	402910 <fprintf@plt>
  403f94:	mov	x20, #0x0                   	// #0
  403f98:	adrp	x22, 407000 <ferror@plt+0x4690>
  403f9c:	add	x22, x22, #0x6d8
  403fa0:	adrp	x21, 407000 <ferror@plt+0x4690>
  403fa4:	add	x21, x21, #0xef8
  403fa8:	adrp	x23, 407000 <ferror@plt+0x4690>
  403fac:	b	403fd4 <ferror@plt+0x1664>
  403fb0:	cbz	x2, 403ff8 <ferror@plt+0x1688>
  403fb4:	adrp	x1, 407000 <ferror@plt+0x4690>
  403fb8:	add	x1, x1, #0x788
  403fbc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403fc0:	ldr	x0, [x0, #880]
  403fc4:	bl	402910 <fprintf@plt>
  403fc8:	add	x20, x20, #0x4
  403fcc:	cmp	x20, #0x3c
  403fd0:	b.eq	40401c <ferror@plt+0x16ac>  // b.none
  403fd4:	ldr	w3, [x19, x20]
  403fd8:	cbz	w3, 40401c <ferror@plt+0x16ac>
  403fdc:	mov	x2, x22
  403fe0:	add	x0, x21, #0x228
  403fe4:	ldr	w1, [x0, #24]
  403fe8:	cmp	w3, w1
  403fec:	b.eq	403fb0 <ferror@plt+0x1640>  // b.none
  403ff0:	ldr	x2, [x0, #32]!
  403ff4:	cbnz	x2, 403fe4 <ferror@plt+0x1674>
  403ff8:	sub	w0, w3, #0x21
  403ffc:	cmp	w0, #0x5d
  404000:	b.hi	403fc8 <ferror@plt+0x1658>  // b.pmore
  404004:	mov	w2, w3
  404008:	add	x1, x23, #0x790
  40400c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404010:	ldr	x0, [x0, #880]
  404014:	bl	402910 <fprintf@plt>
  404018:	b	403fc8 <ferror@plt+0x1658>
  40401c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404020:	ldr	x1, [x0, #880]
  404024:	mov	w0, #0xa                   	// #10
  404028:	bl	402420 <fputc@plt>
  40402c:	mov	w0, #0x1                   	// #1
  404030:	bl	402340 <exit@plt>
  404034:	cmp	w0, #0x6f
  404038:	b.eq	4043dc <ferror@plt+0x1a6c>  // b.none
  40403c:	cmp	w0, #0x6f
  404040:	b.gt	404358 <ferror@plt+0x19e8>
  404044:	cmp	w0, #0x57
  404048:	b.eq	4044b4 <ferror@plt+0x1b44>  // b.none
  40404c:	cmp	w0, #0x57
  404050:	b.le	404074 <ferror@plt+0x1704>
  404054:	cmp	w0, #0x6c
  404058:	b.eq	4043cc <ferror@plt+0x1a5c>  // b.none
  40405c:	cmp	w0, #0x6e
  404060:	b.ne	4040b4 <ferror@plt+0x1744>  // b.any
  404064:	ldrb	w0, [sp, #384]
  404068:	orr	w0, w0, #0x20
  40406c:	strb	w0, [sp, #384]
  404070:	b	403e64 <ferror@plt+0x14f4>
  404074:	cmp	w0, #0x4a
  404078:	b.eq	4043bc <ferror@plt+0x1a4c>  // b.none
  40407c:	cmp	w0, #0x56
  404080:	b.ne	4044c4 <ferror@plt+0x1b54>  // b.any
  404084:	mov	w2, #0x5                   	// #5
  404088:	adrp	x1, 407000 <ferror@plt+0x4690>
  40408c:	add	x1, x1, #0xb20
  404090:	mov	x0, #0x0                   	// #0
  404094:	bl	402830 <dcgettext@plt>
  404098:	adrp	x2, 407000 <ferror@plt+0x4690>
  40409c:	add	x2, x2, #0xb30
  4040a0:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4040a4:	ldr	x1, [x1, #912]
  4040a8:	bl	4028a0 <printf@plt>
  4040ac:	mov	w0, #0x0                   	// #0
  4040b0:	bl	402340 <exit@plt>
  4040b4:	cmp	w0, #0x68
  4040b8:	b.ne	4044c4 <ferror@plt+0x1b54>  // b.any
  4040bc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4040c0:	ldr	x20, [x0, #904]
  4040c4:	mov	w2, #0x5                   	// #5
  4040c8:	adrp	x1, 407000 <ferror@plt+0x4690>
  4040cc:	add	x1, x1, #0x7d0
  4040d0:	mov	x0, #0x0                   	// #0
  4040d4:	bl	402830 <dcgettext@plt>
  4040d8:	mov	x1, x20
  4040dc:	bl	402320 <fputs@plt>
  4040e0:	mov	w2, #0x5                   	// #5
  4040e4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4040e8:	add	x1, x1, #0x7e0
  4040ec:	mov	x0, #0x0                   	// #0
  4040f0:	bl	402830 <dcgettext@plt>
  4040f4:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4040f8:	ldr	x2, [x1, #912]
  4040fc:	mov	x1, x0
  404100:	mov	x0, x20
  404104:	bl	402910 <fprintf@plt>
  404108:	mov	x1, x20
  40410c:	mov	w0, #0xa                   	// #10
  404110:	bl	402420 <fputc@plt>
  404114:	mov	w2, #0x5                   	// #5
  404118:	adrp	x1, 407000 <ferror@plt+0x4690>
  40411c:	add	x1, x1, #0x800
  404120:	mov	x0, #0x0                   	// #0
  404124:	bl	402830 <dcgettext@plt>
  404128:	mov	x1, x20
  40412c:	bl	402320 <fputs@plt>
  404130:	mov	w2, #0x5                   	// #5
  404134:	adrp	x1, 407000 <ferror@plt+0x4690>
  404138:	add	x1, x1, #0x820
  40413c:	mov	x0, #0x0                   	// #0
  404140:	bl	402830 <dcgettext@plt>
  404144:	mov	x1, x20
  404148:	bl	402320 <fputs@plt>
  40414c:	mov	w2, #0x5                   	// #5
  404150:	adrp	x1, 407000 <ferror@plt+0x4690>
  404154:	add	x1, x1, #0x830
  404158:	mov	x0, #0x0                   	// #0
  40415c:	bl	402830 <dcgettext@plt>
  404160:	mov	x1, x20
  404164:	bl	402320 <fputs@plt>
  404168:	mov	w2, #0x5                   	// #5
  40416c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404170:	add	x1, x1, #0x860
  404174:	mov	x0, #0x0                   	// #0
  404178:	bl	402830 <dcgettext@plt>
  40417c:	mov	x1, x20
  404180:	bl	402320 <fputs@plt>
  404184:	mov	w2, #0x5                   	// #5
  404188:	adrp	x1, 407000 <ferror@plt+0x4690>
  40418c:	add	x1, x1, #0x890
  404190:	mov	x0, #0x0                   	// #0
  404194:	bl	402830 <dcgettext@plt>
  404198:	mov	x1, x20
  40419c:	bl	402320 <fputs@plt>
  4041a0:	mov	w2, #0x5                   	// #5
  4041a4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4041a8:	add	x1, x1, #0x8c0
  4041ac:	mov	x0, #0x0                   	// #0
  4041b0:	bl	402830 <dcgettext@plt>
  4041b4:	mov	x1, x20
  4041b8:	bl	402320 <fputs@plt>
  4041bc:	mov	w2, #0x5                   	// #5
  4041c0:	adrp	x1, 407000 <ferror@plt+0x4690>
  4041c4:	add	x1, x1, #0x900
  4041c8:	mov	x0, #0x0                   	// #0
  4041cc:	bl	402830 <dcgettext@plt>
  4041d0:	mov	x1, x20
  4041d4:	bl	402320 <fputs@plt>
  4041d8:	mov	w2, #0x5                   	// #5
  4041dc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4041e0:	add	x1, x1, #0x930
  4041e4:	mov	x0, #0x0                   	// #0
  4041e8:	bl	402830 <dcgettext@plt>
  4041ec:	mov	x1, x20
  4041f0:	bl	402320 <fputs@plt>
  4041f4:	mov	w2, #0x5                   	// #5
  4041f8:	adrp	x1, 407000 <ferror@plt+0x4690>
  4041fc:	add	x1, x1, #0x968
  404200:	mov	x0, #0x0                   	// #0
  404204:	bl	402830 <dcgettext@plt>
  404208:	mov	x1, x20
  40420c:	bl	402320 <fputs@plt>
  404210:	mov	w2, #0x5                   	// #5
  404214:	adrp	x1, 407000 <ferror@plt+0x4690>
  404218:	add	x1, x1, #0x9a0
  40421c:	mov	x0, #0x0                   	// #0
  404220:	bl	402830 <dcgettext@plt>
  404224:	mov	x1, x20
  404228:	bl	402320 <fputs@plt>
  40422c:	mov	w2, #0x5                   	// #5
  404230:	adrp	x1, 407000 <ferror@plt+0x4690>
  404234:	add	x1, x1, #0x9d8
  404238:	mov	x0, #0x0                   	// #0
  40423c:	bl	402830 <dcgettext@plt>
  404240:	mov	x1, x20
  404244:	bl	402320 <fputs@plt>
  404248:	mov	w2, #0x5                   	// #5
  40424c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404250:	add	x1, x1, #0xa18
  404254:	mov	x0, #0x0                   	// #0
  404258:	bl	402830 <dcgettext@plt>
  40425c:	mov	x1, x20
  404260:	bl	402320 <fputs@plt>
  404264:	mov	x1, x20
  404268:	mov	w0, #0xa                   	// #10
  40426c:	bl	402420 <fputc@plt>
  404270:	mov	w2, #0x5                   	// #5
  404274:	adrp	x1, 407000 <ferror@plt+0x4690>
  404278:	add	x1, x1, #0xa68
  40427c:	mov	x0, #0x0                   	// #0
  404280:	bl	402830 <dcgettext@plt>
  404284:	mov	x19, x0
  404288:	mov	w2, #0x5                   	// #5
  40428c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404290:	add	x1, x1, #0xa80
  404294:	mov	x0, #0x0                   	// #0
  404298:	bl	402830 <dcgettext@plt>
  40429c:	mov	x4, x0
  4042a0:	adrp	x3, 407000 <ferror@plt+0x4690>
  4042a4:	add	x3, x3, #0xa90
  4042a8:	mov	x2, x19
  4042ac:	adrp	x1, 407000 <ferror@plt+0x4690>
  4042b0:	add	x1, x1, #0xaa0
  4042b4:	adrp	x0, 407000 <ferror@plt+0x4690>
  4042b8:	add	x0, x0, #0xab0
  4042bc:	bl	4028a0 <printf@plt>
  4042c0:	mov	w2, #0x5                   	// #5
  4042c4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4042c8:	add	x1, x1, #0xac8
  4042cc:	mov	x0, #0x0                   	// #0
  4042d0:	bl	402830 <dcgettext@plt>
  4042d4:	mov	x1, x20
  4042d8:	bl	402320 <fputs@plt>
  4042dc:	adrp	x19, 407000 <ferror@plt+0x4690>
  4042e0:	add	x19, x19, #0xef8
  4042e4:	add	x19, x19, #0x18
  4042e8:	mov	x21, #0x0                   	// #0
  4042ec:	mov	w24, #0x5                   	// #5
  4042f0:	adrp	x23, 407000 <ferror@plt+0x4690>
  4042f4:	add	x23, x23, #0xae8
  4042f8:	ldr	x22, [x19]
  4042fc:	mov	w2, w24
  404300:	ldr	x1, [x19, #24]
  404304:	mov	x0, #0x0                   	// #0
  404308:	bl	402830 <dcgettext@plt>
  40430c:	mov	x3, x0
  404310:	mov	x2, x22
  404314:	mov	x1, x23
  404318:	mov	x0, x20
  40431c:	bl	402910 <fprintf@plt>
  404320:	add	x21, x21, #0x1
  404324:	add	x19, x19, #0x28
  404328:	cmp	x21, #0xb
  40432c:	b.ne	4042f8 <ferror@plt+0x1988>  // b.any
  404330:	mov	w2, #0x5                   	// #5
  404334:	adrp	x1, 407000 <ferror@plt+0x4690>
  404338:	add	x1, x1, #0xaf8
  40433c:	mov	x0, #0x0                   	// #0
  404340:	bl	402830 <dcgettext@plt>
  404344:	adrp	x1, 407000 <ferror@plt+0x4690>
  404348:	add	x1, x1, #0xb18
  40434c:	bl	4028a0 <printf@plt>
  404350:	mov	w0, #0x0                   	// #0
  404354:	bl	402340 <exit@plt>
  404358:	cmp	w0, #0x74
  40435c:	b.eq	40442c <ferror@plt+0x1abc>  // b.none
  404360:	cmp	w0, #0x74
  404364:	b.le	404398 <ferror@plt+0x1a28>
  404368:	cmp	w0, #0x75
  40436c:	b.eq	40441c <ferror@plt+0x1aac>  // b.none
  404370:	cmp	w0, #0x80
  404374:	b.ne	4044c4 <ferror@plt+0x1b54>  // b.any
  404378:	mov	x0, #0x0                   	// #0
  40437c:	str	w0, [x25, x0, lsl #2]
  404380:	add	x0, x0, #0x1
  404384:	cmp	x0, #0xb
  404388:	b.ne	40437c <ferror@plt+0x1a0c>  // b.any
  40438c:	mov	x0, #0xb                   	// #11
  404390:	str	x0, [x28, #32]
  404394:	b	403e64 <ferror@plt+0x14f4>
  404398:	cmp	w0, #0x70
  40439c:	b.eq	4043ec <ferror@plt+0x1a7c>  // b.none
  4043a0:	cmp	w0, #0x72
  4043a4:	b.ne	4044c4 <ferror@plt+0x1b54>  // b.any
  4043a8:	ldrb	w0, [sp, #384]
  4043ac:	orr	w0, w0, #0x1
  4043b0:	orr	w0, w0, #0x40
  4043b4:	strb	w0, [sp, #384]
  4043b8:	b	403e64 <ferror@plt+0x14f4>
  4043bc:	ldrb	w0, [sp, #384]
  4043c0:	orr	w0, w0, #0x2
  4043c4:	strb	w0, [sp, #384]
  4043c8:	b	403e64 <ferror@plt+0x14f4>
  4043cc:	ldrb	w0, [sp, #384]
  4043d0:	orr	w0, w0, #0x8
  4043d4:	strb	w0, [sp, #384]
  4043d8:	b	403e64 <ferror@plt+0x14f4>
  4043dc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4043e0:	ldr	x0, [x0, #888]
  4043e4:	str	x0, [sp, #104]
  4043e8:	b	403e64 <ferror@plt+0x14f4>
  4043ec:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4043f0:	ldr	x19, [x0, #888]
  4043f4:	mov	w2, #0x5                   	// #5
  4043f8:	adrp	x1, 407000 <ferror@plt+0x4690>
  4043fc:	add	x1, x1, #0x798
  404400:	mov	x0, #0x0                   	// #0
  404404:	bl	402830 <dcgettext@plt>
  404408:	mov	x1, x0
  40440c:	mov	x0, x19
  404410:	bl	405c4c <ferror@plt+0x32dc>
  404414:	str	w0, [sp, #336]
  404418:	b	403e64 <ferror@plt+0x14f4>
  40441c:	ldrb	w0, [sp, #384]
  404420:	orr	w0, w0, #0x10
  404424:	strb	w0, [sp, #384]
  404428:	b	403e64 <ferror@plt+0x14f4>
  40442c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404430:	ldr	x27, [x0, #888]
  404434:	mov	x19, #0x0                   	// #0
  404438:	add	x26, x20, #0x1d0
  40443c:	mov	x1, x27
  404440:	ldr	x0, [x26, x19, lsl #3]
  404444:	bl	402680 <strcmp@plt>
  404448:	cbz	w0, 404480 <ferror@plt+0x1b10>
  40444c:	add	x19, x19, #0x1
  404450:	cmp	x19, #0x7
  404454:	b.ne	40443c <ferror@plt+0x1acc>  // b.any
  404458:	mov	w2, #0x5                   	// #5
  40445c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404460:	add	x1, x1, #0x7b0
  404464:	mov	x0, #0x0                   	// #0
  404468:	bl	402830 <dcgettext@plt>
  40446c:	adrp	x1, 41a000 <ferror@plt+0x17690>
  404470:	ldr	x2, [x1, #888]
  404474:	mov	x1, x0
  404478:	mov	w0, #0x1                   	// #1
  40447c:	bl	402860 <errx@plt>
  404480:	tbnz	w19, #31, 404458 <ferror@plt+0x1ae8>
  404484:	add	x0, sp, #0x190
  404488:	add	x0, x0, w19, sxtw #2
  40448c:	mov	w2, #0x1                   	// #1
  404490:	stur	w2, [x0, #-48]
  404494:	ldr	w0, [sp, #380]
  404498:	add	w0, w0, w2
  40449c:	str	w0, [sp, #380]
  4044a0:	cmp	w19, w2
  4044a4:	ldr	w0, [sp, #100]
  4044a8:	csel	w0, w0, w19, ne  // ne = any
  4044ac:	str	w0, [sp, #100]
  4044b0:	b	403e64 <ferror@plt+0x14f4>
  4044b4:	ldrb	w0, [sp, #384]
  4044b8:	orr	w0, w0, #0x40
  4044bc:	strb	w0, [sp, #384]
  4044c0:	b	403e64 <ferror@plt+0x14f4>
  4044c4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4044c8:	ldr	x19, [x0, #880]
  4044cc:	mov	w2, #0x5                   	// #5
  4044d0:	adrp	x1, 407000 <ferror@plt+0x4690>
  4044d4:	add	x1, x1, #0xb48
  4044d8:	mov	x0, #0x0                   	// #0
  4044dc:	bl	402830 <dcgettext@plt>
  4044e0:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4044e4:	ldr	x2, [x1, #912]
  4044e8:	mov	x1, x0
  4044ec:	mov	x0, x19
  4044f0:	bl	402910 <fprintf@plt>
  4044f4:	mov	w0, #0x1                   	// #1
  4044f8:	bl	402340 <exit@plt>
  4044fc:	ldr	w0, [sp, #380]
  404500:	cbnz	w0, 404524 <ferror@plt+0x1bb4>
  404504:	mov	w0, #0x1                   	// #1
  404508:	str	w0, [sp, #352]
  40450c:	str	w0, [sp, #356]
  404510:	str	w0, [sp, #360]
  404514:	str	w0, [sp, #364]
  404518:	str	w0, [sp, #368]
  40451c:	str	w0, [sp, #372]
  404520:	str	w0, [sp, #376]
  404524:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404528:	ldr	w0, [x0, #896]
  40452c:	cmp	w0, w21
  404530:	b.ge	4045e0 <ferror@plt+0x1c70>  // b.tcont
  404534:	ldr	w1, [sp, #336]
  404538:	cbnz	w1, 4045c0 <ferror@plt+0x1c50>
  40453c:	ldr	x19, [x22, w0, sxtw #3]
  404540:	mov	w2, #0x5                   	// #5
  404544:	adrp	x1, 407000 <ferror@plt+0x4690>
  404548:	add	x1, x1, #0xbb0
  40454c:	mov	x0, #0x0                   	// #0
  404550:	bl	402830 <dcgettext@plt>
  404554:	mov	x1, x0
  404558:	mov	x0, x19
  40455c:	bl	405d08 <ferror@plt+0x3398>
  404560:	str	x0, [sp, #344]
  404564:	ldrb	w0, [sp, #384]
  404568:	eor	x0, x0, #0x8
  40456c:	ubfx	x0, x0, #3, #1
  404570:	ldrb	w1, [sp, #384]
  404574:	bfi	w1, w0, #2, #1
  404578:	strb	w1, [sp, #384]
  40457c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404580:	ldr	x0, [x0, #960]
  404584:	cbnz	x0, 40466c <ferror@plt+0x1cfc>
  404588:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40458c:	add	x0, x0, #0x3a0
  404590:	add	x1, x0, #0x28
  404594:	mov	w2, #0x4                   	// #4
  404598:	str	w2, [x0, #40]
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	str	w2, [x0, #44]
  4045a4:	mov	w2, #0x8                   	// #8
  4045a8:	str	w2, [x0, #48]
  4045ac:	mov	x2, #0x4                   	// #4
  4045b0:	str	x2, [x0, #32]
  4045b4:	mov	w0, #0x6                   	// #6
  4045b8:	str	w0, [x1, #12]
  4045bc:	b	40466c <ferror@plt+0x1cfc>
  4045c0:	mov	w2, #0x5                   	// #5
  4045c4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4045c8:	add	x1, x1, #0xb80
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	bl	402830 <dcgettext@plt>
  4045d4:	mov	x1, x0
  4045d8:	mov	w0, #0x1                   	// #1
  4045dc:	bl	402860 <errx@plt>
  4045e0:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4045e4:	ldr	x0, [x0, #960]
  4045e8:	cbnz	x0, 40466c <ferror@plt+0x1cfc>
  4045ec:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4045f0:	add	x0, x0, #0x3a0
  4045f4:	add	x1, x0, #0x28
  4045f8:	str	wzr, [x0, #40]
  4045fc:	mov	w2, #0x1                   	// #1
  404600:	str	w2, [x0, #44]
  404604:	mov	w2, #0x3                   	// #3
  404608:	str	w2, [x0, #48]
  40460c:	mov	w2, #0x4                   	// #4
  404610:	str	w2, [x0, #52]
  404614:	mov	x2, #0x5                   	// #5
  404618:	str	x2, [x0, #32]
  40461c:	mov	w0, #0x8                   	// #8
  404620:	str	w0, [x1, #16]
  404624:	ldr	w0, [sp, #100]
  404628:	cbz	w0, 40464c <ferror@plt+0x1cdc>
  40462c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404630:	add	x0, x0, #0x3a0
  404634:	mov	w2, #0x9                   	// #9
  404638:	str	w2, [x1, #20]
  40463c:	mov	x2, #0x7                   	// #7
  404640:	str	x2, [x0, #32]
  404644:	mov	w0, #0xa                   	// #10
  404648:	str	w0, [x1, #24]
  40464c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404650:	add	x0, x0, #0x3a0
  404654:	ldr	x1, [x0, #32]
  404658:	add	x2, x1, #0x1
  40465c:	str	x2, [x0, #32]
  404660:	add	x0, x0, #0x28
  404664:	mov	w2, #0x6                   	// #6
  404668:	str	w2, [x0, x1, lsl #2]
  40466c:	ldr	x0, [sp, #104]
  404670:	cbz	x0, 404698 <ferror@plt+0x1d28>
  404674:	adrp	x1, 41a000 <ferror@plt+0x17690>
  404678:	add	x1, x1, #0x3a0
  40467c:	adrp	x4, 402000 <memcpy@plt-0x2d0>
  404680:	add	x4, x4, #0xaf0
  404684:	add	x3, x1, #0x20
  404688:	mov	x2, #0x16                  	// #22
  40468c:	add	x1, x1, #0x28
  404690:	bl	406544 <ferror@plt+0x3bd4>
  404694:	tbnz	w0, #31, 404d30 <ferror@plt+0x23c0>
  404698:	mov	w0, #0x0                   	// #0
  40469c:	bl	402930 <scols_init_debug@plt>
  4046a0:	bl	405018 <ferror@plt+0x26a8>
  4046a4:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4046a8:	str	x0, [x1, #936]
  4046ac:	cbz	x0, 4046f0 <ferror@plt+0x1d80>
  4046b0:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4046b4:	ldr	x3, [x0, #960]
  4046b8:	mov	x0, #0x0                   	// #0
  4046bc:	cbz	x3, 404d94 <ferror@plt+0x2424>
  4046c0:	adrp	x2, 41a000 <ferror@plt+0x17690>
  4046c4:	add	x2, x2, #0x3a0
  4046c8:	add	x2, x2, #0x28
  4046cc:	ldr	w1, [x2, x0, lsl #2]
  4046d0:	cmp	w1, #0x9
  4046d4:	b.eq	404e38 <ferror@plt+0x24c8>  // b.none
  4046d8:	add	x0, x0, #0x1
  4046dc:	cmp	x0, x3
  4046e0:	b.ne	4046cc <ferror@plt+0x1d5c>  // b.any
  4046e4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4046e8:	ldr	x3, [x0, #960]
  4046ec:	b	404e5c <ferror@plt+0x24ec>
  4046f0:	mov	w2, #0x5                   	// #5
  4046f4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4046f8:	add	x1, x1, #0xbd0
  4046fc:	mov	x0, #0x0                   	// #0
  404700:	bl	402830 <dcgettext@plt>
  404704:	mov	x1, x0
  404708:	mov	w0, #0x1                   	// #1
  40470c:	bl	402940 <err@plt>
  404710:	mov	w2, #0x5                   	// #5
  404714:	adrp	x1, 407000 <ferror@plt+0x4690>
  404718:	add	x1, x1, #0xbf0
  40471c:	mov	x0, #0x0                   	// #0
  404720:	bl	402830 <dcgettext@plt>
  404724:	adrp	x2, 407000 <ferror@plt+0x4690>
  404728:	add	x2, x2, #0xc08
  40472c:	mov	x1, x0
  404730:	mov	w0, #0x20                  	// #32
  404734:	bl	402940 <err@plt>
  404738:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40473c:	ldr	x19, [x0, #880]
  404740:	bl	4024b0 <getpid@plt>
  404744:	adrp	x4, 407000 <ferror@plt+0x4690>
  404748:	add	x4, x4, #0x4e0
  40474c:	adrp	x3, 407000 <ferror@plt+0x4690>
  404750:	add	x3, x3, #0x4e8
  404754:	mov	w2, w0
  404758:	adrp	x1, 407000 <ferror@plt+0x4690>
  40475c:	add	x1, x1, #0x4f0
  404760:	mov	x0, x19
  404764:	bl	402910 <fprintf@plt>
  404768:	adrp	x0, 407000 <ferror@plt+0x4690>
  40476c:	add	x0, x0, #0xc20
  404770:	bl	402c84 <ferror@plt+0x314>
  404774:	b	404da0 <ferror@plt+0x2430>
  404778:	bl	4028c0 <__errno_location@plt>
  40477c:	ldr	w19, [x0]
  404780:	neg	w19, w19
  404784:	b	404ddc <ferror@plt+0x246c>
  404788:	mov	w19, #0x0                   	// #0
  40478c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404790:	ldr	x21, [x0, #880]
  404794:	bl	4024b0 <getpid@plt>
  404798:	adrp	x4, 407000 <ferror@plt+0x4690>
  40479c:	add	x4, x4, #0x4e0
  4047a0:	adrp	x3, 407000 <ferror@plt+0x4690>
  4047a4:	add	x3, x3, #0x4e8
  4047a8:	mov	w2, w0
  4047ac:	adrp	x1, 407000 <ferror@plt+0x4690>
  4047b0:	add	x1, x1, #0x4f0
  4047b4:	mov	x0, x21
  4047b8:	bl	402910 <fprintf@plt>
  4047bc:	adrp	x0, 407000 <ferror@plt+0x4690>
  4047c0:	add	x0, x0, #0xc30
  4047c4:	bl	402c84 <ferror@plt+0x314>
  4047c8:	b	404de8 <ferror@plt+0x2478>
  4047cc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4047d0:	ldr	x19, [x0, #880]
  4047d4:	bl	4024b0 <getpid@plt>
  4047d8:	adrp	x4, 407000 <ferror@plt+0x4690>
  4047dc:	add	x4, x4, #0xc40
  4047e0:	adrp	x3, 407000 <ferror@plt+0x4690>
  4047e4:	add	x3, x3, #0x4e8
  4047e8:	mov	w2, w0
  4047ec:	adrp	x1, 407000 <ferror@plt+0x4690>
  4047f0:	add	x1, x1, #0x4f0
  4047f4:	mov	x0, x19
  4047f8:	bl	402910 <fprintf@plt>
  4047fc:	adrp	x0, 407000 <ferror@plt+0x4690>
  404800:	add	x0, x0, #0xc48
  404804:	bl	402c84 <ferror@plt+0x314>
  404808:	b	404ea8 <ferror@plt+0x2538>
  40480c:	sub	x19, x0, #0x20
  404810:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404814:	ldr	w0, [x0, #928]
  404818:	tbnz	w0, #3, 404970 <ferror@plt+0x2000>
  40481c:	ldr	x1, [sp, #304]
  404820:	cmp	x1, x22
  404824:	b.ne	4049e8 <ferror@plt+0x2078>  // b.any
  404828:	ldrsw	x0, [x19, #8]
  40482c:	add	x1, x20, x0, lsl #4
  404830:	sub	x1, x1, #0x70
  404834:	ldr	x2, [x19, #56]
  404838:	str	x1, [x19, #56]
  40483c:	add	x0, x20, x0, lsl #4
  404840:	add	x3, x19, #0x30
  404844:	stur	x3, [x0, #-112]
  404848:	stur	x2, [x0, #-104]
  40484c:	str	x1, [x2]
  404850:	ldr	w0, [x19, #12]
  404854:	add	w0, w0, #0x1
  404858:	str	w0, [x19, #12]
  40485c:	ldr	x0, [x19, #24]
  404860:	cbz	x0, 404874 <ferror@plt+0x1f04>
  404864:	ldr	w1, [x0]
  404868:	ldur	w0, [x20, #-192]
  40486c:	cmp	w1, w0
  404870:	b.le	404878 <ferror@plt+0x1f08>
  404874:	str	x24, [x19, #24]
  404878:	add	x23, x23, #0x1
  40487c:	cmp	x23, #0x7
  404880:	b.eq	404a10 <ferror@plt+0x20a0>  // b.none
  404884:	ldr	x26, [x25, x23, lsl #3]
  404888:	cbz	x26, 404878 <ferror@plt+0x1f08>
  40488c:	ldr	x0, [sp, #320]
  404890:	cmp	x0, x21
  404894:	b.eq	4048b0 <ferror@plt+0x1f40>  // b.none
  404898:	ldur	x1, [x0, #-32]
  40489c:	cmp	x26, x1
  4048a0:	b.eq	40480c <ferror@plt+0x1e9c>  // b.none
  4048a4:	ldr	x0, [x0]
  4048a8:	cmp	x0, x21
  4048ac:	b.ne	404898 <ferror@plt+0x1f28>  // b.any
  4048b0:	mov	x1, #0x40                  	// #64
  4048b4:	mov	x0, #0x1                   	// #1
  4048b8:	bl	402590 <calloc@plt>
  4048bc:	mov	x19, x0
  4048c0:	cbz	x0, 404904 <ferror@plt+0x1f94>
  4048c4:	mov	w27, w23
  4048c8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4048cc:	ldr	w0, [x0, #928]
  4048d0:	tbnz	w0, #3, 404918 <ferror@plt+0x1fa8>
  4048d4:	add	x0, x19, #0x30
  4048d8:	str	x0, [x19, #48]
  4048dc:	str	x0, [x19, #56]
  4048e0:	add	x0, x19, #0x20
  4048e4:	str	w27, [x19, #8]
  4048e8:	str	x26, [x19]
  4048ec:	ldr	x1, [sp, #328]
  4048f0:	str	x0, [sp, #328]
  4048f4:	str	x21, [x19, #32]
  4048f8:	str	x1, [x19, #40]
  4048fc:	str	x0, [x1]
  404900:	b	404810 <ferror@plt+0x1ea0>
  404904:	mov	x2, #0x40                  	// #64
  404908:	adrp	x1, 407000 <ferror@plt+0x4690>
  40490c:	add	x1, x1, #0x520
  404910:	mov	w0, #0x1                   	// #1
  404914:	bl	402940 <err@plt>
  404918:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40491c:	ldr	x28, [x0, #880]
  404920:	bl	4024b0 <getpid@plt>
  404924:	adrp	x4, 407000 <ferror@plt+0x4690>
  404928:	add	x4, x4, #0xc40
  40492c:	adrp	x3, 407000 <ferror@plt+0x4690>
  404930:	add	x3, x3, #0x4e8
  404934:	mov	w2, w0
  404938:	adrp	x1, 407000 <ferror@plt+0x4690>
  40493c:	add	x1, x1, #0x4f0
  404940:	mov	x0, x28
  404944:	bl	402910 <fprintf@plt>
  404948:	adrp	x0, 407000 <ferror@plt+0x4690>
  40494c:	add	x0, x0, #0xef8
  404950:	mov	x3, x26
  404954:	add	x0, x0, #0x1d0
  404958:	ldr	x2, [x0, x23, lsl #3]
  40495c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404960:	add	x1, x1, #0xc60
  404964:	mov	x0, x19
  404968:	bl	402bb0 <ferror@plt+0x240>
  40496c:	b	4048d4 <ferror@plt+0x1f64>
  404970:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404974:	ldr	x26, [x0, #880]
  404978:	bl	4024b0 <getpid@plt>
  40497c:	adrp	x4, 407000 <ferror@plt+0x4690>
  404980:	add	x4, x4, #0xc40
  404984:	adrp	x3, 407000 <ferror@plt+0x4690>
  404988:	add	x3, x3, #0x4e8
  40498c:	mov	w2, w0
  404990:	adrp	x1, 407000 <ferror@plt+0x4690>
  404994:	add	x1, x1, #0x4f0
  404998:	mov	x0, x26
  40499c:	bl	402910 <fprintf@plt>
  4049a0:	adrp	x0, 407000 <ferror@plt+0x4690>
  4049a4:	add	x0, x0, #0xef8
  4049a8:	ldrsw	x1, [x19, #8]
  4049ac:	ldr	x5, [x19]
  4049b0:	add	x0, x0, #0x1d0
  4049b4:	ldr	x4, [x0, x1, lsl #3]
  4049b8:	ldur	w3, [x20, #-192]
  4049bc:	mov	x2, x24
  4049c0:	adrp	x1, 407000 <ferror@plt+0x4690>
  4049c4:	add	x1, x1, #0xc70
  4049c8:	mov	x0, x19
  4049cc:	bl	402bb0 <ferror@plt+0x240>
  4049d0:	b	40481c <ferror@plt+0x1eac>
  4049d4:	sub	x0, x1, #0xc0
  4049d8:	str	x0, [x20, #24]
  4049dc:	ldr	x1, [x1]
  4049e0:	cmp	x1, x22
  4049e4:	b.eq	404828 <ferror@plt+0x1eb8>  // b.none
  4049e8:	ldur	w2, [x1, #-192]
  4049ec:	ldur	w0, [x20, #-188]
  4049f0:	cmp	w2, w0
  4049f4:	b.eq	4049d4 <ferror@plt+0x2064>  // b.none
  4049f8:	ldur	w2, [x1, #-188]
  4049fc:	ldur	w0, [x20, #-192]
  404a00:	cmp	w2, w0
  404a04:	b.ne	4049dc <ferror@plt+0x206c>  // b.any
  404a08:	str	x24, [x1, #24]
  404a0c:	b	4049dc <ferror@plt+0x206c>
  404a10:	ldr	x20, [x20]
  404a14:	cmp	x20, x22
  404a18:	b.eq	404a2c <ferror@plt+0x20bc>  // b.none
  404a1c:	sub	x24, x20, #0xc0
  404a20:	mov	x23, #0x0                   	// #0
  404a24:	sub	x25, x20, #0xa8
  404a28:	b	404884 <ferror@plt+0x1f14>
  404a2c:	add	x0, sp, #0x140
  404a30:	ldr	x1, [sp, #320]
  404a34:	cmp	x1, x0
  404a38:	b.eq	404c0c <ferror@plt+0x229c>  // b.none
  404a3c:	mov	x2, #0xa8                  	// #168
  404a40:	mov	w1, #0x0                   	// #0
  404a44:	add	x0, sp, #0x80
  404a48:	bl	402540 <memset@plt>
  404a4c:	ldr	x0, [sp, #328]
  404a50:	str	xzr, [x0]
  404a54:	ldr	x19, [sp, #320]
  404a58:	mov	x25, #0x0                   	// #0
  404a5c:	add	x27, sp, #0x80
  404a60:	b	404b00 <ferror@plt+0x2190>
  404a64:	str	x20, [x21]
  404a68:	ldr	x20, [x20]
  404a6c:	ldr	x21, [x21]
  404a70:	cmp	x20, #0x0
  404a74:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404a78:	b.eq	404aa0 <ferror@plt+0x2130>  // b.none
  404a7c:	mov	x2, #0x0                   	// #0
  404a80:	mov	x1, x19
  404a84:	mov	x0, x20
  404a88:	bl	402ad0 <ferror@plt+0x160>
  404a8c:	cmp	w0, #0x0
  404a90:	b.le	404a64 <ferror@plt+0x20f4>
  404a94:	str	x19, [x21]
  404a98:	ldr	x19, [x19]
  404a9c:	b	404a6c <ferror@plt+0x20fc>
  404aa0:	cmp	x20, #0x0
  404aa4:	csel	x20, x20, x19, ne  // ne = any
  404aa8:	str	x20, [x21]
  404aac:	ldr	x19, [sp, #112]
  404ab0:	str	xzr, [x24]
  404ab4:	add	x23, x23, #0x1
  404ab8:	add	x22, x22, #0x8
  404abc:	mov	x24, x22
  404ac0:	ldr	x20, [x22]
  404ac4:	cbz	x20, 404ad8 <ferror@plt+0x2168>
  404ac8:	add	x21, sp, #0x70
  404acc:	cbz	x19, 404aa8 <ferror@plt+0x2138>
  404ad0:	add	x21, sp, #0x70
  404ad4:	b	404a7c <ferror@plt+0x210c>
  404ad8:	cmp	x23, x25
  404adc:	b.ls	404af8 <ferror@plt+0x2188>  // b.plast
  404ae0:	cmp	x23, #0x13
  404ae4:	b.ls	404af4 <ferror@plt+0x2184>  // b.plast
  404ae8:	sub	x23, x23, #0x1
  404aec:	mov	x25, x23
  404af0:	b	404af8 <ferror@plt+0x2188>
  404af4:	mov	x25, x23
  404af8:	str	x19, [x27, x23, lsl #3]
  404afc:	mov	x19, x26
  404b00:	cbz	x19, 404b18 <ferror@plt+0x21a8>
  404b04:	ldr	x26, [x19]
  404b08:	str	xzr, [x19]
  404b0c:	add	x22, sp, #0x80
  404b10:	mov	x23, #0x0                   	// #0
  404b14:	b	404abc <ferror@plt+0x214c>
  404b18:	mov	x22, #0x0                   	// #0
  404b1c:	add	x23, sp, #0x80
  404b20:	b	404b74 <ferror@plt+0x2204>
  404b24:	str	x20, [x21]
  404b28:	ldr	x20, [x20]
  404b2c:	ldr	x21, [x21]
  404b30:	cmp	x20, #0x0
  404b34:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404b38:	b.eq	404b60 <ferror@plt+0x21f0>  // b.none
  404b3c:	mov	x2, #0x0                   	// #0
  404b40:	mov	x1, x19
  404b44:	mov	x0, x20
  404b48:	bl	402ad0 <ferror@plt+0x160>
  404b4c:	cmp	w0, #0x0
  404b50:	b.le	404b24 <ferror@plt+0x21b4>
  404b54:	str	x19, [x21]
  404b58:	ldr	x19, [x19]
  404b5c:	b	404b2c <ferror@plt+0x21bc>
  404b60:	cmp	x20, #0x0
  404b64:	csel	x20, x20, x19, ne  // ne = any
  404b68:	str	x20, [x21]
  404b6c:	ldr	x19, [sp, #112]
  404b70:	add	x22, x22, #0x1
  404b74:	cmp	x25, x22
  404b78:	b.eq	404b8c <ferror@plt+0x221c>  // b.none
  404b7c:	ldr	x20, [x23, x22, lsl #3]
  404b80:	cbz	x20, 404b70 <ferror@plt+0x2200>
  404b84:	add	x21, sp, #0x70
  404b88:	b	404b30 <ferror@plt+0x21c0>
  404b8c:	add	x0, sp, #0x80
  404b90:	ldr	x21, [x0, x25, lsl #3]
  404b94:	add	x20, sp, #0x140
  404b98:	b	404bac <ferror@plt+0x223c>
  404b9c:	str	x21, [x20]
  404ba0:	str	x20, [x21, #8]
  404ba4:	ldr	x21, [x21]
  404ba8:	ldr	x20, [x20]
  404bac:	cmp	x21, #0x0
  404bb0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404bb4:	b.eq	404be0 <ferror@plt+0x2270>  // b.none
  404bb8:	mov	x2, #0x0                   	// #0
  404bbc:	mov	x1, x19
  404bc0:	mov	x0, x21
  404bc4:	bl	402ad0 <ferror@plt+0x160>
  404bc8:	cmp	w0, #0x0
  404bcc:	b.le	404b9c <ferror@plt+0x222c>
  404bd0:	str	x19, [x20]
  404bd4:	str	x20, [x19, #8]
  404bd8:	ldr	x19, [x19]
  404bdc:	b	404ba8 <ferror@plt+0x2238>
  404be0:	cmp	x21, #0x0
  404be4:	csel	x21, x21, x19, ne  // ne = any
  404be8:	str	x21, [x20]
  404bec:	ldr	x0, [x20]
  404bf0:	str	x20, [x0, #8]
  404bf4:	ldr	x20, [x20]
  404bf8:	ldr	x0, [x20]
  404bfc:	cbnz	x0, 404bec <ferror@plt+0x227c>
  404c00:	add	x0, sp, #0x140
  404c04:	str	x0, [x20]
  404c08:	str	x20, [sp, #328]
  404c0c:	ldr	x1, [sp, #344]
  404c10:	cbnz	x1, 404c30 <ferror@plt+0x22c0>
  404c14:	add	x0, sp, #0x130
  404c18:	bl	40393c <ferror@plt+0xfcc>
  404c1c:	mov	x20, x0
  404c20:	cbz	x0, 404d18 <ferror@plt+0x23a8>
  404c24:	ldr	x19, [sp, #320]
  404c28:	add	x21, sp, #0x140
  404c2c:	b	404cb4 <ferror@plt+0x2344>
  404c30:	ldr	x19, [sp, #320]
  404c34:	add	x2, sp, #0x140
  404c38:	cmp	x19, x2
  404c3c:	b.eq	404d38 <ferror@plt+0x23c8>  // b.none
  404c40:	ldur	x0, [x19, #-32]
  404c44:	cmp	x1, x0
  404c48:	b.eq	404d5c <ferror@plt+0x23ec>  // b.none
  404c4c:	ldr	x19, [x19]
  404c50:	b	404c38 <ferror@plt+0x22c8>
  404c54:	mov	x3, x23
  404c58:	mov	x1, x22
  404c5c:	add	x0, sp, #0x130
  404c60:	bl	4038ac <ferror@plt+0xf3c>
  404c64:	ldr	x20, [x20]
  404c68:	cmp	x20, x21
  404c6c:	b.eq	404c88 <ferror@plt+0x2318>  // b.none
  404c70:	ldrsw	x2, [x19, #8]
  404c74:	add	x2, x2, #0x5
  404c78:	sub	x2, x20, x2, lsl #4
  404c7c:	ldr	x1, [x2, #208]
  404c80:	cbnz	x1, 404c64 <ferror@plt+0x22f4>
  404c84:	b	404c54 <ferror@plt+0x22e4>
  404c88:	mov	x0, x22
  404c8c:	bl	4027d0 <scols_print_table@plt>
  404c90:	mov	x0, x22
  404c94:	bl	402600 <scols_unref_table@plt>
  404c98:	mov	w19, #0x0                   	// #0
  404c9c:	b	404df4 <ferror@plt+0x2484>
  404ca0:	ldur	x3, [x19, #-8]
  404ca4:	mov	x1, x20
  404ca8:	add	x0, sp, #0x130
  404cac:	bl	403360 <ferror@plt+0x9f0>
  404cb0:	ldr	x19, [x19]
  404cb4:	cmp	x19, x21
  404cb8:	b.eq	404d00 <ferror@plt+0x2390>  // b.none
  404cbc:	sub	x2, x19, #0x20
  404cc0:	ldr	w5, [sp, #336]
  404cc4:	cbz	w5, 404ca0 <ferror@plt+0x2330>
  404cc8:	ldr	x1, [x19, #16]
  404ccc:	add	x6, x19, #0x10
  404cd0:	cmp	x6, x1
  404cd4:	b.eq	404cb0 <ferror@plt+0x2340>  // b.none
  404cd8:	ldursw	x4, [x19, #-24]
  404cdc:	add	x4, x4, #0x5
  404ce0:	neg	x4, x4, lsl #4
  404ce4:	ldr	w3, [x1, x4]
  404ce8:	cmp	w5, w3
  404cec:	b.eq	404ca0 <ferror@plt+0x2330>  // b.none
  404cf0:	ldr	x1, [x1]
  404cf4:	cmp	x6, x1
  404cf8:	b.ne	404ce4 <ferror@plt+0x2374>  // b.any
  404cfc:	b	404cb0 <ferror@plt+0x2340>
  404d00:	mov	x0, x20
  404d04:	bl	4027d0 <scols_print_table@plt>
  404d08:	mov	x0, x20
  404d0c:	bl	402600 <scols_unref_table@plt>
  404d10:	mov	w19, #0x0                   	// #0
  404d14:	b	404df4 <ferror@plt+0x2484>
  404d18:	mov	w19, #0xfffffff4            	// #-12
  404d1c:	b	404df4 <ferror@plt+0x2484>
  404d20:	mov	w19, #0xfffffff4            	// #-12
  404d24:	b	404df4 <ferror@plt+0x2484>
  404d28:	bl	402610 <close@plt>
  404d2c:	b	404e08 <ferror@plt+0x2498>
  404d30:	mov	w0, #0x1                   	// #1
  404d34:	b	404e1c <ferror@plt+0x24ac>
  404d38:	mov	w2, #0x5                   	// #5
  404d3c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404d40:	add	x1, x1, #0xc98
  404d44:	mov	x0, #0x0                   	// #0
  404d48:	bl	402830 <dcgettext@plt>
  404d4c:	ldr	x2, [sp, #344]
  404d50:	mov	x1, x0
  404d54:	mov	w0, #0x1                   	// #1
  404d58:	bl	402860 <errx@plt>
  404d5c:	sub	x23, x19, #0x20
  404d60:	add	x0, sp, #0x130
  404d64:	bl	40393c <ferror@plt+0xfcc>
  404d68:	mov	x22, x0
  404d6c:	cbz	x0, 404d20 <ferror@plt+0x23b0>
  404d70:	ldr	x20, [x19, #16]
  404d74:	add	x21, x19, #0x10
  404d78:	sub	x19, x19, #0x20
  404d7c:	b	404c68 <ferror@plt+0x22f8>
  404d80:	adrp	x0, 407000 <ferror@plt+0x4690>
  404d84:	add	x0, x0, #0xc08
  404d88:	bl	402370 <mnt_new_table_from_file@plt>
  404d8c:	str	x0, [sp, #392]
  404d90:	cbz	x0, 404710 <ferror@plt+0x1da0>
  404d94:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404d98:	ldr	w0, [x0, #928]
  404d9c:	tbnz	w0, #2, 404738 <ferror@plt+0x1dc8>
  404da0:	bl	407124 <ferror@plt+0x47b4>
  404da4:	mov	x20, x0
  404da8:	cbz	x0, 404778 <ferror@plt+0x1e08>
  404dac:	add	x1, sp, #0x80
  404db0:	mov	x0, x20
  404db4:	bl	4071dc <ferror@plt+0x486c>
  404db8:	cbnz	w0, 404e88 <ferror@plt+0x2518>
  404dbc:	ldr	w1, [sp, #128]
  404dc0:	add	x0, sp, #0x130
  404dc4:	bl	402e24 <ferror@plt+0x4b4>
  404dc8:	mov	w19, w0
  404dcc:	add	w1, w0, #0x2
  404dd0:	tst	w1, #0xfffffffd
  404dd4:	ccmn	w0, #0xd, #0x4, ne  // ne = any
  404dd8:	b.eq	404dac <ferror@plt+0x243c>  // b.none
  404ddc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404de0:	ldr	w0, [x0, #928]
  404de4:	tbnz	w0, #2, 40478c <ferror@plt+0x1e1c>
  404de8:	mov	x0, x20
  404dec:	bl	407178 <ferror@plt+0x4808>
  404df0:	cbz	w19, 404e9c <ferror@plt+0x252c>
  404df4:	ldr	x0, [sp, #392]
  404df8:	bl	4028d0 <mnt_free_table@plt>
  404dfc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e00:	ldr	w0, [x0, #872]
  404e04:	tbz	w0, #31, 404d28 <ferror@plt+0x23b8>
  404e08:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e0c:	ldr	x0, [x0, #936]
  404e10:	bl	405034 <ferror@plt+0x26c4>
  404e14:	cmp	w19, #0x0
  404e18:	cset	w0, ne  // ne = any
  404e1c:	ldp	x19, x20, [sp, #16]
  404e20:	ldp	x21, x22, [sp, #32]
  404e24:	ldp	x23, x24, [sp, #48]
  404e28:	ldp	x25, x26, [sp, #64]
  404e2c:	ldp	x27, x28, [sp, #80]
  404e30:	ldp	x29, x30, [sp], #400
  404e34:	ret
  404e38:	mov	w2, #0x0                   	// #0
  404e3c:	mov	w1, #0x3                   	// #3
  404e40:	mov	w0, #0x10                  	// #16
  404e44:	bl	4027a0 <socket@plt>
  404e48:	adrp	x1, 41a000 <ferror@plt+0x17690>
  404e4c:	str	w0, [x1, #872]
  404e50:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e54:	ldr	x3, [x0, #960]
  404e58:	cbz	x3, 404d94 <ferror@plt+0x2424>
  404e5c:	mov	x0, #0x0                   	// #0
  404e60:	adrp	x2, 41a000 <ferror@plt+0x17690>
  404e64:	add	x2, x2, #0x3a0
  404e68:	add	x2, x2, #0x28
  404e6c:	ldr	w1, [x2, x0, lsl #2]
  404e70:	cmp	w1, #0xa
  404e74:	b.eq	404d80 <ferror@plt+0x2410>  // b.none
  404e78:	add	x0, x0, #0x1
  404e7c:	cmp	x3, x0
  404e80:	b.ne	404e6c <ferror@plt+0x24fc>  // b.any
  404e84:	b	404d94 <ferror@plt+0x2424>
  404e88:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e8c:	ldr	w0, [x0, #928]
  404e90:	tbnz	w0, #2, 404788 <ferror@plt+0x1e18>
  404e94:	mov	x0, x20
  404e98:	bl	407178 <ferror@plt+0x4808>
  404e9c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404ea0:	ldr	w0, [x0, #928]
  404ea4:	tbnz	w0, #3, 4047cc <ferror@plt+0x1e5c>
  404ea8:	ldr	x20, [sp, #304]
  404eac:	add	x22, sp, #0x130
  404eb0:	add	x21, x22, #0x10
  404eb4:	b	404a14 <ferror@plt+0x20a4>
  404eb8:	sub	sp, sp, #0x450
  404ebc:	stp	x29, x30, [sp]
  404ec0:	mov	x29, sp
  404ec4:	stp	x19, x20, [sp, #16]
  404ec8:	stp	x21, x22, [sp, #32]
  404ecc:	mov	x20, x0
  404ed0:	mov	x21, x1
  404ed4:	mov	x22, x2
  404ed8:	mov	x1, #0x18                  	// #24
  404edc:	mov	x0, #0x1                   	// #1
  404ee0:	bl	402590 <calloc@plt>
  404ee4:	cbz	x0, 404fc0 <ferror@plt+0x2650>
  404ee8:	str	x23, [sp, #48]
  404eec:	mov	x19, x0
  404ef0:	str	x22, [x0]
  404ef4:	cbz	x21, 404f78 <ferror@plt+0x2608>
  404ef8:	mov	x2, #0x100                 	// #256
  404efc:	mov	x1, x21
  404f00:	add	x0, sp, #0x48
  404f04:	bl	402330 <mbstowcs@plt>
  404f08:	cbnz	x0, 404f40 <ferror@plt+0x25d0>
  404f0c:	mov	x0, x21
  404f10:	bl	402310 <strlen@plt>
  404f14:	mov	w23, w0
  404f18:	cmp	w23, #0x0
  404f1c:	b.gt	404f58 <ferror@plt+0x25e8>
  404f20:	mov	x2, x22
  404f24:	adrp	x1, 408000 <ferror@plt+0x5690>
  404f28:	add	x1, x1, #0x340
  404f2c:	add	x0, x19, #0x8
  404f30:	bl	402440 <asprintf@plt>
  404f34:	tbnz	w0, #31, 404f80 <ferror@plt+0x2610>
  404f38:	ldr	x1, [x20]
  404f3c:	b	404f94 <ferror@plt+0x2624>
  404f40:	str	wzr, [sp, #1096]
  404f44:	mov	x1, #0x100                 	// #256
  404f48:	add	x0, sp, #0x48
  404f4c:	bl	4024e0 <wcswidth@plt>
  404f50:	mov	w23, w0
  404f54:	b	404f18 <ferror@plt+0x25a8>
  404f58:	mov	x0, x21
  404f5c:	bl	4025d0 <strdup@plt>
  404f60:	str	x0, [x19, #8]
  404f64:	cbnz	x0, 404f38 <ferror@plt+0x25c8>
  404f68:	mov	x0, x19
  404f6c:	bl	4026e0 <free@plt>
  404f70:	ldr	x23, [sp, #48]
  404f74:	b	404fc0 <ferror@plt+0x2650>
  404f78:	mov	w23, #0x0                   	// #0
  404f7c:	b	404f20 <ferror@plt+0x25b0>
  404f80:	mov	x0, x19
  404f84:	bl	4026e0 <free@plt>
  404f88:	ldr	x23, [sp, #48]
  404f8c:	b	404fc0 <ferror@plt+0x2650>
  404f90:	mov	x1, x2
  404f94:	cbz	x1, 404fd4 <ferror@plt+0x2664>
  404f98:	ldr	x2, [x1, #16]
  404f9c:	cbnz	x2, 404f90 <ferror@plt+0x2620>
  404fa0:	str	x19, [x1, #16]
  404fa4:	cmp	w23, #0x0
  404fa8:	b.le	404fdc <ferror@plt+0x266c>
  404fac:	ldr	w1, [x20, #8]
  404fb0:	cmp	w1, w23
  404fb4:	csel	w1, w1, w23, ge  // ge = tcont
  404fb8:	str	w1, [x20, #8]
  404fbc:	ldr	x23, [sp, #48]
  404fc0:	ldp	x19, x20, [sp, #16]
  404fc4:	ldp	x21, x22, [sp, #32]
  404fc8:	ldp	x29, x30, [sp]
  404fcc:	add	sp, sp, #0x450
  404fd0:	ret
  404fd4:	str	x19, [x20]
  404fd8:	b	404fa4 <ferror@plt+0x2634>
  404fdc:	ldr	x0, [x19, #8]
  404fe0:	mov	w23, #0x0                   	// #0
  404fe4:	cbz	x0, 404fac <ferror@plt+0x263c>
  404fe8:	bl	402310 <strlen@plt>
  404fec:	mov	w23, w0
  404ff0:	b	404fac <ferror@plt+0x263c>
  404ff4:	cbz	x0, 405014 <ferror@plt+0x26a4>
  404ff8:	ldr	x0, [x0]
  404ffc:	cbz	x0, 405014 <ferror@plt+0x26a4>
  405000:	ldr	x2, [x0]
  405004:	cmp	x2, x1
  405008:	b.eq	405014 <ferror@plt+0x26a4>  // b.none
  40500c:	ldr	x0, [x0, #16]
  405010:	cbnz	x0, 405000 <ferror@plt+0x2690>
  405014:	ret
  405018:	stp	x29, x30, [sp, #-16]!
  40501c:	mov	x29, sp
  405020:	mov	x1, #0x10                  	// #16
  405024:	mov	x0, #0x1                   	// #1
  405028:	bl	402590 <calloc@plt>
  40502c:	ldp	x29, x30, [sp], #16
  405030:	ret
  405034:	stp	x29, x30, [sp, #-48]!
  405038:	mov	x29, sp
  40503c:	stp	x19, x20, [sp, #16]
  405040:	str	x21, [sp, #32]
  405044:	mov	x21, x0
  405048:	ldr	x19, [x0]
  40504c:	cbz	x19, 40506c <ferror@plt+0x26fc>
  405050:	mov	x20, x19
  405054:	ldr	x19, [x19, #16]
  405058:	ldr	x0, [x20, #8]
  40505c:	bl	4026e0 <free@plt>
  405060:	mov	x0, x20
  405064:	bl	4026e0 <free@plt>
  405068:	cbnz	x19, 405050 <ferror@plt+0x26e0>
  40506c:	mov	x0, x21
  405070:	bl	4026e0 <free@plt>
  405074:	ldp	x19, x20, [sp, #16]
  405078:	ldr	x21, [sp, #32]
  40507c:	ldp	x29, x30, [sp], #48
  405080:	ret
  405084:	stp	x29, x30, [sp, #-32]!
  405088:	mov	x29, sp
  40508c:	stp	x19, x20, [sp, #16]
  405090:	mov	x20, x0
  405094:	mov	x19, x1
  405098:	bl	404ff4 <ferror@plt+0x2684>
  40509c:	cbz	x0, 4050ac <ferror@plt+0x273c>
  4050a0:	ldp	x19, x20, [sp, #16]
  4050a4:	ldp	x29, x30, [sp], #32
  4050a8:	ret
  4050ac:	mov	w0, w19
  4050b0:	bl	402690 <getpwuid@plt>
  4050b4:	mov	x1, x0
  4050b8:	cbz	x0, 4050c0 <ferror@plt+0x2750>
  4050bc:	ldr	x1, [x0]
  4050c0:	mov	x2, x19
  4050c4:	mov	x0, x20
  4050c8:	bl	404eb8 <ferror@plt+0x2548>
  4050cc:	b	4050a0 <ferror@plt+0x2730>
  4050d0:	stp	x29, x30, [sp, #-32]!
  4050d4:	mov	x29, sp
  4050d8:	stp	x19, x20, [sp, #16]
  4050dc:	mov	x20, x0
  4050e0:	mov	x19, x1
  4050e4:	bl	404ff4 <ferror@plt+0x2684>
  4050e8:	cbz	x0, 4050f8 <ferror@plt+0x2788>
  4050ec:	ldp	x19, x20, [sp, #16]
  4050f0:	ldp	x29, x30, [sp], #32
  4050f4:	ret
  4050f8:	mov	w0, w19
  4050fc:	bl	4028f0 <getgrgid@plt>
  405100:	mov	x1, x0
  405104:	cbz	x0, 40510c <ferror@plt+0x279c>
  405108:	ldr	x1, [x0]
  40510c:	mov	x2, x19
  405110:	mov	x0, x20
  405114:	bl	404eb8 <ferror@plt+0x2548>
  405118:	b	4050ec <ferror@plt+0x277c>
  40511c:	str	xzr, [x1]
  405120:	cbnz	x0, 40512c <ferror@plt+0x27bc>
  405124:	b	405184 <ferror@plt+0x2814>
  405128:	add	x0, x0, #0x1
  40512c:	ldrsb	w2, [x0]
  405130:	cmp	w2, #0x2f
  405134:	b.ne	405144 <ferror@plt+0x27d4>  // b.any
  405138:	ldrsb	w2, [x0, #1]
  40513c:	cmp	w2, #0x2f
  405140:	b.eq	405128 <ferror@plt+0x27b8>  // b.none
  405144:	ldrsb	w2, [x0]
  405148:	cbz	w2, 405188 <ferror@plt+0x2818>
  40514c:	mov	x2, #0x1                   	// #1
  405150:	str	x2, [x1]
  405154:	add	x3, x0, x2
  405158:	ldrsb	w2, [x0, #1]
  40515c:	cmp	w2, #0x2f
  405160:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405164:	b.eq	405184 <ferror@plt+0x2814>  // b.none
  405168:	ldr	x2, [x1]
  40516c:	add	x2, x2, #0x1
  405170:	str	x2, [x1]
  405174:	ldrsb	w2, [x3, #1]!
  405178:	cmp	w2, #0x2f
  40517c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405180:	b.ne	405168 <ferror@plt+0x27f8>  // b.any
  405184:	ret
  405188:	mov	x0, #0x0                   	// #0
  40518c:	b	405184 <ferror@plt+0x2814>
  405190:	stp	x29, x30, [sp, #-80]!
  405194:	mov	x29, sp
  405198:	stp	x19, x20, [sp, #16]
  40519c:	stp	x21, x22, [sp, #32]
  4051a0:	stp	x23, x24, [sp, #48]
  4051a4:	mov	x24, x1
  4051a8:	ldrsb	w1, [x0]
  4051ac:	cbz	w1, 40522c <ferror@plt+0x28bc>
  4051b0:	str	x25, [sp, #64]
  4051b4:	mov	x19, #0x1                   	// #1
  4051b8:	mov	w21, #0x0                   	// #0
  4051bc:	mov	w23, #0x0                   	// #0
  4051c0:	mov	w25, #0x1                   	// #1
  4051c4:	sub	x22, x0, #0x1
  4051c8:	b	4051e0 <ferror@plt+0x2870>
  4051cc:	mov	w21, w23
  4051d0:	mov	w20, w19
  4051d4:	add	x19, x19, #0x1
  4051d8:	ldrsb	w1, [x22, x19]
  4051dc:	cbz	w1, 40520c <ferror@plt+0x289c>
  4051e0:	sub	w20, w19, #0x1
  4051e4:	cbnz	w21, 4051cc <ferror@plt+0x285c>
  4051e8:	cmp	w1, #0x5c
  4051ec:	b.eq	405204 <ferror@plt+0x2894>  // b.none
  4051f0:	mov	x0, x24
  4051f4:	bl	402780 <strchr@plt>
  4051f8:	cbz	x0, 4051d0 <ferror@plt+0x2860>
  4051fc:	ldr	x25, [sp, #64]
  405200:	b	405210 <ferror@plt+0x28a0>
  405204:	mov	w21, w25
  405208:	b	4051d0 <ferror@plt+0x2860>
  40520c:	ldr	x25, [sp, #64]
  405210:	sub	w0, w20, w21
  405214:	sxtw	x0, w0
  405218:	ldp	x19, x20, [sp, #16]
  40521c:	ldp	x21, x22, [sp, #32]
  405220:	ldp	x23, x24, [sp, #48]
  405224:	ldp	x29, x30, [sp], #80
  405228:	ret
  40522c:	mov	w20, #0x0                   	// #0
  405230:	mov	w21, #0x0                   	// #0
  405234:	b	405210 <ferror@plt+0x28a0>
  405238:	stp	x29, x30, [sp, #-64]!
  40523c:	mov	x29, sp
  405240:	stp	x19, x20, [sp, #16]
  405244:	stp	x21, x22, [sp, #32]
  405248:	mov	x19, x0
  40524c:	mov	x22, x1
  405250:	mov	w21, w2
  405254:	str	xzr, [sp, #56]
  405258:	bl	4028c0 <__errno_location@plt>
  40525c:	str	wzr, [x0]
  405260:	cbz	x19, 405270 <ferror@plt+0x2900>
  405264:	mov	x20, x0
  405268:	ldrsb	w0, [x19]
  40526c:	cbnz	w0, 40528c <ferror@plt+0x291c>
  405270:	mov	x3, x19
  405274:	mov	x2, x22
  405278:	adrp	x1, 408000 <ferror@plt+0x5690>
  40527c:	add	x1, x1, #0x348
  405280:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405284:	ldr	w0, [x0, #876]
  405288:	bl	402860 <errx@plt>
  40528c:	mov	w3, #0x0                   	// #0
  405290:	mov	w2, w21
  405294:	add	x1, sp, #0x38
  405298:	mov	x0, x19
  40529c:	bl	402580 <__strtoul_internal@plt>
  4052a0:	ldr	w1, [x20]
  4052a4:	cbnz	w1, 4052d0 <ferror@plt+0x2960>
  4052a8:	ldr	x1, [sp, #56]
  4052ac:	cmp	x1, x19
  4052b0:	b.eq	405270 <ferror@plt+0x2900>  // b.none
  4052b4:	cbz	x1, 4052c0 <ferror@plt+0x2950>
  4052b8:	ldrsb	w1, [x1]
  4052bc:	cbnz	w1, 405270 <ferror@plt+0x2900>
  4052c0:	ldp	x19, x20, [sp, #16]
  4052c4:	ldp	x21, x22, [sp, #32]
  4052c8:	ldp	x29, x30, [sp], #64
  4052cc:	ret
  4052d0:	cmp	w1, #0x22
  4052d4:	b.ne	405270 <ferror@plt+0x2900>  // b.any
  4052d8:	mov	x3, x19
  4052dc:	mov	x2, x22
  4052e0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4052e4:	add	x1, x1, #0x348
  4052e8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4052ec:	ldr	w0, [x0, #876]
  4052f0:	bl	402940 <err@plt>
  4052f4:	stp	x29, x30, [sp, #-32]!
  4052f8:	mov	x29, sp
  4052fc:	stp	x19, x20, [sp, #16]
  405300:	mov	x20, x0
  405304:	mov	x19, x1
  405308:	bl	405238 <ferror@plt+0x28c8>
  40530c:	mov	x1, #0xffffffff            	// #4294967295
  405310:	cmp	x0, x1
  405314:	b.hi	405324 <ferror@plt+0x29b4>  // b.pmore
  405318:	ldp	x19, x20, [sp, #16]
  40531c:	ldp	x29, x30, [sp], #32
  405320:	ret
  405324:	bl	4028c0 <__errno_location@plt>
  405328:	mov	w1, #0x22                  	// #34
  40532c:	str	w1, [x0]
  405330:	mov	x3, x20
  405334:	mov	x2, x19
  405338:	adrp	x1, 408000 <ferror@plt+0x5690>
  40533c:	add	x1, x1, #0x348
  405340:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405344:	ldr	w0, [x0, #876]
  405348:	bl	402940 <err@plt>
  40534c:	stp	x29, x30, [sp, #-32]!
  405350:	mov	x29, sp
  405354:	stp	x19, x20, [sp, #16]
  405358:	mov	x20, x0
  40535c:	mov	x19, x1
  405360:	bl	4052f4 <ferror@plt+0x2984>
  405364:	mov	w1, #0xffff                	// #65535
  405368:	cmp	w0, w1
  40536c:	b.hi	40537c <ferror@plt+0x2a0c>  // b.pmore
  405370:	ldp	x19, x20, [sp, #16]
  405374:	ldp	x29, x30, [sp], #32
  405378:	ret
  40537c:	bl	4028c0 <__errno_location@plt>
  405380:	mov	w1, #0x22                  	// #34
  405384:	str	w1, [x0]
  405388:	mov	x3, x20
  40538c:	mov	x2, x19
  405390:	adrp	x1, 408000 <ferror@plt+0x5690>
  405394:	add	x1, x1, #0x348
  405398:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40539c:	ldr	w0, [x0, #876]
  4053a0:	bl	402940 <err@plt>
  4053a4:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4053a8:	str	w0, [x1, #876]
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-128]!
  4053b4:	mov	x29, sp
  4053b8:	stp	x19, x20, [sp, #16]
  4053bc:	str	xzr, [x1]
  4053c0:	cbz	x0, 4057d0 <ferror@plt+0x2e60>
  4053c4:	stp	x21, x22, [sp, #32]
  4053c8:	mov	x19, x0
  4053cc:	mov	x21, x1
  4053d0:	mov	x22, x2
  4053d4:	ldrsb	w0, [x0]
  4053d8:	cbz	w0, 4057d8 <ferror@plt+0x2e68>
  4053dc:	stp	x23, x24, [sp, #48]
  4053e0:	bl	4026b0 <__ctype_b_loc@plt>
  4053e4:	mov	x24, x0
  4053e8:	ldr	x4, [x0]
  4053ec:	mov	x1, x19
  4053f0:	ldrsb	w2, [x1]
  4053f4:	and	x0, x2, #0xff
  4053f8:	ldrh	w3, [x4, x0, lsl #1]
  4053fc:	tbz	w3, #13, 405408 <ferror@plt+0x2a98>
  405400:	add	x1, x1, #0x1
  405404:	b	4053f0 <ferror@plt+0x2a80>
  405408:	cmp	w2, #0x2d
  40540c:	b.eq	4057fc <ferror@plt+0x2e8c>  // b.none
  405410:	stp	x25, x26, [sp, #64]
  405414:	bl	4028c0 <__errno_location@plt>
  405418:	mov	x25, x0
  40541c:	str	wzr, [x0]
  405420:	str	xzr, [sp, #120]
  405424:	mov	w3, #0x0                   	// #0
  405428:	mov	w2, #0x0                   	// #0
  40542c:	add	x1, sp, #0x78
  405430:	mov	x0, x19
  405434:	bl	402580 <__strtoul_internal@plt>
  405438:	mov	x26, x0
  40543c:	ldr	x20, [sp, #120]
  405440:	cmp	x20, x19
  405444:	b.eq	405480 <ferror@plt+0x2b10>  // b.none
  405448:	ldr	w0, [x25]
  40544c:	cbz	w0, 40545c <ferror@plt+0x2aec>
  405450:	sub	x1, x26, #0x1
  405454:	cmn	x1, #0x3
  405458:	b.hi	40549c <ferror@plt+0x2b2c>  // b.pmore
  40545c:	cbz	x20, 40579c <ferror@plt+0x2e2c>
  405460:	ldrsb	w0, [x20]
  405464:	cbz	w0, 4057a4 <ferror@plt+0x2e34>
  405468:	stp	x27, x28, [sp, #80]
  40546c:	mov	w19, #0x0                   	// #0
  405470:	mov	x27, #0x0                   	// #0
  405474:	add	x0, sp, #0x78
  405478:	str	x0, [sp, #104]
  40547c:	b	405588 <ferror@plt+0x2c18>
  405480:	ldr	w0, [x25]
  405484:	mov	w20, #0xffffffea            	// #-22
  405488:	cbnz	w0, 40549c <ferror@plt+0x2b2c>
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x23, x24, [sp, #48]
  405494:	ldp	x25, x26, [sp, #64]
  405498:	b	4057e0 <ferror@plt+0x2e70>
  40549c:	neg	w20, w0
  4054a0:	b	4057ac <ferror@plt+0x2e3c>
  4054a4:	ldrsb	w0, [x20, #2]
  4054a8:	and	w0, w0, #0xffffffdf
  4054ac:	cmp	w0, #0x42
  4054b0:	b.ne	4055a8 <ferror@plt+0x2c38>  // b.any
  4054b4:	ldrsb	w0, [x20, #3]
  4054b8:	cbnz	w0, 4055a8 <ferror@plt+0x2c38>
  4054bc:	mov	w23, #0x400                 	// #1024
  4054c0:	b	4054cc <ferror@plt+0x2b5c>
  4054c4:	cbnz	w0, 4055a8 <ferror@plt+0x2c38>
  4054c8:	mov	w23, #0x400                 	// #1024
  4054cc:	ldrsb	w20, [x20]
  4054d0:	mov	w1, w20
  4054d4:	adrp	x0, 408000 <ferror@plt+0x5690>
  4054d8:	add	x0, x0, #0x358
  4054dc:	bl	402780 <strchr@plt>
  4054e0:	cbz	x0, 405684 <ferror@plt+0x2d14>
  4054e4:	adrp	x2, 408000 <ferror@plt+0x5690>
  4054e8:	add	x2, x2, #0x358
  4054ec:	sub	x0, x0, x2
  4054f0:	add	w2, w0, #0x1
  4054f4:	cbz	w2, 40589c <ferror@plt+0x2f2c>
  4054f8:	sxtw	x3, w23
  4054fc:	umulh	x0, x26, x3
  405500:	cbnz	x0, 4056cc <ferror@plt+0x2d5c>
  405504:	sub	w1, w2, #0x2
  405508:	mul	x26, x26, x3
  40550c:	cmn	w1, #0x1
  405510:	b.eq	4056ac <ferror@plt+0x2d3c>  // b.none
  405514:	umulh	x0, x26, x3
  405518:	sub	w1, w1, #0x1
  40551c:	cbz	x0, 405508 <ferror@plt+0x2b98>
  405520:	mov	w20, #0xffffffde            	// #-34
  405524:	b	4056b0 <ferror@plt+0x2d40>
  405528:	ldrsb	w0, [x20]
  40552c:	cbz	w0, 40583c <ferror@plt+0x2ecc>
  405530:	mov	x2, x23
  405534:	mov	x1, x20
  405538:	mov	x0, x28
  40553c:	bl	402500 <strncmp@plt>
  405540:	cbnz	w0, 405854 <ferror@plt+0x2ee4>
  405544:	add	x1, x20, x23
  405548:	ldrsb	w0, [x20, x23]
  40554c:	cmp	w0, #0x30
  405550:	b.ne	4055e0 <ferror@plt+0x2c70>  // b.any
  405554:	mov	x20, x1
  405558:	add	w2, w19, #0x1
  40555c:	sub	w19, w20, w1
  405560:	add	w19, w19, w2
  405564:	ldrsb	w0, [x20, #1]!
  405568:	cmp	w0, #0x30
  40556c:	b.eq	40555c <ferror@plt+0x2bec>  // b.none
  405570:	sxtb	x0, w0
  405574:	ldr	x1, [x24]
  405578:	ldrh	w0, [x1, x0, lsl #1]
  40557c:	tbnz	w0, #11, 4055e8 <ferror@plt+0x2c78>
  405580:	str	x20, [sp, #120]
  405584:	ldr	x20, [sp, #120]
  405588:	ldrsb	w0, [x20, #1]
  40558c:	cmp	w0, #0x69
  405590:	b.eq	4054a4 <ferror@plt+0x2b34>  // b.none
  405594:	and	w1, w0, #0xffffffdf
  405598:	cmp	w1, #0x42
  40559c:	b.ne	4054c4 <ferror@plt+0x2b54>  // b.any
  4055a0:	ldrsb	w0, [x20, #2]
  4055a4:	cbz	w0, 40567c <ferror@plt+0x2d0c>
  4055a8:	bl	402470 <localeconv@plt>
  4055ac:	cbz	x0, 40580c <ferror@plt+0x2e9c>
  4055b0:	ldr	x28, [x0]
  4055b4:	cbz	x28, 405824 <ferror@plt+0x2eb4>
  4055b8:	mov	x0, x28
  4055bc:	bl	402310 <strlen@plt>
  4055c0:	mov	x23, x0
  4055c4:	cbz	x27, 405528 <ferror@plt+0x2bb8>
  4055c8:	mov	w20, #0xffffffea            	// #-22
  4055cc:	ldp	x21, x22, [sp, #32]
  4055d0:	ldp	x23, x24, [sp, #48]
  4055d4:	ldp	x25, x26, [sp, #64]
  4055d8:	ldp	x27, x28, [sp, #80]
  4055dc:	b	4057e0 <ferror@plt+0x2e70>
  4055e0:	mov	x20, x1
  4055e4:	b	405570 <ferror@plt+0x2c00>
  4055e8:	str	wzr, [x25]
  4055ec:	str	xzr, [sp, #120]
  4055f0:	mov	w3, #0x0                   	// #0
  4055f4:	mov	w2, #0x0                   	// #0
  4055f8:	ldr	x1, [sp, #104]
  4055fc:	mov	x0, x20
  405600:	bl	402580 <__strtoul_internal@plt>
  405604:	mov	x27, x0
  405608:	ldr	x0, [sp, #120]
  40560c:	cmp	x0, x20
  405610:	b.eq	405650 <ferror@plt+0x2ce0>  // b.none
  405614:	ldr	w1, [x25]
  405618:	cbz	w1, 405628 <ferror@plt+0x2cb8>
  40561c:	sub	x2, x27, #0x1
  405620:	cmn	x2, #0x3
  405624:	b.hi	405670 <ferror@plt+0x2d00>  // b.pmore
  405628:	cbz	x27, 405584 <ferror@plt+0x2c14>
  40562c:	cbz	x0, 40586c <ferror@plt+0x2efc>
  405630:	ldrsb	w0, [x0]
  405634:	cbnz	w0, 405584 <ferror@plt+0x2c14>
  405638:	mov	w20, #0xffffffea            	// #-22
  40563c:	ldp	x21, x22, [sp, #32]
  405640:	ldp	x23, x24, [sp, #48]
  405644:	ldp	x25, x26, [sp, #64]
  405648:	ldp	x27, x28, [sp, #80]
  40564c:	b	4057e0 <ferror@plt+0x2e70>
  405650:	ldr	w1, [x25]
  405654:	mov	w20, #0xffffffea            	// #-22
  405658:	cbnz	w1, 405670 <ferror@plt+0x2d00>
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	ldp	x23, x24, [sp, #48]
  405664:	ldp	x25, x26, [sp, #64]
  405668:	ldp	x27, x28, [sp, #80]
  40566c:	b	4057e0 <ferror@plt+0x2e70>
  405670:	neg	w20, w1
  405674:	ldp	x27, x28, [sp, #80]
  405678:	b	4057ac <ferror@plt+0x2e3c>
  40567c:	mov	w23, #0x3e8                 	// #1000
  405680:	b	4054cc <ferror@plt+0x2b5c>
  405684:	mov	w1, w20
  405688:	adrp	x0, 408000 <ferror@plt+0x5690>
  40568c:	add	x0, x0, #0x368
  405690:	bl	402780 <strchr@plt>
  405694:	cbz	x0, 405884 <ferror@plt+0x2f14>
  405698:	adrp	x2, 408000 <ferror@plt+0x5690>
  40569c:	add	x2, x2, #0x368
  4056a0:	sub	x0, x0, x2
  4056a4:	add	w2, w0, #0x1
  4056a8:	b	4054f4 <ferror@plt+0x2b84>
  4056ac:	mov	w20, #0x0                   	// #0
  4056b0:	cbz	x22, 4056b8 <ferror@plt+0x2d48>
  4056b4:	str	w2, [x22]
  4056b8:	cmp	x27, #0x0
  4056bc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4056c0:	b.ne	4056d4 <ferror@plt+0x2d64>  // b.any
  4056c4:	ldp	x27, x28, [sp, #80]
  4056c8:	b	4057a8 <ferror@plt+0x2e38>
  4056cc:	mov	w20, #0xffffffde            	// #-34
  4056d0:	b	4056b0 <ferror@plt+0x2d40>
  4056d4:	sxtw	x23, w23
  4056d8:	sub	w0, w2, #0x2
  4056dc:	mov	x4, #0x1                   	// #1
  4056e0:	mul	x4, x4, x23
  4056e4:	cmn	w0, #0x1
  4056e8:	b.eq	4056f8 <ferror@plt+0x2d88>  // b.none
  4056ec:	umulh	x1, x4, x23
  4056f0:	sub	w0, w0, #0x1
  4056f4:	cbz	x1, 4056e0 <ferror@plt+0x2d70>
  4056f8:	cmp	x27, #0xa
  4056fc:	b.ls	405748 <ferror@plt+0x2dd8>  // b.plast
  405700:	mov	x0, #0xa                   	// #10
  405704:	add	x0, x0, x0, lsl #2
  405708:	lsl	x1, x0, #1
  40570c:	mov	x0, x1
  405710:	cmp	x27, x1
  405714:	b.hi	405704 <ferror@plt+0x2d94>  // b.pmore
  405718:	cmp	w19, #0x0
  40571c:	b.le	405738 <ferror@plt+0x2dc8>
  405720:	mov	w1, #0x0                   	// #0
  405724:	add	x0, x0, x0, lsl #2
  405728:	lsl	x0, x0, #1
  40572c:	add	w1, w1, #0x1
  405730:	cmp	w19, w1
  405734:	b.ne	405724 <ferror@plt+0x2db4>  // b.any
  405738:	mov	x2, #0x1                   	// #1
  40573c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  405740:	movk	x6, #0xcccd
  405744:	b	405758 <ferror@plt+0x2de8>
  405748:	mov	x0, #0xa                   	// #10
  40574c:	b	405718 <ferror@plt+0x2da8>
  405750:	cmp	x5, #0x9
  405754:	b.ls	405794 <ferror@plt+0x2e24>  // b.plast
  405758:	umulh	x3, x27, x6
  40575c:	lsr	x1, x3, #3
  405760:	add	x1, x1, x1, lsl #2
  405764:	sub	x1, x27, x1, lsl #1
  405768:	mov	x5, x27
  40576c:	lsr	x27, x3, #3
  405770:	mov	x3, x2
  405774:	add	x2, x2, x2, lsl #2
  405778:	lsl	x2, x2, #1
  40577c:	cbz	w1, 405750 <ferror@plt+0x2de0>
  405780:	udiv	x3, x0, x3
  405784:	udiv	x1, x3, x1
  405788:	udiv	x1, x4, x1
  40578c:	add	x26, x26, x1
  405790:	b	405750 <ferror@plt+0x2de0>
  405794:	ldp	x27, x28, [sp, #80]
  405798:	b	4057a8 <ferror@plt+0x2e38>
  40579c:	mov	w20, #0x0                   	// #0
  4057a0:	b	4057a8 <ferror@plt+0x2e38>
  4057a4:	mov	w20, #0x0                   	// #0
  4057a8:	str	x26, [x21]
  4057ac:	tbnz	w20, #31, 4057c0 <ferror@plt+0x2e50>
  4057b0:	ldp	x21, x22, [sp, #32]
  4057b4:	ldp	x23, x24, [sp, #48]
  4057b8:	ldp	x25, x26, [sp, #64]
  4057bc:	b	4057ec <ferror@plt+0x2e7c>
  4057c0:	ldp	x21, x22, [sp, #32]
  4057c4:	ldp	x23, x24, [sp, #48]
  4057c8:	ldp	x25, x26, [sp, #64]
  4057cc:	b	4057e0 <ferror@plt+0x2e70>
  4057d0:	mov	w20, #0xffffffea            	// #-22
  4057d4:	b	4057e0 <ferror@plt+0x2e70>
  4057d8:	mov	w20, #0xffffffea            	// #-22
  4057dc:	ldp	x21, x22, [sp, #32]
  4057e0:	bl	4028c0 <__errno_location@plt>
  4057e4:	neg	w1, w20
  4057e8:	str	w1, [x0]
  4057ec:	mov	w0, w20
  4057f0:	ldp	x19, x20, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #128
  4057f8:	ret
  4057fc:	mov	w20, #0xffffffea            	// #-22
  405800:	ldp	x21, x22, [sp, #32]
  405804:	ldp	x23, x24, [sp, #48]
  405808:	b	4057e0 <ferror@plt+0x2e70>
  40580c:	mov	w20, #0xffffffea            	// #-22
  405810:	ldp	x21, x22, [sp, #32]
  405814:	ldp	x23, x24, [sp, #48]
  405818:	ldp	x25, x26, [sp, #64]
  40581c:	ldp	x27, x28, [sp, #80]
  405820:	b	4057e0 <ferror@plt+0x2e70>
  405824:	mov	w20, #0xffffffea            	// #-22
  405828:	ldp	x21, x22, [sp, #32]
  40582c:	ldp	x23, x24, [sp, #48]
  405830:	ldp	x25, x26, [sp, #64]
  405834:	ldp	x27, x28, [sp, #80]
  405838:	b	4057e0 <ferror@plt+0x2e70>
  40583c:	mov	w20, #0xffffffea            	// #-22
  405840:	ldp	x21, x22, [sp, #32]
  405844:	ldp	x23, x24, [sp, #48]
  405848:	ldp	x25, x26, [sp, #64]
  40584c:	ldp	x27, x28, [sp, #80]
  405850:	b	4057e0 <ferror@plt+0x2e70>
  405854:	mov	w20, #0xffffffea            	// #-22
  405858:	ldp	x21, x22, [sp, #32]
  40585c:	ldp	x23, x24, [sp, #48]
  405860:	ldp	x25, x26, [sp, #64]
  405864:	ldp	x27, x28, [sp, #80]
  405868:	b	4057e0 <ferror@plt+0x2e70>
  40586c:	mov	w20, #0xffffffea            	// #-22
  405870:	ldp	x21, x22, [sp, #32]
  405874:	ldp	x23, x24, [sp, #48]
  405878:	ldp	x25, x26, [sp, #64]
  40587c:	ldp	x27, x28, [sp, #80]
  405880:	b	4057e0 <ferror@plt+0x2e70>
  405884:	mov	w20, #0xffffffea            	// #-22
  405888:	ldp	x21, x22, [sp, #32]
  40588c:	ldp	x23, x24, [sp, #48]
  405890:	ldp	x25, x26, [sp, #64]
  405894:	ldp	x27, x28, [sp, #80]
  405898:	b	4057e0 <ferror@plt+0x2e70>
  40589c:	mov	w20, w2
  4058a0:	cbnz	x22, 4056b4 <ferror@plt+0x2d44>
  4058a4:	ldp	x27, x28, [sp, #80]
  4058a8:	b	4057a8 <ferror@plt+0x2e38>
  4058ac:	stp	x29, x30, [sp, #-16]!
  4058b0:	mov	x29, sp
  4058b4:	mov	x2, #0x0                   	// #0
  4058b8:	bl	4053b0 <ferror@plt+0x2a40>
  4058bc:	ldp	x29, x30, [sp], #16
  4058c0:	ret
  4058c4:	stp	x29, x30, [sp, #-48]!
  4058c8:	mov	x29, sp
  4058cc:	stp	x19, x20, [sp, #16]
  4058d0:	stp	x21, x22, [sp, #32]
  4058d4:	mov	x21, x0
  4058d8:	mov	x22, x1
  4058dc:	mov	x20, x0
  4058e0:	cbnz	x0, 4058f4 <ferror@plt+0x2f84>
  4058e4:	cbnz	x1, 405914 <ferror@plt+0x2fa4>
  4058e8:	mov	w0, #0x0                   	// #0
  4058ec:	b	405934 <ferror@plt+0x2fc4>
  4058f0:	add	x20, x20, #0x1
  4058f4:	ldrsb	w19, [x20]
  4058f8:	cbz	w19, 405910 <ferror@plt+0x2fa0>
  4058fc:	bl	4026b0 <__ctype_b_loc@plt>
  405900:	and	x19, x19, #0xff
  405904:	ldr	x2, [x0]
  405908:	ldrh	w2, [x2, x19, lsl #1]
  40590c:	tbnz	w2, #11, 4058f0 <ferror@plt+0x2f80>
  405910:	cbz	x22, 405918 <ferror@plt+0x2fa8>
  405914:	str	x20, [x22]
  405918:	cmp	x20, #0x0
  40591c:	mov	w0, #0x0                   	// #0
  405920:	ccmp	x21, x20, #0x2, ne  // ne = any
  405924:	b.cs	405934 <ferror@plt+0x2fc4>  // b.hs, b.nlast
  405928:	ldrsb	w0, [x20]
  40592c:	cmp	w0, #0x0
  405930:	cset	w0, eq  // eq = none
  405934:	ldp	x19, x20, [sp, #16]
  405938:	ldp	x21, x22, [sp, #32]
  40593c:	ldp	x29, x30, [sp], #48
  405940:	ret
  405944:	stp	x29, x30, [sp, #-48]!
  405948:	mov	x29, sp
  40594c:	stp	x19, x20, [sp, #16]
  405950:	stp	x21, x22, [sp, #32]
  405954:	mov	x21, x0
  405958:	mov	x22, x1
  40595c:	mov	x20, x0
  405960:	cbnz	x0, 405974 <ferror@plt+0x3004>
  405964:	cbnz	x1, 405994 <ferror@plt+0x3024>
  405968:	mov	w0, #0x0                   	// #0
  40596c:	b	4059b4 <ferror@plt+0x3044>
  405970:	add	x20, x20, #0x1
  405974:	ldrsb	w19, [x20]
  405978:	cbz	w19, 405990 <ferror@plt+0x3020>
  40597c:	bl	4026b0 <__ctype_b_loc@plt>
  405980:	and	x19, x19, #0xff
  405984:	ldr	x2, [x0]
  405988:	ldrh	w2, [x2, x19, lsl #1]
  40598c:	tbnz	w2, #12, 405970 <ferror@plt+0x3000>
  405990:	cbz	x22, 405998 <ferror@plt+0x3028>
  405994:	str	x20, [x22]
  405998:	cmp	x20, #0x0
  40599c:	mov	w0, #0x0                   	// #0
  4059a0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4059a4:	b.cs	4059b4 <ferror@plt+0x3044>  // b.hs, b.nlast
  4059a8:	ldrsb	w0, [x20]
  4059ac:	cmp	w0, #0x0
  4059b0:	cset	w0, eq  // eq = none
  4059b4:	ldp	x19, x20, [sp, #16]
  4059b8:	ldp	x21, x22, [sp, #32]
  4059bc:	ldp	x29, x30, [sp], #48
  4059c0:	ret
  4059c4:	stp	x29, x30, [sp, #-128]!
  4059c8:	mov	x29, sp
  4059cc:	stp	x19, x20, [sp, #16]
  4059d0:	stp	x21, x22, [sp, #32]
  4059d4:	mov	x20, x0
  4059d8:	mov	x22, x1
  4059dc:	str	x2, [sp, #80]
  4059e0:	str	x3, [sp, #88]
  4059e4:	str	x4, [sp, #96]
  4059e8:	str	x5, [sp, #104]
  4059ec:	str	x6, [sp, #112]
  4059f0:	str	x7, [sp, #120]
  4059f4:	add	x0, sp, #0x80
  4059f8:	str	x0, [sp, #48]
  4059fc:	str	x0, [sp, #56]
  405a00:	add	x0, sp, #0x50
  405a04:	str	x0, [sp, #64]
  405a08:	mov	w0, #0xffffffd0            	// #-48
  405a0c:	str	w0, [sp, #72]
  405a10:	str	wzr, [sp, #76]
  405a14:	add	x21, sp, #0x80
  405a18:	b	405ab8 <ferror@plt+0x3148>
  405a1c:	add	w0, w3, #0x8
  405a20:	str	w0, [sp, #72]
  405a24:	cmp	w0, #0x0
  405a28:	b.le	405a3c <ferror@plt+0x30cc>
  405a2c:	add	x0, x2, #0xf
  405a30:	and	x0, x0, #0xfffffffffffffff8
  405a34:	str	x0, [sp, #48]
  405a38:	b	405ad0 <ferror@plt+0x3160>
  405a3c:	ldr	x1, [x21, w3, sxtw]
  405a40:	cbz	x1, 405ad8 <ferror@plt+0x3168>
  405a44:	cbz	w0, 405a88 <ferror@plt+0x3118>
  405a48:	add	w3, w3, #0x10
  405a4c:	str	w3, [sp, #72]
  405a50:	cmp	w3, #0x0
  405a54:	b.le	405a68 <ferror@plt+0x30f8>
  405a58:	add	x0, x2, #0xf
  405a5c:	and	x0, x0, #0xfffffffffffffff8
  405a60:	str	x0, [sp, #48]
  405a64:	b	405a94 <ferror@plt+0x3124>
  405a68:	add	x2, x21, w0, sxtw
  405a6c:	b	405a94 <ferror@plt+0x3124>
  405a70:	mov	w0, #0x1                   	// #1
  405a74:	ldp	x19, x20, [sp, #16]
  405a78:	ldp	x21, x22, [sp, #32]
  405a7c:	ldp	x29, x30, [sp], #128
  405a80:	ret
  405a84:	ldr	x2, [sp, #48]
  405a88:	add	x0, x2, #0xf
  405a8c:	and	x0, x0, #0xfffffffffffffff8
  405a90:	str	x0, [sp, #48]
  405a94:	ldr	x19, [x2]
  405a98:	cbz	x19, 405ad8 <ferror@plt+0x3168>
  405a9c:	mov	x0, x20
  405aa0:	bl	402680 <strcmp@plt>
  405aa4:	cbz	w0, 405a70 <ferror@plt+0x3100>
  405aa8:	mov	x1, x19
  405aac:	mov	x0, x20
  405ab0:	bl	402680 <strcmp@plt>
  405ab4:	cbz	w0, 405a74 <ferror@plt+0x3104>
  405ab8:	ldr	w3, [sp, #72]
  405abc:	ldr	x2, [sp, #48]
  405ac0:	tbnz	w3, #31, 405a1c <ferror@plt+0x30ac>
  405ac4:	add	x0, x2, #0xf
  405ac8:	and	x0, x0, #0xfffffffffffffff8
  405acc:	str	x0, [sp, #48]
  405ad0:	ldr	x1, [x2]
  405ad4:	cbnz	x1, 405a84 <ferror@plt+0x3114>
  405ad8:	mov	x3, x20
  405adc:	mov	x2, x22
  405ae0:	adrp	x1, 408000 <ferror@plt+0x5690>
  405ae4:	add	x1, x1, #0x348
  405ae8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405aec:	ldr	w0, [x0, #876]
  405af0:	bl	402860 <errx@plt>
  405af4:	cbz	x1, 405b2c <ferror@plt+0x31bc>
  405af8:	add	x3, x0, x1
  405afc:	sxtb	w2, w2
  405b00:	ldrsb	w1, [x0]
  405b04:	cbz	w1, 405b24 <ferror@plt+0x31b4>
  405b08:	cmp	w2, w1
  405b0c:	b.eq	405b28 <ferror@plt+0x31b8>  // b.none
  405b10:	add	x0, x0, #0x1
  405b14:	cmp	x3, x0
  405b18:	b.ne	405b00 <ferror@plt+0x3190>  // b.any
  405b1c:	mov	x0, #0x0                   	// #0
  405b20:	b	405b28 <ferror@plt+0x31b8>
  405b24:	mov	x0, #0x0                   	// #0
  405b28:	ret
  405b2c:	mov	x0, #0x0                   	// #0
  405b30:	b	405b28 <ferror@plt+0x31b8>
  405b34:	stp	x29, x30, [sp, #-16]!
  405b38:	mov	x29, sp
  405b3c:	mov	w2, #0xa                   	// #10
  405b40:	bl	40534c <ferror@plt+0x29dc>
  405b44:	ldp	x29, x30, [sp], #16
  405b48:	ret
  405b4c:	stp	x29, x30, [sp, #-16]!
  405b50:	mov	x29, sp
  405b54:	mov	w2, #0x10                  	// #16
  405b58:	bl	40534c <ferror@plt+0x29dc>
  405b5c:	ldp	x29, x30, [sp], #16
  405b60:	ret
  405b64:	stp	x29, x30, [sp, #-16]!
  405b68:	mov	x29, sp
  405b6c:	mov	w2, #0xa                   	// #10
  405b70:	bl	4052f4 <ferror@plt+0x2984>
  405b74:	ldp	x29, x30, [sp], #16
  405b78:	ret
  405b7c:	stp	x29, x30, [sp, #-16]!
  405b80:	mov	x29, sp
  405b84:	mov	w2, #0x10                  	// #16
  405b88:	bl	4052f4 <ferror@plt+0x2984>
  405b8c:	ldp	x29, x30, [sp], #16
  405b90:	ret
  405b94:	stp	x29, x30, [sp, #-64]!
  405b98:	mov	x29, sp
  405b9c:	stp	x19, x20, [sp, #16]
  405ba0:	str	x21, [sp, #32]
  405ba4:	mov	x19, x0
  405ba8:	mov	x21, x1
  405bac:	str	xzr, [sp, #56]
  405bb0:	bl	4028c0 <__errno_location@plt>
  405bb4:	str	wzr, [x0]
  405bb8:	cbz	x19, 405bc8 <ferror@plt+0x3258>
  405bbc:	mov	x20, x0
  405bc0:	ldrsb	w0, [x19]
  405bc4:	cbnz	w0, 405be4 <ferror@plt+0x3274>
  405bc8:	mov	x3, x19
  405bcc:	mov	x2, x21
  405bd0:	adrp	x1, 408000 <ferror@plt+0x5690>
  405bd4:	add	x1, x1, #0x348
  405bd8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405bdc:	ldr	w0, [x0, #876]
  405be0:	bl	402860 <errx@plt>
  405be4:	mov	w3, #0x0                   	// #0
  405be8:	mov	w2, #0xa                   	// #10
  405bec:	add	x1, sp, #0x38
  405bf0:	mov	x0, x19
  405bf4:	bl	4024f0 <__strtol_internal@plt>
  405bf8:	ldr	w1, [x20]
  405bfc:	cbnz	w1, 405c28 <ferror@plt+0x32b8>
  405c00:	ldr	x1, [sp, #56]
  405c04:	cmp	x1, x19
  405c08:	b.eq	405bc8 <ferror@plt+0x3258>  // b.none
  405c0c:	cbz	x1, 405c18 <ferror@plt+0x32a8>
  405c10:	ldrsb	w1, [x1]
  405c14:	cbnz	w1, 405bc8 <ferror@plt+0x3258>
  405c18:	ldp	x19, x20, [sp, #16]
  405c1c:	ldr	x21, [sp, #32]
  405c20:	ldp	x29, x30, [sp], #64
  405c24:	ret
  405c28:	cmp	w1, #0x22
  405c2c:	b.ne	405bc8 <ferror@plt+0x3258>  // b.any
  405c30:	mov	x3, x19
  405c34:	mov	x2, x21
  405c38:	adrp	x1, 408000 <ferror@plt+0x5690>
  405c3c:	add	x1, x1, #0x348
  405c40:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405c44:	ldr	w0, [x0, #876]
  405c48:	bl	402940 <err@plt>
  405c4c:	stp	x29, x30, [sp, #-32]!
  405c50:	mov	x29, sp
  405c54:	stp	x19, x20, [sp, #16]
  405c58:	mov	x20, x0
  405c5c:	mov	x19, x1
  405c60:	bl	405b94 <ferror@plt+0x3224>
  405c64:	mov	x2, #0x80000000            	// #2147483648
  405c68:	add	x2, x0, x2
  405c6c:	mov	x1, #0xffffffff            	// #4294967295
  405c70:	cmp	x2, x1
  405c74:	b.hi	405c84 <ferror@plt+0x3314>  // b.pmore
  405c78:	ldp	x19, x20, [sp, #16]
  405c7c:	ldp	x29, x30, [sp], #32
  405c80:	ret
  405c84:	bl	4028c0 <__errno_location@plt>
  405c88:	mov	w1, #0x22                  	// #34
  405c8c:	str	w1, [x0]
  405c90:	mov	x3, x20
  405c94:	mov	x2, x19
  405c98:	adrp	x1, 408000 <ferror@plt+0x5690>
  405c9c:	add	x1, x1, #0x348
  405ca0:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405ca4:	ldr	w0, [x0, #876]
  405ca8:	bl	402940 <err@plt>
  405cac:	stp	x29, x30, [sp, #-32]!
  405cb0:	mov	x29, sp
  405cb4:	stp	x19, x20, [sp, #16]
  405cb8:	mov	x20, x0
  405cbc:	mov	x19, x1
  405cc0:	bl	405c4c <ferror@plt+0x32dc>
  405cc4:	add	w2, w0, #0x8, lsl #12
  405cc8:	mov	w1, #0xffff                	// #65535
  405ccc:	cmp	w2, w1
  405cd0:	b.hi	405ce0 <ferror@plt+0x3370>  // b.pmore
  405cd4:	ldp	x19, x20, [sp, #16]
  405cd8:	ldp	x29, x30, [sp], #32
  405cdc:	ret
  405ce0:	bl	4028c0 <__errno_location@plt>
  405ce4:	mov	w1, #0x22                  	// #34
  405ce8:	str	w1, [x0]
  405cec:	mov	x3, x20
  405cf0:	mov	x2, x19
  405cf4:	adrp	x1, 408000 <ferror@plt+0x5690>
  405cf8:	add	x1, x1, #0x348
  405cfc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405d00:	ldr	w0, [x0, #876]
  405d04:	bl	402940 <err@plt>
  405d08:	stp	x29, x30, [sp, #-16]!
  405d0c:	mov	x29, sp
  405d10:	mov	w2, #0xa                   	// #10
  405d14:	bl	405238 <ferror@plt+0x28c8>
  405d18:	ldp	x29, x30, [sp], #16
  405d1c:	ret
  405d20:	stp	x29, x30, [sp, #-16]!
  405d24:	mov	x29, sp
  405d28:	mov	w2, #0x10                  	// #16
  405d2c:	bl	405238 <ferror@plt+0x28c8>
  405d30:	ldp	x29, x30, [sp], #16
  405d34:	ret
  405d38:	stp	x29, x30, [sp, #-64]!
  405d3c:	mov	x29, sp
  405d40:	stp	x19, x20, [sp, #16]
  405d44:	str	x21, [sp, #32]
  405d48:	mov	x19, x0
  405d4c:	mov	x21, x1
  405d50:	str	xzr, [sp, #56]
  405d54:	bl	4028c0 <__errno_location@plt>
  405d58:	str	wzr, [x0]
  405d5c:	cbz	x19, 405d6c <ferror@plt+0x33fc>
  405d60:	mov	x20, x0
  405d64:	ldrsb	w0, [x19]
  405d68:	cbnz	w0, 405d88 <ferror@plt+0x3418>
  405d6c:	mov	x3, x19
  405d70:	mov	x2, x21
  405d74:	adrp	x1, 408000 <ferror@plt+0x5690>
  405d78:	add	x1, x1, #0x348
  405d7c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405d80:	ldr	w0, [x0, #876]
  405d84:	bl	402860 <errx@plt>
  405d88:	add	x1, sp, #0x38
  405d8c:	mov	x0, x19
  405d90:	bl	4023a0 <strtod@plt>
  405d94:	ldr	w0, [x20]
  405d98:	cbnz	w0, 405dc4 <ferror@plt+0x3454>
  405d9c:	ldr	x0, [sp, #56]
  405da0:	cmp	x0, x19
  405da4:	b.eq	405d6c <ferror@plt+0x33fc>  // b.none
  405da8:	cbz	x0, 405db4 <ferror@plt+0x3444>
  405dac:	ldrsb	w0, [x0]
  405db0:	cbnz	w0, 405d6c <ferror@plt+0x33fc>
  405db4:	ldp	x19, x20, [sp, #16]
  405db8:	ldr	x21, [sp, #32]
  405dbc:	ldp	x29, x30, [sp], #64
  405dc0:	ret
  405dc4:	cmp	w0, #0x22
  405dc8:	b.ne	405d6c <ferror@plt+0x33fc>  // b.any
  405dcc:	mov	x3, x19
  405dd0:	mov	x2, x21
  405dd4:	adrp	x1, 408000 <ferror@plt+0x5690>
  405dd8:	add	x1, x1, #0x348
  405ddc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405de0:	ldr	w0, [x0, #876]
  405de4:	bl	402940 <err@plt>
  405de8:	stp	x29, x30, [sp, #-64]!
  405dec:	mov	x29, sp
  405df0:	stp	x19, x20, [sp, #16]
  405df4:	str	x21, [sp, #32]
  405df8:	mov	x19, x0
  405dfc:	mov	x21, x1
  405e00:	str	xzr, [sp, #56]
  405e04:	bl	4028c0 <__errno_location@plt>
  405e08:	str	wzr, [x0]
  405e0c:	cbz	x19, 405e1c <ferror@plt+0x34ac>
  405e10:	mov	x20, x0
  405e14:	ldrsb	w0, [x19]
  405e18:	cbnz	w0, 405e38 <ferror@plt+0x34c8>
  405e1c:	mov	x3, x19
  405e20:	mov	x2, x21
  405e24:	adrp	x1, 408000 <ferror@plt+0x5690>
  405e28:	add	x1, x1, #0x348
  405e2c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405e30:	ldr	w0, [x0, #876]
  405e34:	bl	402860 <errx@plt>
  405e38:	mov	w2, #0xa                   	// #10
  405e3c:	add	x1, sp, #0x38
  405e40:	mov	x0, x19
  405e44:	bl	4026c0 <strtol@plt>
  405e48:	ldr	w1, [x20]
  405e4c:	cbnz	w1, 405e78 <ferror@plt+0x3508>
  405e50:	ldr	x1, [sp, #56]
  405e54:	cmp	x1, x19
  405e58:	b.eq	405e1c <ferror@plt+0x34ac>  // b.none
  405e5c:	cbz	x1, 405e68 <ferror@plt+0x34f8>
  405e60:	ldrsb	w1, [x1]
  405e64:	cbnz	w1, 405e1c <ferror@plt+0x34ac>
  405e68:	ldp	x19, x20, [sp, #16]
  405e6c:	ldr	x21, [sp, #32]
  405e70:	ldp	x29, x30, [sp], #64
  405e74:	ret
  405e78:	cmp	w1, #0x22
  405e7c:	b.ne	405e1c <ferror@plt+0x34ac>  // b.any
  405e80:	mov	x3, x19
  405e84:	mov	x2, x21
  405e88:	adrp	x1, 408000 <ferror@plt+0x5690>
  405e8c:	add	x1, x1, #0x348
  405e90:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405e94:	ldr	w0, [x0, #876]
  405e98:	bl	402940 <err@plt>
  405e9c:	stp	x29, x30, [sp, #-64]!
  405ea0:	mov	x29, sp
  405ea4:	stp	x19, x20, [sp, #16]
  405ea8:	str	x21, [sp, #32]
  405eac:	mov	x19, x0
  405eb0:	mov	x21, x1
  405eb4:	str	xzr, [sp, #56]
  405eb8:	bl	4028c0 <__errno_location@plt>
  405ebc:	str	wzr, [x0]
  405ec0:	cbz	x19, 405ed0 <ferror@plt+0x3560>
  405ec4:	mov	x20, x0
  405ec8:	ldrsb	w0, [x19]
  405ecc:	cbnz	w0, 405eec <ferror@plt+0x357c>
  405ed0:	mov	x3, x19
  405ed4:	mov	x2, x21
  405ed8:	adrp	x1, 408000 <ferror@plt+0x5690>
  405edc:	add	x1, x1, #0x348
  405ee0:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405ee4:	ldr	w0, [x0, #876]
  405ee8:	bl	402860 <errx@plt>
  405eec:	mov	w2, #0xa                   	// #10
  405ef0:	add	x1, sp, #0x38
  405ef4:	mov	x0, x19
  405ef8:	bl	402300 <strtoul@plt>
  405efc:	ldr	w1, [x20]
  405f00:	cbnz	w1, 405f2c <ferror@plt+0x35bc>
  405f04:	ldr	x1, [sp, #56]
  405f08:	cmp	x1, x19
  405f0c:	b.eq	405ed0 <ferror@plt+0x3560>  // b.none
  405f10:	cbz	x1, 405f1c <ferror@plt+0x35ac>
  405f14:	ldrsb	w1, [x1]
  405f18:	cbnz	w1, 405ed0 <ferror@plt+0x3560>
  405f1c:	ldp	x19, x20, [sp, #16]
  405f20:	ldr	x21, [sp, #32]
  405f24:	ldp	x29, x30, [sp], #64
  405f28:	ret
  405f2c:	cmp	w1, #0x22
  405f30:	b.ne	405ed0 <ferror@plt+0x3560>  // b.any
  405f34:	mov	x3, x19
  405f38:	mov	x2, x21
  405f3c:	adrp	x1, 408000 <ferror@plt+0x5690>
  405f40:	add	x1, x1, #0x348
  405f44:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405f48:	ldr	w0, [x0, #876]
  405f4c:	bl	402940 <err@plt>
  405f50:	stp	x29, x30, [sp, #-48]!
  405f54:	mov	x29, sp
  405f58:	stp	x19, x20, [sp, #16]
  405f5c:	mov	x20, x0
  405f60:	mov	x19, x1
  405f64:	add	x1, sp, #0x28
  405f68:	bl	4058ac <ferror@plt+0x2f3c>
  405f6c:	cbz	w0, 405f98 <ferror@plt+0x3628>
  405f70:	bl	4028c0 <__errno_location@plt>
  405f74:	ldr	w0, [x0]
  405f78:	cbz	w0, 405fa8 <ferror@plt+0x3638>
  405f7c:	mov	x3, x20
  405f80:	mov	x2, x19
  405f84:	adrp	x1, 408000 <ferror@plt+0x5690>
  405f88:	add	x1, x1, #0x348
  405f8c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405f90:	ldr	w0, [x0, #876]
  405f94:	bl	402940 <err@plt>
  405f98:	ldr	x0, [sp, #40]
  405f9c:	ldp	x19, x20, [sp, #16]
  405fa0:	ldp	x29, x30, [sp], #48
  405fa4:	ret
  405fa8:	mov	x3, x20
  405fac:	mov	x2, x19
  405fb0:	adrp	x1, 408000 <ferror@plt+0x5690>
  405fb4:	add	x1, x1, #0x348
  405fb8:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405fbc:	ldr	w0, [x0, #876]
  405fc0:	bl	402860 <errx@plt>
  405fc4:	stp	x29, x30, [sp, #-32]!
  405fc8:	mov	x29, sp
  405fcc:	str	x19, [sp, #16]
  405fd0:	mov	x19, x1
  405fd4:	mov	x1, x2
  405fd8:	bl	405d38 <ferror@plt+0x33c8>
  405fdc:	fcvtzs	d1, d0
  405fe0:	str	d1, [x19]
  405fe4:	scvtf	d1, d1
  405fe8:	fsub	d0, d0, d1
  405fec:	mov	x0, #0x848000000000        	// #145685290680320
  405ff0:	movk	x0, #0x412e, lsl #48
  405ff4:	fmov	d1, x0
  405ff8:	fmul	d0, d0, d1
  405ffc:	fcvtzs	d0, d0
  406000:	str	d0, [x19, #8]
  406004:	ldr	x19, [sp, #16]
  406008:	ldp	x29, x30, [sp], #32
  40600c:	ret
  406010:	mov	w2, w0
  406014:	mov	x0, x1
  406018:	and	w1, w2, #0xf000
  40601c:	cmp	w1, #0x4, lsl #12
  406020:	b.eq	406068 <ferror@plt+0x36f8>  // b.none
  406024:	cmp	w1, #0xa, lsl #12
  406028:	b.eq	406194 <ferror@plt+0x3824>  // b.none
  40602c:	cmp	w1, #0x2, lsl #12
  406030:	b.eq	4061a4 <ferror@plt+0x3834>  // b.none
  406034:	cmp	w1, #0x6, lsl #12
  406038:	b.eq	4061b4 <ferror@plt+0x3844>  // b.none
  40603c:	cmp	w1, #0xc, lsl #12
  406040:	b.eq	4061c4 <ferror@plt+0x3854>  // b.none
  406044:	cmp	w1, #0x1, lsl #12
  406048:	b.eq	4061d4 <ferror@plt+0x3864>  // b.none
  40604c:	mov	w3, #0x0                   	// #0
  406050:	cmp	w1, #0x8, lsl #12
  406054:	b.ne	406074 <ferror@plt+0x3704>  // b.any
  406058:	mov	w1, #0x2d                  	// #45
  40605c:	strb	w1, [x0]
  406060:	mov	w3, #0x1                   	// #1
  406064:	b	406074 <ferror@plt+0x3704>
  406068:	mov	w1, #0x64                  	// #100
  40606c:	strb	w1, [x0]
  406070:	mov	w3, #0x1                   	// #1
  406074:	tst	x2, #0x100
  406078:	mov	w1, #0x72                  	// #114
  40607c:	mov	w4, #0x2d                  	// #45
  406080:	csel	w1, w1, w4, ne  // ne = any
  406084:	add	w4, w3, #0x1
  406088:	and	x5, x3, #0xffff
  40608c:	strb	w1, [x0, x5]
  406090:	tst	x2, #0x80
  406094:	mov	w5, #0x77                  	// #119
  406098:	mov	w1, #0x2d                  	// #45
  40609c:	csel	w5, w5, w1, ne  // ne = any
  4060a0:	add	w1, w3, #0x2
  4060a4:	and	w1, w1, #0xffff
  4060a8:	and	x4, x4, #0x3
  4060ac:	strb	w5, [x0, x4]
  4060b0:	tbz	w2, #11, 4061e4 <ferror@plt+0x3874>
  4060b4:	tst	x2, #0x40
  4060b8:	mov	w5, #0x73                  	// #115
  4060bc:	mov	w4, #0x53                  	// #83
  4060c0:	csel	w5, w5, w4, ne  // ne = any
  4060c4:	add	w4, w3, #0x3
  4060c8:	and	x1, x1, #0xffff
  4060cc:	strb	w5, [x0, x1]
  4060d0:	tst	x2, #0x20
  4060d4:	mov	w5, #0x72                  	// #114
  4060d8:	mov	w1, #0x2d                  	// #45
  4060dc:	csel	w5, w5, w1, ne  // ne = any
  4060e0:	add	w1, w3, #0x4
  4060e4:	and	x4, x4, #0x7
  4060e8:	strb	w5, [x0, x4]
  4060ec:	tst	x2, #0x10
  4060f0:	mov	w5, #0x77                  	// #119
  4060f4:	mov	w4, #0x2d                  	// #45
  4060f8:	csel	w5, w5, w4, ne  // ne = any
  4060fc:	add	w4, w3, #0x5
  406100:	and	w4, w4, #0xffff
  406104:	and	x1, x1, #0xf
  406108:	strb	w5, [x0, x1]
  40610c:	tbz	w2, #10, 4061f8 <ferror@plt+0x3888>
  406110:	tst	x2, #0x8
  406114:	mov	w5, #0x73                  	// #115
  406118:	mov	w1, #0x53                  	// #83
  40611c:	csel	w5, w5, w1, ne  // ne = any
  406120:	add	w1, w3, #0x6
  406124:	and	x4, x4, #0xffff
  406128:	strb	w5, [x0, x4]
  40612c:	tst	x2, #0x4
  406130:	mov	w5, #0x72                  	// #114
  406134:	mov	w4, #0x2d                  	// #45
  406138:	csel	w5, w5, w4, ne  // ne = any
  40613c:	add	w4, w3, #0x7
  406140:	and	x1, x1, #0xf
  406144:	strb	w5, [x0, x1]
  406148:	tst	x2, #0x2
  40614c:	mov	w5, #0x77                  	// #119
  406150:	mov	w1, #0x2d                  	// #45
  406154:	csel	w5, w5, w1, ne  // ne = any
  406158:	add	w1, w3, #0x8
  40615c:	and	w1, w1, #0xffff
  406160:	and	x4, x4, #0xf
  406164:	strb	w5, [x0, x4]
  406168:	tbz	w2, #9, 40620c <ferror@plt+0x389c>
  40616c:	tst	x2, #0x1
  406170:	mov	w2, #0x74                  	// #116
  406174:	mov	w4, #0x54                  	// #84
  406178:	csel	w2, w2, w4, ne  // ne = any
  40617c:	and	x1, x1, #0xffff
  406180:	strb	w2, [x0, x1]
  406184:	add	w3, w3, #0x9
  406188:	and	x3, x3, #0xffff
  40618c:	strb	wzr, [x0, x3]
  406190:	ret
  406194:	mov	w1, #0x6c                  	// #108
  406198:	strb	w1, [x0]
  40619c:	mov	w3, #0x1                   	// #1
  4061a0:	b	406074 <ferror@plt+0x3704>
  4061a4:	mov	w1, #0x63                  	// #99
  4061a8:	strb	w1, [x0]
  4061ac:	mov	w3, #0x1                   	// #1
  4061b0:	b	406074 <ferror@plt+0x3704>
  4061b4:	mov	w1, #0x62                  	// #98
  4061b8:	strb	w1, [x0]
  4061bc:	mov	w3, #0x1                   	// #1
  4061c0:	b	406074 <ferror@plt+0x3704>
  4061c4:	mov	w1, #0x73                  	// #115
  4061c8:	strb	w1, [x0]
  4061cc:	mov	w3, #0x1                   	// #1
  4061d0:	b	406074 <ferror@plt+0x3704>
  4061d4:	mov	w1, #0x70                  	// #112
  4061d8:	strb	w1, [x0]
  4061dc:	mov	w3, #0x1                   	// #1
  4061e0:	b	406074 <ferror@plt+0x3704>
  4061e4:	tst	x2, #0x40
  4061e8:	mov	w5, #0x78                  	// #120
  4061ec:	mov	w4, #0x2d                  	// #45
  4061f0:	csel	w5, w5, w4, ne  // ne = any
  4061f4:	b	4060c4 <ferror@plt+0x3754>
  4061f8:	tst	x2, #0x8
  4061fc:	mov	w5, #0x78                  	// #120
  406200:	mov	w1, #0x2d                  	// #45
  406204:	csel	w5, w5, w1, ne  // ne = any
  406208:	b	406120 <ferror@plt+0x37b0>
  40620c:	tst	x2, #0x1
  406210:	mov	w2, #0x78                  	// #120
  406214:	mov	w4, #0x2d                  	// #45
  406218:	csel	w2, w2, w4, ne  // ne = any
  40621c:	b	40617c <ferror@plt+0x380c>
  406220:	stp	x29, x30, [sp, #-80]!
  406224:	mov	x29, sp
  406228:	stp	x19, x20, [sp, #16]
  40622c:	add	x5, sp, #0x28
  406230:	tbz	w0, #1, 406240 <ferror@plt+0x38d0>
  406234:	mov	w2, #0x20                  	// #32
  406238:	strb	w2, [sp, #40]
  40623c:	add	x5, sp, #0x29
  406240:	cmp	x1, #0x3ff
  406244:	b.ls	4063d4 <ferror@plt+0x3a64>  // b.plast
  406248:	mov	x2, #0xfffff               	// #1048575
  40624c:	cmp	x1, x2
  406250:	b.ls	4062ec <ferror@plt+0x397c>  // b.plast
  406254:	mov	x2, #0x3fffffff            	// #1073741823
  406258:	cmp	x1, x2
  40625c:	b.ls	4062f4 <ferror@plt+0x3984>  // b.plast
  406260:	mov	x2, #0xffffffffff          	// #1099511627775
  406264:	cmp	x1, x2
  406268:	b.ls	4062fc <ferror@plt+0x398c>  // b.plast
  40626c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  406270:	cmp	x1, x2
  406274:	b.ls	406304 <ferror@plt+0x3994>  // b.plast
  406278:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40627c:	cmp	x1, x2
  406280:	mov	w19, #0x3c                  	// #60
  406284:	mov	w2, #0x46                  	// #70
  406288:	csel	w19, w19, w2, ls  // ls = plast
  40628c:	sub	w4, w19, #0xa
  406290:	mov	w3, #0x6667                	// #26215
  406294:	movk	w3, #0x6666, lsl #16
  406298:	smull	x3, w4, w3
  40629c:	asr	x3, x3, #34
  4062a0:	sub	w3, w3, w4, asr #31
  4062a4:	adrp	x2, 408000 <ferror@plt+0x5690>
  4062a8:	add	x2, x2, #0x380
  4062ac:	ldrsb	w3, [x2, w3, sxtw]
  4062b0:	lsr	x20, x1, x4
  4062b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4062b8:	lsl	x2, x2, x4
  4062bc:	bic	x1, x1, x2
  4062c0:	strb	w3, [x5]
  4062c4:	and	w2, w0, #0x1
  4062c8:	cmp	w3, #0x42
  4062cc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4062d0:	b.eq	4063e8 <ferror@plt+0x3a78>  // b.none
  4062d4:	mov	w2, #0x69                  	// #105
  4062d8:	strb	w2, [x5, #1]
  4062dc:	add	x2, x5, #0x3
  4062e0:	mov	w3, #0x42                  	// #66
  4062e4:	strb	w3, [x5, #2]
  4062e8:	b	4063ec <ferror@plt+0x3a7c>
  4062ec:	mov	w19, #0x14                  	// #20
  4062f0:	b	40628c <ferror@plt+0x391c>
  4062f4:	mov	w19, #0x1e                  	// #30
  4062f8:	b	40628c <ferror@plt+0x391c>
  4062fc:	mov	w19, #0x28                  	// #40
  406300:	b	40628c <ferror@plt+0x391c>
  406304:	mov	w19, #0x32                  	// #50
  406308:	b	40628c <ferror@plt+0x391c>
  40630c:	sub	w19, w19, #0x14
  406310:	lsr	x19, x1, x19
  406314:	add	x19, x19, #0x32
  406318:	lsr	x19, x19, #2
  40631c:	mov	x0, #0xf5c3                	// #62915
  406320:	movk	x0, #0x5c28, lsl #16
  406324:	movk	x0, #0xc28f, lsl #32
  406328:	movk	x0, #0x28f5, lsl #48
  40632c:	umulh	x19, x19, x0
  406330:	lsr	x19, x19, #2
  406334:	cmp	x19, #0xa
  406338:	b.eq	406388 <ferror@plt+0x3a18>  // b.none
  40633c:	cbz	x19, 40638c <ferror@plt+0x3a1c>
  406340:	bl	402470 <localeconv@plt>
  406344:	cbz	x0, 4063bc <ferror@plt+0x3a4c>
  406348:	ldr	x4, [x0]
  40634c:	cbz	x4, 4063c8 <ferror@plt+0x3a58>
  406350:	ldrsb	w1, [x4]
  406354:	adrp	x0, 408000 <ferror@plt+0x5690>
  406358:	add	x0, x0, #0x378
  40635c:	cmp	w1, #0x0
  406360:	csel	x4, x0, x4, eq  // eq = none
  406364:	add	x6, sp, #0x28
  406368:	mov	x5, x19
  40636c:	mov	w3, w20
  406370:	adrp	x2, 408000 <ferror@plt+0x5690>
  406374:	add	x2, x2, #0x388
  406378:	mov	x1, #0x20                  	// #32
  40637c:	add	x0, sp, #0x30
  406380:	bl	402460 <snprintf@plt>
  406384:	b	4063a8 <ferror@plt+0x3a38>
  406388:	add	w20, w20, #0x1
  40638c:	add	x4, sp, #0x28
  406390:	mov	w3, w20
  406394:	adrp	x2, 408000 <ferror@plt+0x5690>
  406398:	add	x2, x2, #0x398
  40639c:	mov	x1, #0x20                  	// #32
  4063a0:	add	x0, sp, #0x30
  4063a4:	bl	402460 <snprintf@plt>
  4063a8:	add	x0, sp, #0x30
  4063ac:	bl	4025d0 <strdup@plt>
  4063b0:	ldp	x19, x20, [sp, #16]
  4063b4:	ldp	x29, x30, [sp], #80
  4063b8:	ret
  4063bc:	adrp	x4, 408000 <ferror@plt+0x5690>
  4063c0:	add	x4, x4, #0x378
  4063c4:	b	406364 <ferror@plt+0x39f4>
  4063c8:	adrp	x4, 408000 <ferror@plt+0x5690>
  4063cc:	add	x4, x4, #0x378
  4063d0:	b	406364 <ferror@plt+0x39f4>
  4063d4:	mov	w20, w1
  4063d8:	mov	w1, #0x42                  	// #66
  4063dc:	strb	w1, [x5]
  4063e0:	mov	w19, #0xa                   	// #10
  4063e4:	mov	x1, #0x0                   	// #0
  4063e8:	add	x2, x5, #0x1
  4063ec:	strb	wzr, [x2]
  4063f0:	cbz	x1, 40638c <ferror@plt+0x3a1c>
  4063f4:	tbz	w0, #2, 40630c <ferror@plt+0x399c>
  4063f8:	sub	w19, w19, #0x14
  4063fc:	lsr	x19, x1, x19
  406400:	add	x19, x19, #0x5
  406404:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406408:	movk	x0, #0xcccd
  40640c:	umulh	x19, x19, x0
  406410:	lsr	x19, x19, #3
  406414:	umulh	x0, x19, x0
  406418:	lsr	x0, x0, #3
  40641c:	add	x0, x0, x0, lsl #2
  406420:	cmp	x19, x0, lsl #1
  406424:	b.ne	40633c <ferror@plt+0x39cc>  // b.any
  406428:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40642c:	movk	x0, #0xcccd
  406430:	umulh	x19, x19, x0
  406434:	lsr	x19, x19, #3
  406438:	b	40633c <ferror@plt+0x39cc>
  40643c:	cbz	x0, 40651c <ferror@plt+0x3bac>
  406440:	stp	x29, x30, [sp, #-64]!
  406444:	mov	x29, sp
  406448:	stp	x19, x20, [sp, #16]
  40644c:	stp	x21, x22, [sp, #32]
  406450:	stp	x23, x24, [sp, #48]
  406454:	mov	x19, x0
  406458:	mov	x24, x1
  40645c:	mov	x22, x2
  406460:	mov	x23, x3
  406464:	ldrsb	w4, [x0]
  406468:	cbz	w4, 406524 <ferror@plt+0x3bb4>
  40646c:	cmp	x1, #0x0
  406470:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406474:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406478:	b.eq	40652c <ferror@plt+0x3bbc>  // b.none
  40647c:	mov	x21, #0x0                   	// #0
  406480:	mov	x0, #0x0                   	// #0
  406484:	b	4064dc <ferror@plt+0x3b6c>
  406488:	ldrsb	w1, [x19, #1]
  40648c:	mov	x20, x19
  406490:	cbnz	w1, 406498 <ferror@plt+0x3b28>
  406494:	add	x20, x19, #0x1
  406498:	cmp	x0, #0x0
  40649c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4064a0:	b.eq	4064d4 <ferror@plt+0x3b64>  // b.none
  4064a4:	cmp	x0, x20
  4064a8:	b.cs	40653c <ferror@plt+0x3bcc>  // b.hs, b.nlast
  4064ac:	sub	x1, x20, x0
  4064b0:	blr	x23
  4064b4:	cmn	w0, #0x1
  4064b8:	b.eq	406508 <ferror@plt+0x3b98>  // b.none
  4064bc:	add	x1, x21, #0x1
  4064c0:	str	w0, [x24, x21, lsl #2]
  4064c4:	ldrsb	w0, [x20]
  4064c8:	cbz	w0, 406500 <ferror@plt+0x3b90>
  4064cc:	mov	x21, x1
  4064d0:	mov	x0, #0x0                   	// #0
  4064d4:	ldrsb	w4, [x19, #1]!
  4064d8:	cbz	w4, 406504 <ferror@plt+0x3b94>
  4064dc:	cmp	x22, x21
  4064e0:	b.ls	406534 <ferror@plt+0x3bc4>  // b.plast
  4064e4:	cmp	x0, #0x0
  4064e8:	csel	x0, x0, x19, ne  // ne = any
  4064ec:	cmp	w4, #0x2c
  4064f0:	b.eq	406488 <ferror@plt+0x3b18>  // b.none
  4064f4:	ldrsb	w1, [x19, #1]
  4064f8:	cbz	w1, 406494 <ferror@plt+0x3b24>
  4064fc:	b	4064d4 <ferror@plt+0x3b64>
  406500:	mov	x21, x1
  406504:	mov	w0, w21
  406508:	ldp	x19, x20, [sp, #16]
  40650c:	ldp	x21, x22, [sp, #32]
  406510:	ldp	x23, x24, [sp, #48]
  406514:	ldp	x29, x30, [sp], #64
  406518:	ret
  40651c:	mov	w0, #0xffffffff            	// #-1
  406520:	ret
  406524:	mov	w0, #0xffffffff            	// #-1
  406528:	b	406508 <ferror@plt+0x3b98>
  40652c:	mov	w0, #0xffffffff            	// #-1
  406530:	b	406508 <ferror@plt+0x3b98>
  406534:	mov	w0, #0xfffffffe            	// #-2
  406538:	b	406508 <ferror@plt+0x3b98>
  40653c:	mov	w0, #0xffffffff            	// #-1
  406540:	b	406508 <ferror@plt+0x3b98>
  406544:	cbz	x0, 4065bc <ferror@plt+0x3c4c>
  406548:	stp	x29, x30, [sp, #-32]!
  40654c:	mov	x29, sp
  406550:	str	x19, [sp, #16]
  406554:	mov	x19, x3
  406558:	mov	x3, x4
  40655c:	ldrsb	w4, [x0]
  406560:	cmp	x19, #0x0
  406564:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406568:	b.eq	4065c4 <ferror@plt+0x3c54>  // b.none
  40656c:	ldr	x5, [x19]
  406570:	cmp	x5, x2
  406574:	b.hi	4065cc <ferror@plt+0x3c5c>  // b.pmore
  406578:	cmp	w4, #0x2b
  40657c:	b.eq	4065b4 <ferror@plt+0x3c44>  // b.none
  406580:	str	xzr, [x19]
  406584:	ldr	x4, [x19]
  406588:	sub	x2, x2, x4
  40658c:	add	x1, x1, x4, lsl #2
  406590:	bl	40643c <ferror@plt+0x3acc>
  406594:	cmp	w0, #0x0
  406598:	b.le	4065a8 <ferror@plt+0x3c38>
  40659c:	ldr	x1, [x19]
  4065a0:	add	x1, x1, w0, sxtw
  4065a4:	str	x1, [x19]
  4065a8:	ldr	x19, [sp, #16]
  4065ac:	ldp	x29, x30, [sp], #32
  4065b0:	ret
  4065b4:	add	x0, x0, #0x1
  4065b8:	b	406584 <ferror@plt+0x3c14>
  4065bc:	mov	w0, #0xffffffff            	// #-1
  4065c0:	ret
  4065c4:	mov	w0, #0xffffffff            	// #-1
  4065c8:	b	4065a8 <ferror@plt+0x3c38>
  4065cc:	mov	w0, #0xffffffff            	// #-1
  4065d0:	b	4065a8 <ferror@plt+0x3c38>
  4065d4:	cmp	x2, #0x0
  4065d8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4065dc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4065e0:	b.eq	4066bc <ferror@plt+0x3d4c>  // b.none
  4065e4:	stp	x29, x30, [sp, #-64]!
  4065e8:	mov	x29, sp
  4065ec:	stp	x19, x20, [sp, #16]
  4065f0:	stp	x21, x22, [sp, #32]
  4065f4:	str	x23, [sp, #48]
  4065f8:	mov	x19, x0
  4065fc:	mov	x21, x1
  406600:	mov	x22, x2
  406604:	mov	x0, #0x0                   	// #0
  406608:	mov	w23, #0x1                   	// #1
  40660c:	b	406680 <ferror@plt+0x3d10>
  406610:	ldrsb	w1, [x19, #1]
  406614:	mov	x20, x19
  406618:	cbnz	w1, 406620 <ferror@plt+0x3cb0>
  40661c:	add	x20, x19, #0x1
  406620:	cmp	x0, #0x0
  406624:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406628:	b.eq	40667c <ferror@plt+0x3d0c>  // b.none
  40662c:	cmp	x0, x20
  406630:	b.cs	4066c4 <ferror@plt+0x3d54>  // b.hs, b.nlast
  406634:	sub	x1, x20, x0
  406638:	blr	x22
  40663c:	tbnz	w0, #31, 4066a8 <ferror@plt+0x3d38>
  406640:	add	w1, w0, #0x7
  406644:	cmp	w0, #0x0
  406648:	csel	w1, w1, w0, lt  // lt = tstop
  40664c:	asr	w1, w1, #3
  406650:	negs	w3, w0
  406654:	and	w0, w0, #0x7
  406658:	and	w3, w3, #0x7
  40665c:	csneg	w0, w0, w3, mi  // mi = first
  406660:	lsl	w3, w23, w0
  406664:	ldrb	w0, [x21, w1, sxtw]
  406668:	orr	w3, w3, w0
  40666c:	strb	w3, [x21, w1, sxtw]
  406670:	ldrsb	w0, [x20]
  406674:	cbz	w0, 4066cc <ferror@plt+0x3d5c>
  406678:	mov	x0, #0x0                   	// #0
  40667c:	add	x19, x19, #0x1
  406680:	ldrsb	w1, [x19]
  406684:	cbz	w1, 4066a4 <ferror@plt+0x3d34>
  406688:	cmp	x0, #0x0
  40668c:	csel	x0, x0, x19, ne  // ne = any
  406690:	cmp	w1, #0x2c
  406694:	b.eq	406610 <ferror@plt+0x3ca0>  // b.none
  406698:	ldrsb	w1, [x19, #1]
  40669c:	cbz	w1, 40661c <ferror@plt+0x3cac>
  4066a0:	b	40667c <ferror@plt+0x3d0c>
  4066a4:	mov	w0, #0x0                   	// #0
  4066a8:	ldp	x19, x20, [sp, #16]
  4066ac:	ldp	x21, x22, [sp, #32]
  4066b0:	ldr	x23, [sp, #48]
  4066b4:	ldp	x29, x30, [sp], #64
  4066b8:	ret
  4066bc:	mov	w0, #0xffffffea            	// #-22
  4066c0:	ret
  4066c4:	mov	w0, #0xffffffff            	// #-1
  4066c8:	b	4066a8 <ferror@plt+0x3d38>
  4066cc:	mov	w0, #0x0                   	// #0
  4066d0:	b	4066a8 <ferror@plt+0x3d38>
  4066d4:	cmp	x2, #0x0
  4066d8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4066dc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4066e0:	b.eq	40678c <ferror@plt+0x3e1c>  // b.none
  4066e4:	stp	x29, x30, [sp, #-48]!
  4066e8:	mov	x29, sp
  4066ec:	stp	x19, x20, [sp, #16]
  4066f0:	stp	x21, x22, [sp, #32]
  4066f4:	mov	x19, x0
  4066f8:	mov	x21, x1
  4066fc:	mov	x22, x2
  406700:	mov	x0, #0x0                   	// #0
  406704:	b	406754 <ferror@plt+0x3de4>
  406708:	ldrsb	w1, [x19, #1]
  40670c:	mov	x20, x19
  406710:	cbnz	w1, 406718 <ferror@plt+0x3da8>
  406714:	add	x20, x19, #0x1
  406718:	cmp	x0, #0x0
  40671c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406720:	b.eq	406750 <ferror@plt+0x3de0>  // b.none
  406724:	cmp	x0, x20
  406728:	b.cs	406794 <ferror@plt+0x3e24>  // b.hs, b.nlast
  40672c:	sub	x1, x20, x0
  406730:	blr	x22
  406734:	tbnz	x0, #63, 40677c <ferror@plt+0x3e0c>
  406738:	ldr	x3, [x21]
  40673c:	orr	x0, x3, x0
  406740:	str	x0, [x21]
  406744:	ldrsb	w0, [x20]
  406748:	cbz	w0, 40679c <ferror@plt+0x3e2c>
  40674c:	mov	x0, #0x0                   	// #0
  406750:	add	x19, x19, #0x1
  406754:	ldrsb	w3, [x19]
  406758:	cbz	w3, 406778 <ferror@plt+0x3e08>
  40675c:	cmp	x0, #0x0
  406760:	csel	x0, x0, x19, ne  // ne = any
  406764:	cmp	w3, #0x2c
  406768:	b.eq	406708 <ferror@plt+0x3d98>  // b.none
  40676c:	ldrsb	w1, [x19, #1]
  406770:	cbz	w1, 406714 <ferror@plt+0x3da4>
  406774:	b	406750 <ferror@plt+0x3de0>
  406778:	mov	w0, #0x0                   	// #0
  40677c:	ldp	x19, x20, [sp, #16]
  406780:	ldp	x21, x22, [sp, #32]
  406784:	ldp	x29, x30, [sp], #48
  406788:	ret
  40678c:	mov	w0, #0xffffffea            	// #-22
  406790:	ret
  406794:	mov	w0, #0xffffffff            	// #-1
  406798:	b	40677c <ferror@plt+0x3e0c>
  40679c:	mov	w0, #0x0                   	// #0
  4067a0:	b	40677c <ferror@plt+0x3e0c>
  4067a4:	stp	x29, x30, [sp, #-80]!
  4067a8:	mov	x29, sp
  4067ac:	str	xzr, [sp, #72]
  4067b0:	cbz	x0, 4068fc <ferror@plt+0x3f8c>
  4067b4:	stp	x19, x20, [sp, #16]
  4067b8:	stp	x21, x22, [sp, #32]
  4067bc:	str	x23, [sp, #48]
  4067c0:	mov	x19, x0
  4067c4:	mov	x23, x1
  4067c8:	mov	x20, x2
  4067cc:	mov	w21, w3
  4067d0:	str	w3, [x1]
  4067d4:	str	w3, [x2]
  4067d8:	bl	4028c0 <__errno_location@plt>
  4067dc:	mov	x22, x0
  4067e0:	str	wzr, [x0]
  4067e4:	ldrsb	w0, [x19]
  4067e8:	cmp	w0, #0x3a
  4067ec:	b.eq	406848 <ferror@plt+0x3ed8>  // b.none
  4067f0:	mov	w2, #0xa                   	// #10
  4067f4:	add	x1, sp, #0x48
  4067f8:	mov	x0, x19
  4067fc:	bl	4026c0 <strtol@plt>
  406800:	str	w0, [x23]
  406804:	str	w0, [x20]
  406808:	ldr	w0, [x22]
  40680c:	cbnz	w0, 40692c <ferror@plt+0x3fbc>
  406810:	ldr	x1, [sp, #72]
  406814:	cmp	x1, #0x0
  406818:	ccmp	x1, x19, #0x4, ne  // ne = any
  40681c:	b.eq	406940 <ferror@plt+0x3fd0>  // b.none
  406820:	ldrsb	w2, [x1]
  406824:	cmp	w2, #0x3a
  406828:	b.eq	406890 <ferror@plt+0x3f20>  // b.none
  40682c:	cmp	w2, #0x2d
  406830:	b.eq	4068ac <ferror@plt+0x3f3c>  // b.none
  406834:	ldp	x19, x20, [sp, #16]
  406838:	ldp	x21, x22, [sp, #32]
  40683c:	ldr	x23, [sp, #48]
  406840:	ldp	x29, x30, [sp], #80
  406844:	ret
  406848:	add	x19, x19, #0x1
  40684c:	mov	w2, #0xa                   	// #10
  406850:	add	x1, sp, #0x48
  406854:	mov	x0, x19
  406858:	bl	4026c0 <strtol@plt>
  40685c:	str	w0, [x20]
  406860:	ldr	w0, [x22]
  406864:	cbnz	w0, 406904 <ferror@plt+0x3f94>
  406868:	ldr	x0, [sp, #72]
  40686c:	cbz	x0, 406918 <ferror@plt+0x3fa8>
  406870:	ldrsb	w1, [x0]
  406874:	cmp	w1, #0x0
  406878:	ccmp	x0, x19, #0x4, eq  // eq = none
  40687c:	csetm	w0, eq  // eq = none
  406880:	ldp	x19, x20, [sp, #16]
  406884:	ldp	x21, x22, [sp, #32]
  406888:	ldr	x23, [sp, #48]
  40688c:	b	406840 <ferror@plt+0x3ed0>
  406890:	ldrsb	w2, [x1, #1]
  406894:	cbnz	w2, 4068ac <ferror@plt+0x3f3c>
  406898:	str	w21, [x20]
  40689c:	ldp	x19, x20, [sp, #16]
  4068a0:	ldp	x21, x22, [sp, #32]
  4068a4:	ldr	x23, [sp, #48]
  4068a8:	b	406840 <ferror@plt+0x3ed0>
  4068ac:	add	x19, x1, #0x1
  4068b0:	str	xzr, [sp, #72]
  4068b4:	str	wzr, [x22]
  4068b8:	mov	w2, #0xa                   	// #10
  4068bc:	add	x1, sp, #0x48
  4068c0:	mov	x0, x19
  4068c4:	bl	4026c0 <strtol@plt>
  4068c8:	str	w0, [x20]
  4068cc:	ldr	w0, [x22]
  4068d0:	cbnz	w0, 406954 <ferror@plt+0x3fe4>
  4068d4:	ldr	x0, [sp, #72]
  4068d8:	cbz	x0, 406968 <ferror@plt+0x3ff8>
  4068dc:	ldrsb	w1, [x0]
  4068e0:	cmp	w1, #0x0
  4068e4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4068e8:	csetm	w0, eq  // eq = none
  4068ec:	ldp	x19, x20, [sp, #16]
  4068f0:	ldp	x21, x22, [sp, #32]
  4068f4:	ldr	x23, [sp, #48]
  4068f8:	b	406840 <ferror@plt+0x3ed0>
  4068fc:	mov	w0, #0x0                   	// #0
  406900:	b	406840 <ferror@plt+0x3ed0>
  406904:	mov	w0, #0xffffffff            	// #-1
  406908:	ldp	x19, x20, [sp, #16]
  40690c:	ldp	x21, x22, [sp, #32]
  406910:	ldr	x23, [sp, #48]
  406914:	b	406840 <ferror@plt+0x3ed0>
  406918:	mov	w0, #0xffffffff            	// #-1
  40691c:	ldp	x19, x20, [sp, #16]
  406920:	ldp	x21, x22, [sp, #32]
  406924:	ldr	x23, [sp, #48]
  406928:	b	406840 <ferror@plt+0x3ed0>
  40692c:	mov	w0, #0xffffffff            	// #-1
  406930:	ldp	x19, x20, [sp, #16]
  406934:	ldp	x21, x22, [sp, #32]
  406938:	ldr	x23, [sp, #48]
  40693c:	b	406840 <ferror@plt+0x3ed0>
  406940:	mov	w0, #0xffffffff            	// #-1
  406944:	ldp	x19, x20, [sp, #16]
  406948:	ldp	x21, x22, [sp, #32]
  40694c:	ldr	x23, [sp, #48]
  406950:	b	406840 <ferror@plt+0x3ed0>
  406954:	mov	w0, #0xffffffff            	// #-1
  406958:	ldp	x19, x20, [sp, #16]
  40695c:	ldp	x21, x22, [sp, #32]
  406960:	ldr	x23, [sp, #48]
  406964:	b	406840 <ferror@plt+0x3ed0>
  406968:	mov	w0, #0xffffffff            	// #-1
  40696c:	ldp	x19, x20, [sp, #16]
  406970:	ldp	x21, x22, [sp, #32]
  406974:	ldr	x23, [sp, #48]
  406978:	b	406840 <ferror@plt+0x3ed0>
  40697c:	cmp	x0, #0x0
  406980:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406984:	b.eq	406a4c <ferror@plt+0x40dc>  // b.none
  406988:	stp	x29, x30, [sp, #-80]!
  40698c:	mov	x29, sp
  406990:	stp	x19, x20, [sp, #16]
  406994:	stp	x21, x22, [sp, #32]
  406998:	stp	x23, x24, [sp, #48]
  40699c:	mov	x20, x1
  4069a0:	add	x24, sp, #0x40
  4069a4:	add	x23, sp, #0x48
  4069a8:	b	4069d8 <ferror@plt+0x4068>
  4069ac:	cmp	x19, #0x0
  4069b0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4069b4:	ccmp	x21, x22, #0x0, ne  // ne = any
  4069b8:	b.ne	406a34 <ferror@plt+0x40c4>  // b.any
  4069bc:	mov	x2, x21
  4069c0:	mov	x1, x20
  4069c4:	mov	x0, x19
  4069c8:	bl	402500 <strncmp@plt>
  4069cc:	cbnz	w0, 406a34 <ferror@plt+0x40c4>
  4069d0:	add	x0, x19, x21
  4069d4:	add	x20, x20, x22
  4069d8:	mov	x1, x24
  4069dc:	bl	40511c <ferror@plt+0x27ac>
  4069e0:	mov	x19, x0
  4069e4:	mov	x1, x23
  4069e8:	mov	x0, x20
  4069ec:	bl	40511c <ferror@plt+0x27ac>
  4069f0:	mov	x20, x0
  4069f4:	ldr	x21, [sp, #64]
  4069f8:	ldr	x22, [sp, #72]
  4069fc:	adds	x0, x21, x22
  406a00:	b.eq	406a2c <ferror@plt+0x40bc>  // b.none
  406a04:	cmp	x0, #0x1
  406a08:	b.ne	4069ac <ferror@plt+0x403c>  // b.any
  406a0c:	cbz	x19, 406a1c <ferror@plt+0x40ac>
  406a10:	ldrsb	w0, [x19]
  406a14:	cmp	w0, #0x2f
  406a18:	b.eq	406a2c <ferror@plt+0x40bc>  // b.none
  406a1c:	cbz	x20, 406a34 <ferror@plt+0x40c4>
  406a20:	ldrsb	w0, [x20]
  406a24:	cmp	w0, #0x2f
  406a28:	b.ne	4069ac <ferror@plt+0x403c>  // b.any
  406a2c:	mov	w0, #0x1                   	// #1
  406a30:	b	406a38 <ferror@plt+0x40c8>
  406a34:	mov	w0, #0x0                   	// #0
  406a38:	ldp	x19, x20, [sp, #16]
  406a3c:	ldp	x21, x22, [sp, #32]
  406a40:	ldp	x23, x24, [sp, #48]
  406a44:	ldp	x29, x30, [sp], #80
  406a48:	ret
  406a4c:	mov	w0, #0x0                   	// #0
  406a50:	ret
  406a54:	stp	x29, x30, [sp, #-64]!
  406a58:	mov	x29, sp
  406a5c:	stp	x19, x20, [sp, #16]
  406a60:	mov	x19, x0
  406a64:	orr	x0, x0, x1
  406a68:	cbz	x0, 406aec <ferror@plt+0x417c>
  406a6c:	stp	x21, x22, [sp, #32]
  406a70:	mov	x21, x1
  406a74:	mov	x22, x2
  406a78:	cbz	x19, 406b00 <ferror@plt+0x4190>
  406a7c:	cbz	x1, 406b18 <ferror@plt+0x41a8>
  406a80:	stp	x23, x24, [sp, #48]
  406a84:	mov	x0, x19
  406a88:	bl	402310 <strlen@plt>
  406a8c:	mov	x23, x0
  406a90:	mvn	x0, x0
  406a94:	mov	x20, #0x0                   	// #0
  406a98:	cmp	x0, x22
  406a9c:	b.cc	406b2c <ferror@plt+0x41bc>  // b.lo, b.ul, b.last
  406aa0:	add	x24, x23, x22
  406aa4:	add	x0, x24, #0x1
  406aa8:	bl	4024c0 <malloc@plt>
  406aac:	mov	x20, x0
  406ab0:	cbz	x0, 406b38 <ferror@plt+0x41c8>
  406ab4:	mov	x2, x23
  406ab8:	mov	x1, x19
  406abc:	bl	4022d0 <memcpy@plt>
  406ac0:	mov	x2, x22
  406ac4:	mov	x1, x21
  406ac8:	add	x0, x20, x23
  406acc:	bl	4022d0 <memcpy@plt>
  406ad0:	strb	wzr, [x20, x24]
  406ad4:	ldp	x21, x22, [sp, #32]
  406ad8:	ldp	x23, x24, [sp, #48]
  406adc:	mov	x0, x20
  406ae0:	ldp	x19, x20, [sp, #16]
  406ae4:	ldp	x29, x30, [sp], #64
  406ae8:	ret
  406aec:	adrp	x0, 407000 <ferror@plt+0x4690>
  406af0:	add	x0, x0, #0x758
  406af4:	bl	4025d0 <strdup@plt>
  406af8:	mov	x20, x0
  406afc:	b	406adc <ferror@plt+0x416c>
  406b00:	mov	x1, x2
  406b04:	mov	x0, x21
  406b08:	bl	402760 <strndup@plt>
  406b0c:	mov	x20, x0
  406b10:	ldp	x21, x22, [sp, #32]
  406b14:	b	406adc <ferror@plt+0x416c>
  406b18:	mov	x0, x19
  406b1c:	bl	4025d0 <strdup@plt>
  406b20:	mov	x20, x0
  406b24:	ldp	x21, x22, [sp, #32]
  406b28:	b	406adc <ferror@plt+0x416c>
  406b2c:	ldp	x21, x22, [sp, #32]
  406b30:	ldp	x23, x24, [sp, #48]
  406b34:	b	406adc <ferror@plt+0x416c>
  406b38:	ldp	x21, x22, [sp, #32]
  406b3c:	ldp	x23, x24, [sp, #48]
  406b40:	b	406adc <ferror@plt+0x416c>
  406b44:	stp	x29, x30, [sp, #-32]!
  406b48:	mov	x29, sp
  406b4c:	stp	x19, x20, [sp, #16]
  406b50:	mov	x20, x0
  406b54:	mov	x19, x1
  406b58:	mov	x2, #0x0                   	// #0
  406b5c:	cbz	x1, 406b6c <ferror@plt+0x41fc>
  406b60:	mov	x0, x1
  406b64:	bl	402310 <strlen@plt>
  406b68:	mov	x2, x0
  406b6c:	mov	x1, x19
  406b70:	mov	x0, x20
  406b74:	bl	406a54 <ferror@plt+0x40e4>
  406b78:	ldp	x19, x20, [sp, #16]
  406b7c:	ldp	x29, x30, [sp], #32
  406b80:	ret
  406b84:	stp	x29, x30, [sp, #-288]!
  406b88:	mov	x29, sp
  406b8c:	str	x19, [sp, #16]
  406b90:	mov	x19, x0
  406b94:	str	x2, [sp, #240]
  406b98:	str	x3, [sp, #248]
  406b9c:	str	x4, [sp, #256]
  406ba0:	str	x5, [sp, #264]
  406ba4:	str	x6, [sp, #272]
  406ba8:	str	x7, [sp, #280]
  406bac:	str	q0, [sp, #112]
  406bb0:	str	q1, [sp, #128]
  406bb4:	str	q2, [sp, #144]
  406bb8:	str	q3, [sp, #160]
  406bbc:	str	q4, [sp, #176]
  406bc0:	str	q5, [sp, #192]
  406bc4:	str	q6, [sp, #208]
  406bc8:	str	q7, [sp, #224]
  406bcc:	add	x0, sp, #0x120
  406bd0:	str	x0, [sp, #80]
  406bd4:	str	x0, [sp, #88]
  406bd8:	add	x0, sp, #0xf0
  406bdc:	str	x0, [sp, #96]
  406be0:	mov	w0, #0xffffffd0            	// #-48
  406be4:	str	w0, [sp, #104]
  406be8:	mov	w0, #0xffffff80            	// #-128
  406bec:	str	w0, [sp, #108]
  406bf0:	ldp	x2, x3, [sp, #80]
  406bf4:	stp	x2, x3, [sp, #32]
  406bf8:	ldp	x2, x3, [sp, #96]
  406bfc:	stp	x2, x3, [sp, #48]
  406c00:	add	x2, sp, #0x20
  406c04:	add	x0, sp, #0x48
  406c08:	bl	402740 <vasprintf@plt>
  406c0c:	tbnz	w0, #31, 406c3c <ferror@plt+0x42cc>
  406c10:	sxtw	x2, w0
  406c14:	ldr	x1, [sp, #72]
  406c18:	mov	x0, x19
  406c1c:	bl	406a54 <ferror@plt+0x40e4>
  406c20:	mov	x19, x0
  406c24:	ldr	x0, [sp, #72]
  406c28:	bl	4026e0 <free@plt>
  406c2c:	mov	x0, x19
  406c30:	ldr	x19, [sp, #16]
  406c34:	ldp	x29, x30, [sp], #288
  406c38:	ret
  406c3c:	mov	x19, #0x0                   	// #0
  406c40:	b	406c2c <ferror@plt+0x42bc>
  406c44:	stp	x29, x30, [sp, #-80]!
  406c48:	mov	x29, sp
  406c4c:	stp	x19, x20, [sp, #16]
  406c50:	stp	x21, x22, [sp, #32]
  406c54:	mov	x19, x0
  406c58:	ldr	x21, [x0]
  406c5c:	ldrsb	w0, [x21]
  406c60:	cbz	w0, 406d94 <ferror@plt+0x4424>
  406c64:	stp	x23, x24, [sp, #48]
  406c68:	mov	x24, x1
  406c6c:	mov	x22, x2
  406c70:	mov	w23, w3
  406c74:	mov	x1, x2
  406c78:	mov	x0, x21
  406c7c:	bl	402770 <strspn@plt>
  406c80:	add	x20, x21, x0
  406c84:	ldrsb	w21, [x21, x0]
  406c88:	cbz	w21, 406d00 <ferror@plt+0x4390>
  406c8c:	cbz	w23, 406d64 <ferror@plt+0x43f4>
  406c90:	mov	w1, w21
  406c94:	adrp	x0, 408000 <ferror@plt+0x5690>
  406c98:	add	x0, x0, #0x3a0
  406c9c:	bl	402780 <strchr@plt>
  406ca0:	cbz	x0, 406d20 <ferror@plt+0x43b0>
  406ca4:	strb	w21, [sp, #72]
  406ca8:	strb	wzr, [sp, #73]
  406cac:	add	x23, x20, #0x1
  406cb0:	add	x1, sp, #0x48
  406cb4:	mov	x0, x23
  406cb8:	bl	405190 <ferror@plt+0x2820>
  406cbc:	str	x0, [x24]
  406cc0:	add	x1, x20, x0
  406cc4:	ldrsb	w1, [x1, #1]
  406cc8:	cmp	w1, #0x0
  406ccc:	ccmp	w21, w1, #0x0, ne  // ne = any
  406cd0:	b.ne	406d10 <ferror@plt+0x43a0>  // b.any
  406cd4:	add	x0, x0, #0x2
  406cd8:	add	x21, x20, x0
  406cdc:	ldrsb	w1, [x20, x0]
  406ce0:	cbz	w1, 406cf0 <ferror@plt+0x4380>
  406ce4:	mov	x0, x22
  406ce8:	bl	402780 <strchr@plt>
  406cec:	cbz	x0, 406d10 <ferror@plt+0x43a0>
  406cf0:	str	x21, [x19]
  406cf4:	mov	x20, x23
  406cf8:	ldp	x23, x24, [sp, #48]
  406cfc:	b	406d80 <ferror@plt+0x4410>
  406d00:	str	x20, [x19]
  406d04:	mov	x20, #0x0                   	// #0
  406d08:	ldp	x23, x24, [sp, #48]
  406d0c:	b	406d80 <ferror@plt+0x4410>
  406d10:	str	x20, [x19]
  406d14:	mov	x20, #0x0                   	// #0
  406d18:	ldp	x23, x24, [sp, #48]
  406d1c:	b	406d80 <ferror@plt+0x4410>
  406d20:	mov	x1, x22
  406d24:	mov	x0, x20
  406d28:	bl	405190 <ferror@plt+0x2820>
  406d2c:	str	x0, [x24]
  406d30:	add	x21, x20, x0
  406d34:	ldrsb	w1, [x20, x0]
  406d38:	cbz	w1, 406d48 <ferror@plt+0x43d8>
  406d3c:	mov	x0, x22
  406d40:	bl	402780 <strchr@plt>
  406d44:	cbz	x0, 406d54 <ferror@plt+0x43e4>
  406d48:	str	x21, [x19]
  406d4c:	ldp	x23, x24, [sp, #48]
  406d50:	b	406d80 <ferror@plt+0x4410>
  406d54:	str	x20, [x19]
  406d58:	mov	x20, x0
  406d5c:	ldp	x23, x24, [sp, #48]
  406d60:	b	406d80 <ferror@plt+0x4410>
  406d64:	mov	x1, x22
  406d68:	mov	x0, x20
  406d6c:	bl	402870 <strcspn@plt>
  406d70:	str	x0, [x24]
  406d74:	add	x0, x20, x0
  406d78:	str	x0, [x19]
  406d7c:	ldp	x23, x24, [sp, #48]
  406d80:	mov	x0, x20
  406d84:	ldp	x19, x20, [sp, #16]
  406d88:	ldp	x21, x22, [sp, #32]
  406d8c:	ldp	x29, x30, [sp], #80
  406d90:	ret
  406d94:	mov	x20, #0x0                   	// #0
  406d98:	b	406d80 <ferror@plt+0x4410>
  406d9c:	stp	x29, x30, [sp, #-32]!
  406da0:	mov	x29, sp
  406da4:	str	x19, [sp, #16]
  406da8:	mov	x19, x0
  406dac:	mov	x0, x19
  406db0:	bl	402530 <fgetc@plt>
  406db4:	cmn	w0, #0x1
  406db8:	b.eq	406dcc <ferror@plt+0x445c>  // b.none
  406dbc:	cmp	w0, #0xa
  406dc0:	b.ne	406dac <ferror@plt+0x443c>  // b.any
  406dc4:	mov	w0, #0x0                   	// #0
  406dc8:	b	406dd0 <ferror@plt+0x4460>
  406dcc:	mov	w0, #0x1                   	// #1
  406dd0:	ldr	x19, [sp, #16]
  406dd4:	ldp	x29, x30, [sp], #32
  406dd8:	ret
  406ddc:	mov	x12, #0x2060                	// #8288
  406de0:	sub	sp, sp, x12
  406de4:	stp	x29, x30, [sp]
  406de8:	mov	x29, sp
  406dec:	stp	x19, x20, [sp, #16]
  406df0:	add	x19, sp, #0x60
  406df4:	mov	x4, x1
  406df8:	mov	w3, w0
  406dfc:	adrp	x2, 408000 <ferror@plt+0x5690>
  406e00:	add	x2, x2, #0x3a8
  406e04:	mov	x1, #0x2000                	// #8192
  406e08:	mov	x0, x19
  406e0c:	bl	402460 <snprintf@plt>
  406e10:	mov	w1, #0x0                   	// #0
  406e14:	mov	x0, x19
  406e18:	bl	4024d0 <open@plt>
  406e1c:	mov	x19, #0x0                   	// #0
  406e20:	tbnz	w0, #31, 406f30 <ferror@plt+0x45c0>
  406e24:	stp	x21, x22, [sp, #32]
  406e28:	stp	x23, x24, [sp, #48]
  406e2c:	str	x25, [sp, #64]
  406e30:	mov	w21, w0
  406e34:	add	x20, sp, #0x60
  406e38:	mov	x19, #0x2000                	// #8192
  406e3c:	mov	x2, x19
  406e40:	mov	w1, #0x0                   	// #0
  406e44:	mov	x0, x20
  406e48:	bl	402540 <memset@plt>
  406e4c:	mov	x22, #0x0                   	// #0
  406e50:	mov	w23, #0x0                   	// #0
  406e54:	mov	x25, #0xb280                	// #45696
  406e58:	movk	x25, #0xee6, lsl #16
  406e5c:	add	x24, sp, #0x50
  406e60:	b	406ec0 <ferror@plt+0x4550>
  406e64:	tbz	x0, #63, 406e84 <ferror@plt+0x4514>
  406e68:	bl	4028c0 <__errno_location@plt>
  406e6c:	ldr	w0, [x0]
  406e70:	cmp	w0, #0xb
  406e74:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  406e78:	b.ne	406e84 <ferror@plt+0x4514>  // b.any
  406e7c:	cmp	w23, #0x4
  406e80:	b.le	406ea4 <ferror@plt+0x4534>
  406e84:	mov	x19, #0x0                   	// #0
  406e88:	cbz	x22, 406f1c <ferror@plt+0x45ac>
  406e8c:	cmp	x22, #0x0
  406e90:	b.le	406f48 <ferror@plt+0x45d8>
  406e94:	add	x1, sp, #0x60
  406e98:	add	x3, x22, x1
  406e9c:	mov	w0, #0x20                  	// #32
  406ea0:	b	406ef8 <ferror@plt+0x4588>
  406ea4:	add	w23, w23, #0x1
  406ea8:	str	xzr, [sp, #80]
  406eac:	str	x25, [sp, #88]
  406eb0:	mov	x1, #0x0                   	// #0
  406eb4:	mov	x0, x24
  406eb8:	bl	402730 <nanosleep@plt>
  406ebc:	cbz	x19, 406e8c <ferror@plt+0x451c>
  406ec0:	mov	x2, x19
  406ec4:	mov	x1, x20
  406ec8:	mov	w0, w21
  406ecc:	bl	4027f0 <read@plt>
  406ed0:	cmp	x0, #0x0
  406ed4:	b.le	406e64 <ferror@plt+0x44f4>
  406ed8:	sub	x19, x19, x0
  406edc:	add	x20, x20, x0
  406ee0:	add	x22, x22, x0
  406ee4:	mov	w23, #0x0                   	// #0
  406ee8:	b	406ebc <ferror@plt+0x454c>
  406eec:	add	x1, x1, #0x1
  406ef0:	cmp	x1, x3
  406ef4:	b.eq	406f08 <ferror@plt+0x4598>  // b.none
  406ef8:	ldrsb	w2, [x1]
  406efc:	cbnz	w2, 406eec <ferror@plt+0x457c>
  406f00:	strb	w0, [x1]
  406f04:	b	406eec <ferror@plt+0x457c>
  406f08:	add	x0, sp, #0x5f
  406f0c:	strb	wzr, [x0, x22]
  406f10:	add	x0, sp, #0x60
  406f14:	bl	4025d0 <strdup@plt>
  406f18:	mov	x19, x0
  406f1c:	mov	w0, w21
  406f20:	bl	402610 <close@plt>
  406f24:	ldp	x21, x22, [sp, #32]
  406f28:	ldp	x23, x24, [sp, #48]
  406f2c:	ldr	x25, [sp, #64]
  406f30:	mov	x0, x19
  406f34:	ldp	x19, x20, [sp, #16]
  406f38:	ldp	x29, x30, [sp]
  406f3c:	mov	x12, #0x2060                	// #8288
  406f40:	add	sp, sp, x12
  406f44:	ret
  406f48:	mov	x19, #0x0                   	// #0
  406f4c:	b	406f1c <ferror@plt+0x45ac>
  406f50:	mov	x12, #0x1020                	// #4128
  406f54:	sub	sp, sp, x12
  406f58:	stp	x29, x30, [sp]
  406f5c:	mov	x29, sp
  406f60:	str	x19, [sp, #16]
  406f64:	mov	w2, w0
  406f68:	adrp	x1, 408000 <ferror@plt+0x5690>
  406f6c:	add	x1, x1, #0x3b8
  406f70:	add	x0, sp, #0x20
  406f74:	bl	4023e0 <sprintf@plt>
  406f78:	mov	x0, #0x8                   	// #8
  406f7c:	bl	4024c0 <malloc@plt>
  406f80:	mov	x19, x0
  406f84:	cbz	x0, 406fb0 <ferror@plt+0x4640>
  406f88:	add	x0, sp, #0x20
  406f8c:	bl	402400 <opendir@plt>
  406f90:	str	x0, [x19]
  406f94:	cbz	x0, 406fb0 <ferror@plt+0x4640>
  406f98:	mov	x0, x19
  406f9c:	ldr	x19, [sp, #16]
  406fa0:	ldp	x29, x30, [sp]
  406fa4:	mov	x12, #0x1020                	// #4128
  406fa8:	add	sp, sp, x12
  406fac:	ret
  406fb0:	mov	x0, x19
  406fb4:	bl	4026e0 <free@plt>
  406fb8:	mov	x19, #0x0                   	// #0
  406fbc:	b	406f98 <ferror@plt+0x4628>
  406fc0:	stp	x29, x30, [sp, #-32]!
  406fc4:	mov	x29, sp
  406fc8:	str	x19, [sp, #16]
  406fcc:	mov	x19, x0
  406fd0:	cbz	x0, 406fe0 <ferror@plt+0x4670>
  406fd4:	ldr	x0, [x0]
  406fd8:	cbz	x0, 406fe0 <ferror@plt+0x4670>
  406fdc:	bl	4025f0 <closedir@plt>
  406fe0:	mov	x0, x19
  406fe4:	bl	4026e0 <free@plt>
  406fe8:	ldr	x19, [sp, #16]
  406fec:	ldp	x29, x30, [sp], #32
  406ff0:	ret
  406ff4:	cmp	x0, #0x0
  406ff8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406ffc:	b.eq	4070d4 <ferror@plt+0x4764>  // b.none
  407000:	stp	x29, x30, [sp, #-80]!
  407004:	mov	x29, sp
  407008:	stp	x19, x20, [sp, #16]
  40700c:	stp	x21, x22, [sp, #32]
  407010:	stp	x23, x24, [sp, #48]
  407014:	mov	x21, x0
  407018:	mov	x20, x1
  40701c:	str	wzr, [x1]
  407020:	bl	4028c0 <__errno_location@plt>
  407024:	mov	x22, x0
  407028:	str	wzr, [x0]
  40702c:	add	x24, sp, #0x48
  407030:	mov	w23, #0xa                   	// #10
  407034:	b	407064 <ferror@plt+0x46f4>
  407038:	ldr	w1, [x22]
  40703c:	mov	w0, #0x1                   	// #1
  407040:	cmp	w1, #0x0
  407044:	cneg	w0, w0, ne  // ne = any
  407048:	ldp	x19, x20, [sp, #16]
  40704c:	ldp	x21, x22, [sp, #32]
  407050:	ldp	x23, x24, [sp, #48]
  407054:	ldp	x29, x30, [sp], #80
  407058:	ret
  40705c:	ldr	w0, [x20]
  407060:	cbnz	w0, 4070cc <ferror@plt+0x475c>
  407064:	ldr	x0, [x21]
  407068:	bl	4025c0 <readdir@plt>
  40706c:	mov	x19, x0
  407070:	cbz	x0, 407038 <ferror@plt+0x46c8>
  407074:	bl	4026b0 <__ctype_b_loc@plt>
  407078:	ldrb	w1, [x19, #19]
  40707c:	ldr	x2, [x0]
  407080:	ldrh	w2, [x2, x1, lsl #1]
  407084:	tbz	w2, #11, 40705c <ferror@plt+0x46ec>
  407088:	str	wzr, [x22]
  40708c:	add	x19, x19, #0x13
  407090:	mov	w2, w23
  407094:	mov	x1, x24
  407098:	mov	x0, x19
  40709c:	bl	4026c0 <strtol@plt>
  4070a0:	str	w0, [x20]
  4070a4:	ldr	w0, [x22]
  4070a8:	cbnz	w0, 4070dc <ferror@plt+0x476c>
  4070ac:	ldr	x0, [sp, #72]
  4070b0:	cmp	x19, x0
  4070b4:	b.eq	4070e4 <ferror@plt+0x4774>  // b.none
  4070b8:	cbz	x0, 40705c <ferror@plt+0x46ec>
  4070bc:	ldrsb	w0, [x0]
  4070c0:	cbz	w0, 40705c <ferror@plt+0x46ec>
  4070c4:	mov	w0, #0xffffffff            	// #-1
  4070c8:	b	407048 <ferror@plt+0x46d8>
  4070cc:	mov	w0, #0x0                   	// #0
  4070d0:	b	407048 <ferror@plt+0x46d8>
  4070d4:	mov	w0, #0xffffffea            	// #-22
  4070d8:	ret
  4070dc:	mov	w0, #0xffffffff            	// #-1
  4070e0:	b	407048 <ferror@plt+0x46d8>
  4070e4:	mov	w0, #0xffffffff            	// #-1
  4070e8:	b	407048 <ferror@plt+0x46d8>
  4070ec:	stp	x29, x30, [sp, #-16]!
  4070f0:	mov	x29, sp
  4070f4:	adrp	x1, 408000 <ferror@plt+0x5690>
  4070f8:	add	x1, x1, #0x3c8
  4070fc:	bl	406ddc <ferror@plt+0x446c>
  407100:	ldp	x29, x30, [sp], #16
  407104:	ret
  407108:	stp	x29, x30, [sp, #-16]!
  40710c:	mov	x29, sp
  407110:	adrp	x1, 408000 <ferror@plt+0x5690>
  407114:	add	x1, x1, #0x3d0
  407118:	bl	406ddc <ferror@plt+0x446c>
  40711c:	ldp	x29, x30, [sp], #16
  407120:	ret
  407124:	stp	x29, x30, [sp, #-32]!
  407128:	mov	x29, sp
  40712c:	str	x19, [sp, #16]
  407130:	mov	x1, #0x18                  	// #24
  407134:	mov	x0, #0x1                   	// #1
  407138:	bl	402590 <calloc@plt>
  40713c:	mov	x19, x0
  407140:	cbz	x0, 407168 <ferror@plt+0x47f8>
  407144:	adrp	x0, 407000 <ferror@plt+0x4690>
  407148:	add	x0, x0, #0xc28
  40714c:	bl	402400 <opendir@plt>
  407150:	str	x0, [x19]
  407154:	cbz	x0, 407168 <ferror@plt+0x47f8>
  407158:	mov	x0, x19
  40715c:	ldr	x19, [sp, #16]
  407160:	ldp	x29, x30, [sp], #32
  407164:	ret
  407168:	mov	x0, x19
  40716c:	bl	4026e0 <free@plt>
  407170:	mov	x19, #0x0                   	// #0
  407174:	b	407158 <ferror@plt+0x47e8>
  407178:	stp	x29, x30, [sp, #-32]!
  40717c:	mov	x29, sp
  407180:	str	x19, [sp, #16]
  407184:	mov	x19, x0
  407188:	cbz	x0, 407198 <ferror@plt+0x4828>
  40718c:	ldr	x0, [x0]
  407190:	cbz	x0, 407198 <ferror@plt+0x4828>
  407194:	bl	4025f0 <closedir@plt>
  407198:	mov	x0, x19
  40719c:	bl	4026e0 <free@plt>
  4071a0:	ldr	x19, [sp, #16]
  4071a4:	ldp	x29, x30, [sp], #32
  4071a8:	ret
  4071ac:	str	x1, [x0, #8]
  4071b0:	cmp	x1, #0x0
  4071b4:	cset	w2, ne  // ne = any
  4071b8:	ldrb	w1, [x0, #20]
  4071bc:	bfxil	w1, w2, #0, #1
  4071c0:	strb	w1, [x0, #20]
  4071c4:	ret
  4071c8:	str	w1, [x0, #16]
  4071cc:	ldrb	w1, [x0, #20]
  4071d0:	orr	w1, w1, #0x2
  4071d4:	strb	w1, [x0, #20]
  4071d8:	ret
  4071dc:	cmp	x0, #0x0
  4071e0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4071e4:	b.eq	4073b4 <ferror@plt+0x4a44>  // b.none
  4071e8:	mov	x12, #0x2160                	// #8544
  4071ec:	sub	sp, sp, x12
  4071f0:	stp	x29, x30, [sp]
  4071f4:	mov	x29, sp
  4071f8:	stp	x19, x20, [sp, #16]
  4071fc:	stp	x21, x22, [sp, #32]
  407200:	stp	x23, x24, [sp, #48]
  407204:	stp	x25, x26, [sp, #64]
  407208:	mov	x20, x0
  40720c:	mov	x25, x1
  407210:	str	wzr, [x1]
  407214:	bl	4028c0 <__errno_location@plt>
  407218:	mov	x23, x0
  40721c:	adrp	x24, 408000 <ferror@plt+0x5690>
  407220:	add	x24, x24, #0x3d8
  407224:	add	x22, sp, #0x160
  407228:	adrp	x26, 407000 <ferror@plt+0x4690>
  40722c:	add	x26, x26, #0x548
  407230:	str	wzr, [x23]
  407234:	ldr	x0, [x20]
  407238:	bl	4025c0 <readdir@plt>
  40723c:	mov	x19, x0
  407240:	cbz	x0, 407358 <ferror@plt+0x49e8>
  407244:	bl	4026b0 <__ctype_b_loc@plt>
  407248:	ldrb	w1, [x19, #19]
  40724c:	ldr	x0, [x0]
  407250:	ldrh	w0, [x0, x1, lsl #1]
  407254:	tbz	w0, #11, 407230 <ferror@plt+0x48c0>
  407258:	ldrb	w0, [x20, #20]
  40725c:	tbnz	w0, #1, 40736c <ferror@plt+0x49fc>
  407260:	ldrb	w0, [x20, #20]
  407264:	tbz	w0, #0, 4072f4 <ferror@plt+0x4984>
  407268:	add	x3, x19, #0x13
  40726c:	mov	x2, x24
  407270:	mov	x1, #0x2000                	// #8192
  407274:	mov	x0, x22
  407278:	bl	402460 <snprintf@plt>
  40727c:	ldr	x0, [x20]
  407280:	bl	4027c0 <dirfd@plt>
  407284:	mov	w2, #0x80000               	// #524288
  407288:	mov	x1, x22
  40728c:	bl	402890 <openat@plt>
  407290:	tbnz	w0, #31, 407230 <ferror@plt+0x48c0>
  407294:	mov	x1, x26
  407298:	bl	402550 <fdopen@plt>
  40729c:	mov	x21, x0
  4072a0:	cbz	x0, 407230 <ferror@plt+0x48c0>
  4072a4:	mov	x2, x0
  4072a8:	mov	w1, #0x2000                	// #8192
  4072ac:	mov	x0, x22
  4072b0:	bl	402920 <fgets@plt>
  4072b4:	str	x0, [sp, #88]
  4072b8:	mov	x0, x21
  4072bc:	bl	4024a0 <fclose@plt>
  4072c0:	ldr	x0, [sp, #88]
  4072c4:	cbz	x0, 407230 <ferror@plt+0x48c0>
  4072c8:	add	x2, sp, #0x60
  4072cc:	adrp	x1, 408000 <ferror@plt+0x5690>
  4072d0:	add	x1, x1, #0x3e0
  4072d4:	mov	x0, x22
  4072d8:	bl	402840 <__isoc99_sscanf@plt>
  4072dc:	cmp	w0, #0x1
  4072e0:	b.ne	407230 <ferror@plt+0x48c0>  // b.any
  4072e4:	ldr	x1, [x20, #8]
  4072e8:	add	x0, sp, #0x60
  4072ec:	bl	402680 <strcmp@plt>
  4072f0:	cbnz	w0, 407230 <ferror@plt+0x48c0>
  4072f4:	str	xzr, [sp, #88]
  4072f8:	str	wzr, [x23]
  4072fc:	add	x19, x19, #0x13
  407300:	mov	w2, #0xa                   	// #10
  407304:	add	x1, sp, #0x58
  407308:	mov	x0, x19
  40730c:	bl	4026c0 <strtol@plt>
  407310:	str	w0, [x25]
  407314:	ldr	w0, [x23]
  407318:	cbnz	w0, 4073a4 <ferror@plt+0x4a34>
  40731c:	ldr	x1, [sp, #88]
  407320:	cmp	x19, x1
  407324:	b.eq	4073ac <ferror@plt+0x4a3c>  // b.none
  407328:	cbz	x1, 407338 <ferror@plt+0x49c8>
  40732c:	ldrsb	w0, [x1]
  407330:	cmp	w0, #0x0
  407334:	csetm	w0, ne  // ne = any
  407338:	ldp	x19, x20, [sp, #16]
  40733c:	ldp	x21, x22, [sp, #32]
  407340:	ldp	x23, x24, [sp, #48]
  407344:	ldp	x25, x26, [sp, #64]
  407348:	ldp	x29, x30, [sp]
  40734c:	mov	x12, #0x2160                	// #8544
  407350:	add	sp, sp, x12
  407354:	ret
  407358:	ldr	w1, [x23]
  40735c:	mov	w0, #0x1                   	// #1
  407360:	cmp	w1, #0x0
  407364:	cneg	w0, w0, ne  // ne = any
  407368:	b	407338 <ferror@plt+0x49c8>
  40736c:	ldr	x0, [x20]
  407370:	bl	4027c0 <dirfd@plt>
  407374:	mov	w4, #0x0                   	// #0
  407378:	mov	x3, x22
  40737c:	add	x2, x19, #0x13
  407380:	mov	w1, w0
  407384:	mov	w0, #0x0                   	// #0
  407388:	bl	402960 <__fxstatat@plt>
  40738c:	cbnz	w0, 407230 <ferror@plt+0x48c0>
  407390:	ldr	w1, [x20, #16]
  407394:	ldr	w0, [sp, #376]
  407398:	cmp	w1, w0
  40739c:	b.eq	407260 <ferror@plt+0x48f0>  // b.none
  4073a0:	b	407230 <ferror@plt+0x48c0>
  4073a4:	neg	w0, w0
  4073a8:	b	407338 <ferror@plt+0x49c8>
  4073ac:	mov	w0, #0xffffffff            	// #-1
  4073b0:	b	407338 <ferror@plt+0x49c8>
  4073b4:	mov	w0, #0xffffffea            	// #-22
  4073b8:	ret
  4073bc:	nop
  4073c0:	stp	x29, x30, [sp, #-64]!
  4073c4:	mov	x29, sp
  4073c8:	stp	x19, x20, [sp, #16]
  4073cc:	adrp	x20, 419000 <ferror@plt+0x16690>
  4073d0:	add	x20, x20, #0xdb0
  4073d4:	stp	x21, x22, [sp, #32]
  4073d8:	adrp	x21, 419000 <ferror@plt+0x16690>
  4073dc:	add	x21, x21, #0xda8
  4073e0:	sub	x20, x20, x21
  4073e4:	mov	w22, w0
  4073e8:	stp	x23, x24, [sp, #48]
  4073ec:	mov	x23, x1
  4073f0:	mov	x24, x2
  4073f4:	bl	402298 <memcpy@plt-0x38>
  4073f8:	cmp	xzr, x20, asr #3
  4073fc:	b.eq	407428 <ferror@plt+0x4ab8>  // b.none
  407400:	asr	x20, x20, #3
  407404:	mov	x19, #0x0                   	// #0
  407408:	ldr	x3, [x21, x19, lsl #3]
  40740c:	mov	x2, x24
  407410:	add	x19, x19, #0x1
  407414:	mov	x1, x23
  407418:	mov	w0, w22
  40741c:	blr	x3
  407420:	cmp	x20, x19
  407424:	b.ne	407408 <ferror@plt+0x4a98>  // b.any
  407428:	ldp	x19, x20, [sp, #16]
  40742c:	ldp	x21, x22, [sp, #32]
  407430:	ldp	x23, x24, [sp, #48]
  407434:	ldp	x29, x30, [sp], #64
  407438:	ret
  40743c:	nop
  407440:	ret
  407444:	nop
  407448:	adrp	x2, 41a000 <ferror@plt+0x17690>
  40744c:	mov	x1, #0x0                   	// #0
  407450:	ldr	x2, [x2, #864]
  407454:	b	402410 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407458 <.fini>:
  407458:	stp	x29, x30, [sp, #-16]!
  40745c:	mov	x29, sp
  407460:	ldp	x29, x30, [sp], #16
  407464:	ret
