{"Source Block": ["oh/common/hdl/oh_csa42.v@19:29@HdlStmAssign", "\n   wire [DW-1:0]     sum_int;\n   wire [DW:0] \t     carry_int;\n   \n   //Edges\n   assign carry_int[0] = cin;\n   assign cout         = carry_int[DW];\n   \n   //Full Adders\n   oh_csa32 #(.DW(DW))\n   fa0 (//inputs\n"], "Clone Blocks": [["oh/common/hdl/oh_csa42.v@16:26", "     output [DW-1:0] s, //sum \n     output [DW-1:0] c //carry\n     );\n\n   wire [DW-1:0]     sum_int;\n   wire [DW:0] \t     carry_int;\n   \n   //Edges\n   assign carry_int[0] = cin;\n   assign cout         = carry_int[DW];\n   \n"], ["oh/common/hdl/oh_csa42.v@15:25", "     output \t     cout, //intra stage carry out (=2x weight of s/c)\n     output [DW-1:0] s, //sum \n     output [DW-1:0] c //carry\n     );\n\n   wire [DW-1:0]     sum_int;\n   wire [DW:0] \t     carry_int;\n   \n   //Edges\n   assign carry_int[0] = cin;\n   assign cout         = carry_int[DW];\n"], ["oh/common/hdl/oh_csa42.v@20:30", "   wire [DW-1:0]     sum_int;\n   wire [DW:0] \t     carry_int;\n   \n   //Edges\n   assign carry_int[0] = cin;\n   assign cout         = carry_int[DW];\n   \n   //Full Adders\n   oh_csa32 #(.DW(DW))\n   fa0 (//inputs\n\t.in0(in0[DW-1:0]),\n"]], "Diff Content": {"Delete": [[24, "   assign carry_int[0] = cin;\n"]], "Add": []}}