{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578031610116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578031610117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  3 15:06:49 2020 " "Processing started: Fri Jan  3 15:06:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578031610117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031610117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031610117 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1578031610603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/my_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file source/my_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ddio_out " "Found entity 1: my_ddio_out" {  } { { "source/my_ddio_out.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "source/my_pll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart/uart/rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart/uart/rtl/verilog/uart16550/uart_tfifo.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_tfifo.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart/uart/rtl/verilog/uart16550/uart_rfifo.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_rfifo.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/uart/rtl/verilog/uart16550/uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/uart/rtl/verilog/uart16550/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart/rtl/verilog/uart16550/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "uart/uart/rtl/verilog/uart16550/raminfr.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/raminfr.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/khu_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file source/khu_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 khu_sensor " "Found entity 1: khu_sensor" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/MPR121_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/MPR121_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPR121_controller " "Found entity 1: MPR121_controller" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "source/spi_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/spi_master.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ADS1292_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ADS1292_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS1292_controller " "Found entity 1: ADS1292_controller" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_0p1 khu_sensor.v(104) " "Verilog HDL Implicit Net warning at khu_sensor.v(104): created implicit net for \"clk_0p1\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100 khu_sensor.v(106) " "Verilog HDL Implicit Net warning at khu_sensor.v(106): created implicit net for \"clk_100\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctsn khu_sensor.v(159) " "Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for \"ctsn\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dsr_pad_i khu_sensor.v(159) " "Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for \"dsr_pad_i\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ri_pad_i khu_sensor.v(159) " "Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for \"ri_pad_i\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dcd_pad_i khu_sensor.v(159) " "Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for \"dcd_pad_i\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rts_internal khu_sensor.v(162) " "Verilog HDL Implicit Net warning at khu_sensor.v(162): created implicit net for \"rts_internal\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dtr_pad_o khu_sensor.v(163) " "Verilog HDL Implicit Net warning at khu_sensor.v(163): created implicit net for \"dtr_pad_o\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "khu_sensor " "Elaborating entity \"khu_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578031626648 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ctsn 0 khu_sensor.v(159) " "Net \"ctsn\" at khu_sensor.v(159) has no driver or initial value, using a default initial value '0'" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 159 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578031626653 "|khu_sensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..4\] khu_sensor.v(33) " "Output port \"LEDR\[17..4\]\" at khu_sensor.v(33) has no driver" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578031626653 "|khu_sensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[9..3\] khu_sensor.v(40) " "Output port \"GPIO\[9..3\]\" at khu_sensor.v(40) has no driver" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578031626653 "|khu_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:u1 " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:u1\"" {  } { { "source/khu_sensor.v" "u1" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_pll:u1\|altpll:altpll_component\"" {  } { { "source/my_pll.v" "altpll_component" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_pll:u1\|altpll:altpll_component\"" {  } { { "source/my_pll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"my_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626810 ""}  } { { "source/my_pll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578031626810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ddio_out my_ddio_out:ddio_out_inst2 " "Elaborating entity \"my_ddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst2\"" {  } { { "source/khu_sensor.v" "ddio_out_inst2" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "source/my_ddio_out.v" "ALTDDIO_OUT_component" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "source/my_ddio_out.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031626908 ""}  } { { "source/my_ddio_out.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578031626908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_0aj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_0aj " "Found entity 1: ddio_out_0aj" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/parallels/Khu_sensor/khu_sensor/db/ddio_out_0aj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031626954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031626954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_0aj my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated " "Elaborating entity \"ddio_out_0aj\" for hierarchy \"my_ddio_out:ddio_out_inst2\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_controller " "Elaborating entity \"controller\" for hierarchy \"controller:U_controller\"" {  } { { "source/khu_sensor.v" "U_controller" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ads_dout_count controller.v(180) " "Verilog HDL or VHDL warning at controller.v(180): object \"r_ads_dout_count\" assigned a value but never read" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031626969 "|khu_sensor|controller:U_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ads_dout_count_max controller.v(181) " "Verilog HDL or VHDL warning at controller.v(181): object \"r_ads_dout_count_max\" assigned a value but never read" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031626969 "|khu_sensor|controller:U_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(284) " "Verilog HDL Case Statement information at controller.v(284): all case item expressions in this case statement are onehot" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 284 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1578031626969 "|khu_sensor|controller:U_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED controller.v(124) " "Output port \"LED\" at controller.v(124) has no driver" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578031626969 "|khu_sensor|controller:U_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPR_rst controller.v(132) " "Output port \"MPR_rst\" at controller.v(132) has no driver" {  } { { "source/controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/controller.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578031626969 "|khu_sensor|controller:U_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_regs:Uregs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_regs:Uregs\"" {  } { { "source/khu_sensor.v" "Uregs" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(616) " "Verilog HDL assignment warning at uart_regs.v(616): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(628) " "Verilog HDL assignment warning at uart_regs.v(628): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(639) " "Verilog HDL assignment warning at uart_regs.v(639): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(650) " "Verilog HDL assignment warning at uart_regs.v(650): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(661) " "Verilog HDL assignment warning at uart_regs.v(661): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(672) " "Verilog HDL assignment warning at uart_regs.v(672): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(683) " "Verilog HDL assignment warning at uart_regs.v(683): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(694) " "Verilog HDL assignment warning at uart_regs.v(694): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(703) " "Verilog HDL assignment warning at uart_regs.v(703): truncated value with size 32 to match size of target (16)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(705) " "Verilog HDL assignment warning at uart_regs.v(705): truncated value with size 32 to match size of target (16)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(742) " "Verilog HDL assignment warning at uart_regs.v(742): truncated value with size 32 to match size of target (8)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(811) " "Verilog HDL assignment warning at uart_regs.v(811): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(818) " "Verilog HDL assignment warning at uart_regs.v(818): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(825) " "Verilog HDL assignment warning at uart_regs.v(825): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(832) " "Verilog HDL assignment warning at uart_regs.v(832): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(839) " "Verilog HDL assignment warning at uart_regs.v(839): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(850) " "Verilog HDL assignment warning at uart_regs.v(850): truncated value with size 32 to match size of target (1)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626977 "|khu_sensor|uart_regs:Uregs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_regs:Uregs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_regs:Uregs\|uart_transmitter:transmitter\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "transmitter" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_transmitter.v" "fifo_tx" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_tfifo.v" "tfifo" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_tfifo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_regs:Uregs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_regs:Uregs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "i_uart_sync_flops" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_regs:Uregs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_regs:Uregs\|uart_receiver:receiver\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "receiver" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(228) " "Verilog HDL or VHDL warning at uart_receiver.v(228): object \"rbit_in\" assigned a value but never read" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031626993 "|khu_sensor|uart_regs:Uregs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(261) " "Verilog HDL or VHDL warning at uart_receiver.v(261): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031626993 "|khu_sensor|uart_regs:Uregs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(466) " "Verilog HDL assignment warning at uart_receiver.v(466): truncated value with size 32 to match size of target (8)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626993 "|khu_sensor|uart_regs:Uregs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(482) " "Verilog HDL assignment warning at uart_receiver.v(482): truncated value with size 32 to match size of target (10)" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031626993 "|khu_sensor|uart_regs:Uregs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart/uart/rtl/verilog/uart16550/uart_receiver.v" "fifo_rx" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031626994 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "uart_rfifo.v(326) " "Verilog HDL or VHDL warning at the uart_rfifo.v(326): index expression is not wide enough to address all of the elements in the array" {  } { { "uart/uart/rtl/verilog/uart16550/uart_rfifo.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_rfifo.v" 326 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1578031626998 "|khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPR121_controller MPR121_controller:u_mpr121 " "Elaborating entity \"MPR121_controller\" for hierarchy \"MPR121_controller:u_mpr121\"" {  } { { "source/khu_sensor.v" "u_mpr121" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031627009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_prestate MPR121_controller.v(75) " "Verilog HDL or VHDL warning at MPR121_controller.v(75): object \"r_prestate\" assigned a value but never read" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_i2c_status MPR121_controller.v(109) " "Verilog HDL or VHDL warning at MPR121_controller.v(109): object \"r_i2c_status\" assigned a value but never read" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_i2c_data_out_valid MPR121_controller.v(127) " "Verilog HDL or VHDL warning at MPR121_controller.v(127): object \"r_i2c_data_out_valid\" assigned a value but never read" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_i2c_ack MPR121_controller.v(130) " "Verilog HDL or VHDL warning at MPR121_controller.v(130): object \"r_i2c_ack\" assigned a value but never read" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_mpr121_fail MPR121_controller.v(219) " "Verilog HDL Always Construct warning at MPR121_controller.v(219): inferring latch(es) for variable \"r_mpr121_fail\", which holds its previous value in one or more paths through the always construct" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_mpr121_fail MPR121_controller.v(219) " "Inferred latch for \"r_mpr121_fail\" at MPR121_controller.v(219)" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031627016 "|khu_sensor|MPR121_controller:u_mpr121"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master MPR121_controller:u_mpr121\|i2c_master:Ui2c " "Elaborating entity \"i2c_master\" for hierarchy \"MPR121_controller:u_mpr121\|i2c_master:Ui2c\"" {  } { { "source/MPR121_controller.v" "Ui2c" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031627017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_posedge i2c_master.v(285) " "Verilog HDL or VHDL warning at i2c_master.v(285): object \"scl_posedge\" assigned a value but never read" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_negedge i2c_master.v(286) " "Verilog HDL or VHDL warning at i2c_master.v(286): object \"scl_negedge\" assigned a value but never read" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(487) " "Verilog HDL assignment warning at i2c_master.v(487): truncated value with size 32 to match size of target (4)" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(536) " "Verilog HDL assignment warning at i2c_master.v(536): truncated value with size 32 to match size of target (4)" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(567) " "Verilog HDL assignment warning at i2c_master.v(567): truncated value with size 32 to match size of target (4)" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i2c_master.v(631) " "Verilog HDL assignment warning at i2c_master.v(631): truncated value with size 32 to match size of target (17)" {  } { { "source/i2c_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627022 "|khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS1292_controller ADS1292_controller:U_ads1292 " "Elaborating entity \"ADS1292_controller\" for hierarchy \"ADS1292_controller:U_ads1292\"" {  } { { "source/khu_sensor.v" "U_ads1292" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031627024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_prestate ADS1292_controller.v(91) " "Verilog HDL or VHDL warning at ADS1292_controller.v(91): object \"r_prestate\" assigned a value but never read" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_mode_system_control ADS1292_controller.v(145) " "Verilog HDL or VHDL warning at ADS1292_controller.v(145): object \"w_mode_system_control\" assigned a value but never read" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_mode_read_reg ADS1292_controller.v(146) " "Verilog HDL or VHDL warning at ADS1292_controller.v(146): object \"w_mode_read_reg\" assigned a value but never read" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_mode_write_reg ADS1292_controller.v(147) " "Verilog HDL or VHDL warning at ADS1292_controller.v(147): object \"w_mode_write_reg\" assigned a value but never read" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_mode_read_data ADS1292_controller.v(148) " "Verilog HDL or VHDL warning at ADS1292_controller.v(148): object \"w_mode_read_data\" assigned a value but never read" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ads_fail ADS1292_controller.v(36) " "Output port \"ads_fail\" at ADS1292_controller.v(36) has no driver" {  } { { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578031627031 "|khu_sensor|ADS1292_controller:U_ads1292"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ADS1292_controller:U_ads1292\|spi_master:Uspi " "Elaborating entity \"spi_master\" for hierarchy \"ADS1292_controller:U_ads1292\|spi_master:Uspi\"" {  } { { "source/ADS1292_controller.v" "Uspi" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031627032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master.v(171) " "Verilog HDL assignment warning at spi_master.v(171): truncated value with size 32 to match size of target (8)" {  } { { "source/spi_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/spi_master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627034 "|khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master.v(205) " "Verilog HDL assignment warning at spi_master.v(205): truncated value with size 32 to match size of target (8)" {  } { { "source/spi_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/spi_master.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578031627034 "|khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578031628063 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578031628064 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_regs:Uregs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578031629770 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578031629770 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578031629770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031629838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_regs:Uregs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578031629838 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578031629838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "/home/parallels/Khu_sensor/khu_sensor/db/altsyncram_u9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578031629902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031629902 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578031630478 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "MPR121_controller:u_mpr121\|sda MPR121_controller:u_mpr121\|i2c_master:Ui2c\|sda_i_reg " "Converted the fanout from the open-drain buffer \"MPR121_controller:u_mpr121\|sda\" to the node \"MPR121_controller:u_mpr121\|i2c_master:Ui2c\|sda_i_reg\" into a wire" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 105 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1578031630525 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "MPR121_controller:u_mpr121\|scl MPR121_controller:u_mpr121\|i2c_master:Ui2c\|scl_i_reg " "Converted the fanout from the open-drain buffer \"MPR121_controller:u_mpr121\|scl\" to the node \"MPR121_controller:u_mpr121\|i2c_master:Ui2c\|scl_i_reg\" into a wire" {  } { { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 104 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1578031630525 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1578031630525 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/uart/rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v" 176 -1 0 } } { "source/ADS1292_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v" 198 -1 0 } } { "source/spi_master.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/spi_master.v" 159 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 866 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 484 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 672 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 683 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 511 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 316 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 664 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v" 675 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" 119 -1 0 } } { "source/MPR121_controller.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v" 115 -1 0 } } { "uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_sync_flops.v" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578031630539 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578031630539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPR121_ADDR VCC " "Pin \"MPR121_ADDR\" is stuck at VCC" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|MPR121_ADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADS_RESET VCC " "Pin \"ADS_RESET\" is stuck at VCC" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578031631868 "|khu_sensor|ADS_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578031631868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578031632080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578031634481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578031634931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578031634931 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "source/my_pll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 115 0 0 } } { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 107 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1578031635246 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"my_pll:u1\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "source/my_pll.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/my_pll.v" 115 0 0 } } { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 107 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1578031635246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "source/khu_sensor.v" "" { Text "/home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578031635373 "|khu_sensor|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578031635373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2128 " "Implemented 2128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578031635379 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578031635379 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578031635379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2037 " "Implemented 2037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578031635379 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578031635379 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578031635379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578031635379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1239 " "Peak virtual memory: 1239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578031635407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  3 15:07:15 2020 " "Processing ended: Fri Jan  3 15:07:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578031635407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578031635407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578031635407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578031635407 ""}
