

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Tue Nov 29 16:24:46 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_06_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1557|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     559|    506|    -|
|Memory           |        -|    -|     168|    293|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1600|    416|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2327|   2772|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_23s_22ns_45_1_1_U5  |mul_23s_22ns_45_1_1  |        0|   1|    0|   31|    0|
    |mul_30s_29ns_58_2_1_U6  |mul_30s_29ns_58_2_1  |        0|   3|  118|   47|    0|
    |mul_80s_24ns_80_5_1_U1  |mul_80s_24ns_80_5_1  |        0|   3|  441|  256|    0|
    |mux_164_1_1_1_U3        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U4        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U2         |mux_83_1_1_1         |        0|   0|    0|   42|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   7|  559|  506|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U7  |mul_mul_15ns_15ns_30_4_1  |    i0 * i0|
    |mul_mul_15ns_15s_30_4_1_U8   |mul_mul_15ns_15s_30_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |               Memory              |                                Module                               | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U             |sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                              |                                                                     |        0|  168|  293|    0|   781|  168|     4|        18708|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_440_p2              |         +|   0|  0|   15|           8|           8|
    |add_ln214_fu_264_p2         |         +|   0|  0|   15|           8|           7|
    |add_ln319_fu_933_p2         |         +|   0|  0|   39|          32|           5|
    |add_ln329_fu_947_p2         |         +|   0|  0|   14|           9|           7|
    |ret_V_1_fu_800_p2           |         +|   0|  0|   30|          30|          30|
    |ret_V_2_fu_810_p2           |         +|   0|  0|   30|          30|          30|
    |Ex_V_3_fu_479_p2            |         -|   0|  0|   15|           8|           8|
    |Mx_bits_V_1_fu_376_p2       |         -|   0|  0|   65|           1|          58|
    |newexp_fu_957_p2            |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_497_p2        |         -|   0|  0|   14|           1|           9|
    |and_ln300_1_fu_1056_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_629_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_370_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_V_1_fu_645_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_254_p2         |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1019_1_fu_297_p2     |      icmp|   0|  0|   15|          23|           1|
    |icmp_ln1019_2_fu_634_p2     |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln1019_fu_624_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln1653_fu_971_p2       |      icmp|   0|  0|   17|          29|           1|
    |icmp_ln321_fu_927_p2        |      icmp|   0|  0|   18|          32|           5|
    |lshr_ln1488_fu_664_p2       |      lshr|   0|  0|  100|          32|          32|
    |or_ln300_fu_1074_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln311_fu_1037_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln335_fu_976_p2          |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_908_p3            |    select|   0|  0|    8|           1|           1|
    |Mx_V_1_fu_779_p3            |    select|   0|  0|   29|           1|           2|
    |Mx_bits_V_3_fu_381_p3       |    select|   0|  0|   58|           1|          58|
    |addr_fu_270_p3              |    select|   0|  0|    8|           1|           6|
    |k_V_1_fu_452_p3             |    select|   0|  0|    3|           1|           1|
    |results_exp_V_1_fu_1041_p3  |    select|   0|  0|    8|           1|           8|
    |results_exp_V_fu_1049_p3    |    select|   0|  0|    8|           1|           1|
    |results_sig_V_fu_1078_p3    |    select|   0|  0|   23|           1|          23|
    |results_sign_V_2_fu_651_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_616_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln1513_fu_676_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln300_2_fu_1066_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln311_fu_1030_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln321_1_fu_1013_p3   |    select|   0|  0|   23|           1|          23|
    |select_ln321_fu_939_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln482_fu_445_p3      |    select|   0|  0|    8|           1|           8|
    |significand_fu_1020_p3      |    select|   0|  0|   23|           1|           1|
    |ush_fu_503_p3               |    select|   0|  0|    9|           1|           9|
    |r_V_11_fu_306_p2            |       shl|   0|  0|  325|         100|         100|
    |r_fu_464_p2                 |       shl|   0|  0|  169|          58|          58|
    |shl_ln1454_2_fu_921_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_3_fu_989_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_fu_670_p2        |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |sin_basis_fu_711_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_365_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_fu_1060_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln311_fu_639_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1557|         584|         724|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |B_reg_1242                                     |  22|   0|   22|          0|
    |Ex_V_3_reg_1197                                |   8|   0|    8|          0|
    |Med_V_reg_1154                                 |  80|   0|   80|          0|
    |Mx_V_1_reg_1298                                |  29|   0|   29|          0|
    |Mx_V_reg_1191                                  |  29|   0|   29|          0|
    |Mx_bits_V_3_reg_1180                           |  58|   0|   58|          0|
    |Mx_bits_V_reg_1169                             |  58|   0|   58|          0|
    |Mx_zeros_reg_1185                              |   6|   0|    6|          0|
    |and_ln300_reg_1224                             |   1|   0|    1|          0|
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |closepath_reg_1126                             |   1|   0|    1|          0|
    |cos_basis_reg_1212                             |   1|   0|    1|          0|
    |din_exp_V_reg_1119                             |   8|   0|    8|          0|
    |icmp_ln1019_1_reg_1148                         |   1|   0|    1|          0|
    |icmp_ln1019_2_reg_1230                         |   1|   0|    1|          0|
    |icmp_ln1019_reg_1219                           |   1|   0|    1|          0|
    |icmp_ln321_reg_1345                            |   1|   0|    1|          0|
    |isNeg_reg_1202                                 |   1|   0|    1|          0|
    |k_V_reg_1175                                   |   3|   0|    3|          0|
    |k_V_reg_1175_pp0_iter7_reg                     |   3|   0|    3|          0|
    |newexp_reg_1350                                |  32|   0|   32|          0|
    |or_ln335_reg_1355                              |   1|   0|    1|          0|
    |p_Result_11_reg_1113                           |   1|   0|    1|          0|
    |p_Result_12_reg_1133                           |  23|   0|   23|          0|
    |p_Result_12_reg_1133_pp0_iter1_reg             |  23|   0|   23|          0|
    |result_V_reg_1318                              |  29|   0|   29|          0|
    |results_sign_V_2_reg_1237                      |   1|   0|    1|          0|
    |ret_V_2_reg_1303                               |  30|   0|   30|          0|
    |ret_V_reg_1164                                 |  80|   0|   80|          0|
    |rhs_1_reg_1293                                 |  22|   0|   22|          0|
    |rhs_1_reg_1293_pp0_iter14_reg                  |  22|   0|   22|          0|
    |second_order_float_sin_cos_K1_V_load_reg_1283  |  23|   0|   23|          0|
    |shl_ln1454_2_reg_1339                          |  32|   0|   32|          0|
    |t1_V_reg_1278                                  |  29|   0|   29|          0|
    |tmp_1_reg_1324                                 |  16|   0|   16|          0|
    |tmp_2_reg_1329                                 |  13|   0|   13|          0|
    |tmp_3_1_reg_1334                               |  32|   0|   32|          0|
    |tmp_s_reg_1247                                 |   7|   0|    7|          0|
    |tmp_s_reg_1247_pp0_iter10_reg                  |   7|   0|    7|          0|
    |trunc_ln628_reg_1143                           |   4|   0|    4|          0|
    |ush_reg_1207                                   |   9|   0|    9|          0|
    |B_reg_1242                                     |  64|  32|   22|          0|
    |Ex_V_3_reg_1197                                |  64|  32|    8|          0|
    |Mx_V_reg_1191                                  |  64|  32|   29|          0|
    |and_ln300_reg_1224                             |  64|  32|    1|          0|
    |closepath_reg_1126                             |  64|  32|    1|          0|
    |cos_basis_reg_1212                             |  64|  32|    1|          0|
    |din_exp_V_reg_1119                             |  64|  32|    8|          0|
    |icmp_ln1019_1_reg_1148                         |  64|  32|    1|          0|
    |icmp_ln1019_2_reg_1230                         |  64|  32|    1|          0|
    |icmp_ln1019_reg_1219                           |  64|  32|    1|          0|
    |p_Result_11_reg_1113                           |  64|  32|    1|          0|
    |results_sign_V_2_reg_1237                      |  64|  32|    1|          0|
    |t1_V_reg_1278                                  |  64|  32|   29|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1600| 416|  872|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

