Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,2648
design__instance__area,35331.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003305393911432475
power__switching__total,0.0001239341654581949
power__leakage__total,0.000001826544234972971
power__total,0.0004563000984489918
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27294503541000925
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3328996061927798
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09573797581245845
timing__setup__ws__corner:nom_fast_1p32V_m40C,22.482969011787127
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.095738
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,37.966255
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3044109772638531
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.44945601290700915
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5752692929289116
timing__setup__ws__corner:nom_slow_1p08V_125C,20.709820222690762
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.575269
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,35.443089
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28598521582569675
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.37702791955634596
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2752410599565969
timing__setup__ws__corner:nom_typ_1p20V_25C,21.829012104650957
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.275241
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,37.054527
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27294503541000925
clock__skew__worst_setup,0.3328996061927798
timing__hold__ws,0.09573797581245845
timing__setup__ws,20.709820222690762
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095738
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,35.443089
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2648
design__instance__area__stdcell,35331.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.587793
design__instance__utilization__stdcell,0.587793
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,5
design__instance__area__class:buffer,45.36
design__instance__count__class:inverter,106
design__instance__area__class:inverter,602.381
design__instance__count__class:sequential_cell,202
design__instance__area__class:sequential_cell,9529.23
design__instance__count__class:multi_input_combinational_cell,1912
design__instance__area__class:multi_input_combinational_cell,19307
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,350
design__instance__area__class:timing_repair_buffer,5221.84
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,56074.5
design__violations,0
design__instance__count__class:clock_buffer,48
design__instance__area__class:clock_buffer,433.642
design__instance__count__class:clock_inverter,19
design__instance__area__class:clock_inverter,159.667
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,253
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,2838
route__net__special,2
route__drc_errors__iter:0,1325
route__wirelength__iter:0,61155
route__drc_errors__iter:1,539
route__wirelength__iter:1,60728
route__drc_errors__iter:2,553
route__wirelength__iter:2,60554
route__drc_errors__iter:3,100
route__wirelength__iter:3,60400
route__drc_errors__iter:4,39
route__wirelength__iter:4,60364
route__drc_errors__iter:5,12
route__wirelength__iter:5,60360
route__drc_errors__iter:6,1
route__wirelength__iter:6,60358
route__drc_errors__iter:7,0
route__wirelength__iter:7,60364
route__drc_errors,0
route__wirelength,60364
route__vias,15793
route__vias__singlecut,15793
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,382.945
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,180
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,180
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,180
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,180
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000697244
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000797676
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000261177
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000797676
design_powergrid__voltage__worst,0.00000797676
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000797676
design_powergrid__drop__worst__net:VPWR,0.00000697244
design_powergrid__voltage__worst__net:VGND,0.00000797676
design_powergrid__drop__worst__net:VGND,0.00000797676
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000278999999999999996903843856033144987804917036555707454681396484375
ir__drop__worst,0.0000069700000000000001822261959383286722413686220534145832061767578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
