

================================================================
== Vitis HLS Report for 'store_tile_mm_Pipeline_Out_writex'
================================================================
* Date:           Tue Oct 21 14:52:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey_Out_writex  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 14 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln558_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln558_1"   --->   Operation 15 'read' 'zext_ln558_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln564_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln564"   --->   Operation 16 'read' 'zext_ln564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln558_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln558_2"   --->   Operation 17 'read' 'zext_ln558_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 18 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln558_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln558"   --->   Operation 20 'read' 'zext_ln558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln558_1_cast = zext i11 %zext_ln558_1_read"   --->   Operation 21 'zext' 'zext_ln558_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln558_2_cast = zext i8 %zext_ln558_2_read"   --->   Operation 22 'zext' 'zext_ln558_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln558_cast = zext i9 %zext_ln558_read"   --->   Operation 23 'zext' 'zext_ln558_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln564_cast = zext i5 %zext_ln564_read"   --->   Operation 24 'zext' 'zext_ln564_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_20, i32 0, i32 0, void @empty_17, i32 0, i32 65025, void @empty_10, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split.i.i"   --->   Operation 31 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 32 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i8 %y_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 34 'zext' 'zext_ln558_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln558_cast, i10 %zext_ln558_3" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 35 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 36 'bitconcatenate' 'p_shl_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i = zext i20 %p_shl_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 37 'zext' 'p_shl_cast14_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl2_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 38 'bitconcatenate' 'p_shl2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i = zext i12 %p_shl2_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 39 'zext' 'p_shl2_cast15_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.89ns)   --->   "%empty_68 = sub i21 %p_shl_cast14_i_i, i21 %p_shl2_cast15_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 40 'sub' 'empty_68' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln558 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 41 'icmp' 'icmp_ln558' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln558_3 = add i16 %indvar_flatten_load, i16 1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 42 'add' 'add_ln558_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln558 = br i1 %icmp_ln558, void %for.inc13.loopexit.i.i, void %store_tile_mm.exit.exitStub" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 43 'br' 'br_ln558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.76ns)   --->   "%add_ln558 = add i8 %y_1, i8 1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 45 'add' 'add_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.76ns)   --->   "%icmp_ln561 = icmp_eq  i8 %x_load, i8 %tw_eff_read" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 46 'icmp' 'icmp_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln558 = or i1 %icmp_ln561, i1 %first_iter_0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 47 'or' 'or_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln558 = select i1 %icmp_ln561, i8 0, i8 %x_load" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 48 'select' 'select_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln558_1 = select i1 %icmp_ln561, i8 %add_ln558, i8 %y_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 49 'select' 'select_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln564_1 = zext i8 %select_ln558_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 50 'zext' 'zext_ln564_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%add_ln564 = add i9 %zext_ln564_cast, i9 %zext_ln564_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 51 'add' 'add_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln564_1)   --->   "%shl_ln564 = shl i9 %add_ln564, i9 4" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 52 'shl' 'shl_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i8 %add_ln558" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 53 'zext' 'zext_ln558_4' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%p_mid1 = add i10 %zext_ln558_cast, i10 %zext_ln558_4" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 54 'add' 'p_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl_i_i_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %p_mid1, i10 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 55 'bitconcatenate' 'p_shl_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i_mid1 = zext i20 %p_shl_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 56 'zext' 'p_shl_cast14_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2_i_i_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_mid1, i2 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 57 'bitconcatenate' 'p_shl2_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i_mid1 = zext i12 %p_shl2_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 58 'zext' 'p_shl2_cast15_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.89ns)   --->   "%p_mid17 = sub i21 %p_shl_cast14_i_i_mid1, i21 %p_shl2_cast15_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 59 'sub' 'p_mid17' <Predicate = (!icmp_ln558)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln558_1)   --->   "%select_ln558_2 = select i1 %icmp_ln561, i21 %p_mid17, i21 %empty_68" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 60 'select' 'select_ln558_2' <Predicate = (!icmp_ln558)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln558_1)   --->   "%sext_ln558 = sext i21 %select_ln558_2" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 61 'sext' 'sext_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln558_1 = add i22 %sext_ln558, i22 %zext_ln558_1_cast" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 62 'add' 'add_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln558_1 = sext i22 %add_ln558_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 63 'sext' 'sext_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.08ns)   --->   "%add_ln558_2 = add i64 %sext_ln558_1, i64 %out_read" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 64 'add' 'add_ln558_2' <Predicate = (!icmp_ln558)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln561_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln558_2, i32 2, i32 63" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 65 'partselect' 'sext_ln561_mid2_v' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln564_1)   --->   "%zext_ln564_2 = zext i8 %select_ln558" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 66 'zext' 'zext_ln564_2' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln564_1 = add i9 %shl_ln564, i9 %zext_ln564_2" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 67 'add' 'add_ln564_1' <Predicate = (!icmp_ln558)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln564_3 = zext i9 %add_ln564_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 68 'zext' 'zext_ln564_3' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln564_3" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 69 'getelementptr' 'outbuf_addr' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %or_ln558, void %for.inc.split.i.i, void %for.first.iter.for.inc.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 70 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 71 'load' 'outbuf_load' <Predicate = (!icmp_ln558)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln561 = add i8 %select_ln558, i8 1" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 72 'add' 'add_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln561_1 = icmp_eq  i8 %add_ln561, i8 %tw_eff_read" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 73 'icmp' 'icmp_ln561_1' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %icmp_ln561_1, void %new.latch.for.inc.split.i.i, void %last.iter.for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 74 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln561 = store i16 %add_ln558_3, i16 %indvar_flatten" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 75 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln561 = store i8 %select_ln558_1, i8 %y" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 76 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln561 = store i8 %add_ln561, i8 %x" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 77 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.inc.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 78 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_writey_Out_writex_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln558_2 = sext i62 %sext_ln561_mid2_v" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 80 'sext' 'sext_ln558_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln558_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 81 'getelementptr' 'gmem_out_addr' <Predicate = (or_ln558)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (7.30ns)   --->   "%empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %zext_ln558_2_cast" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 82 'writereq' 'empty_70' <Predicate = (or_ln558)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 83 'br' 'br_ln561' <Predicate = (or_ln558)> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 84 'load' 'outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln558_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 85 'getelementptr' 'gmem_out_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln563 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [src/srcnn.cpp:563->src/srcnn.cpp:775]   --->   Operation 86 'specpipeline' 'specpipeline_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 87 'specloopname' 'specloopname_ln561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln564 = bitcast i32 %outbuf_load" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 88 'bitcast' 'bitcast_ln564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (7.30ns)   --->   "%write_ln564 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr_1, i32 %bitcast_ln564, i4 15" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 89 'write' 'write_ln564' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 90 [5/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 90 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 91 [4/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 91 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [3/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 92 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 93 [2/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 93 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln558)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 94 [1/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 94 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln561 = br void %new.latch.for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 95 'br' 'br_ln561' <Predicate = (icmp_ln561_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.424ns
The critical path consists of the following:
	'alloca' operation ('y') [11]  (0.000 ns)
	'load' operation ('y', src/srcnn.cpp:558->src/srcnn.cpp:775) on local variable 'y' [32]  (0.000 ns)
	'add' operation ('add_ln558', src/srcnn.cpp:558->src/srcnn.cpp:775) [46]  (0.765 ns)
	'add' operation ('p_mid1', src/srcnn.cpp:558->src/srcnn.cpp:775) [56]  (0.776 ns)
	'sub' operation ('p_mid17', src/srcnn.cpp:558->src/srcnn.cpp:775) [61]  (0.894 ns)
	'select' operation ('select_ln558_2', src/srcnn.cpp:558->src/srcnn.cpp:775) [62]  (0.000 ns)
	'add' operation ('add_ln558_1', src/srcnn.cpp:558->src/srcnn.cpp:775) [64]  (0.904 ns)
	'add' operation ('add_ln558_2', src/srcnn.cpp:558->src/srcnn.cpp:775) [66]  (1.085 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_out_addr', src/srcnn.cpp:561->src/srcnn.cpp:775) [75]  (0.000 ns)
	bus request operation ('empty_70', src/srcnn.cpp:561->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:561->src/srcnn.cpp:775) [76]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln564', src/srcnn.cpp:564->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:564->src/srcnn.cpp:775) [84]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_69', src/srcnn.cpp:558->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:558->src/srcnn.cpp:775) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_69', src/srcnn.cpp:558->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:558->src/srcnn.cpp:775) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_69', src/srcnn.cpp:558->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:558->src/srcnn.cpp:775) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_69', src/srcnn.cpp:558->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:558->src/srcnn.cpp:775) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_69', src/srcnn.cpp:558->src/srcnn.cpp:775) on port 'gmem_out' (src/srcnn.cpp:558->src/srcnn.cpp:775) [89]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
