#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu May 23 13:06:44 2024
# Process ID: 11076
# Current directory: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/vivado.log
# Journal file: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/userdma.wcfg
current_wave_config {userdma.wcfg}
add_wave {{/apatb_userdma_top/AESL_inst_userdma/s2m_buf_sts}} 
current_wave_config {userdma.wcfg}
add_wave {{/apatb_userdma_top/AESL_inst_userdma/m2s_buf_sts}} 
current_wave_config {userdma.wcfg}
add_wave {{/apatb_userdma_top/AESL_inst_userdma/sendoutstream_U0_m2s_buf_sts}} 
close_sim
