#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 13 21:38:19 2024
# Process ID: 31392
# Current directory: C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31268 C:\Users\D4nny\Documents\RISCV-Pipeline-FPGA\vivado_2023.2\vivado_2023.2.xpr
# Log file: C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado.log
# Journal file: C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2\vivado.jou
# Running On: RaijinPC, OS: Windows, CPU Frequency: 4200 MHz, CPU Physical cores: 32, Host memory: 33457 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/testAll_Wrapper.sv]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
export_ip_user_files -of_objects  [get_files C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/sseg_driver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/clk_div.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/sseg_driver.v C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/clk_div.sv}
