[
    {
        "line": 3,
        "fullcodeline": "unsigned long pc = regs->tpc;"
    },
    {
        "line": 4,
        "fullcodeline": "unsigned long tstate = regs->tstate;"
    },
    {
        "line": 9,
        "fullcodeline": "struct fpustate *f = FPUSTATE;"
    },
    {
        "line": 13,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_ALIGNMENT_FAULTS, 1, regs, sfar);"
    },
    {
        "line": 59,
        "fullcodeline": "advance(regs);"
    },
    {
        "line": 11,
        "fullcodeline": "if (tstate & TSTATE_PRIV)"
    },
    {
        "line": 14,
        "fullcodeline": "if (test_thread_flag(TIF_32BIT))"
    },
    {
        "line": 12,
        "fullcodeline": "die_if_kernel(\"lddfmna from kernel\", regs);"
    },
    {
        "line": 15,
        "fullcodeline": "pc = (u32)pc;"
    },
    {
        "line": 17,
        "fullcodeline": "int asi = decode_asi(insn, regs);"
    },
    {
        "line": 24,
        "fullcodeline": "first = second = 0;"
    },
    {
        "line": 33,
        "fullcodeline": "save_and_clear_fpu();"
    },
    {
        "line": 34,
        "fullcodeline": "freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20);"
    },
    {
        "line": 35,
        "fullcodeline": "value = (((u64)first) << 32) | second;"
    },
    {
        "line": 38,
        "fullcodeline": "flag = (freg < 32) ? FPRS_DL : FPRS_DU;"
    },
    {
        "line": 49,
        "fullcodeline": "*(u64 *)(f->regs + freg) = value;"
    },
    {
        "line": 50,
        "fullcodeline": "current_thread_info()->fpsaved[0] |= flag;"
    },
    {
        "line": 21,
        "fullcodeline": "if ((asi > ASI_SNFL) ||"
    },
    {
        "line": 36,
        "fullcodeline": "if (asi & 0x8) /* Little */"
    },
    {
        "line": 39,
        "fullcodeline": "if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) {"
    },
    {
        "line": 43,
        "fullcodeline": "if (!(current_thread_info()->fpsaved[0] & flag)) {"
    },
    {
        "line": 22,
        "fullcodeline": "(asi < ASI_P))"
    },
    {
        "line": 31,
        "fullcodeline": "first = second = 0;"
    },
    {
        "line": 37,
        "fullcodeline": "value = __swab64p(&value);"
    },
    {
        "line": 40,
        "fullcodeline": "current_thread_info()->fpsaved[0] = FPRS_FEF;"
    },
    {
        "line": 41,
        "fullcodeline": "current_thread_info()->gsr[0] = 0;"
    },
    {
        "line": 53,
        "fullcodeline": "if (tlb_type == hypervisor)"
    },
    {
        "line": 29,
        "fullcodeline": "if (!(asi & 0x2))"
    },
    {
        "line": 44,
        "fullcodeline": "if (freg < 32)"
    },
    {
        "line": 54,
        "fullcodeline": "sun4v_data_access_exception(regs, sfar, sfsr);"
    },
    {
        "line": 45,
        "fullcodeline": "memset(f->regs, 0, 32*sizeof(u32));"
    },
    {
        "line": 56,
        "fullcodeline": "spitfire_data_access_exception(regs, sfsr, sfar);"
    },
    {
        "line": 47,
        "fullcodeline": "memset(f->regs+32, 0, 32*sizeof(u32));"
    }
]