

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0a37da3ad6873a903dc8df34001cb7ef  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Parsing file _cuobjdump_complete_output_GL80zV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x407500, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42803_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42933_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43466_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43608_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rMCuD1"
Running: cat _ptx_rMCuD1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oem3wd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oem3wd --output-file  /dev/null 2> _ptx_rMCuD1info"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rMCuD1 _ptx2_oem3wd _ptx_rMCuD1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x407470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x4073e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x407350, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4072c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x407230, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x40718e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x4070a2, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635380; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635680; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635684; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635688; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63568c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635690; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635694; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635698; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6356a0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4072c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 19200 (ipc=38.4) sim_rate=1371 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:44:22 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 50368 (ipc=33.6) sim_rate=3357 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 111360 (ipc=27.8) sim_rate=6960 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:44:24 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 264960 (ipc=44.2) sim_rate=15585 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(13,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8148,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8149,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8154,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8154,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8155,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8155,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8160,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8160,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8161,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8161,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8166,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8167,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8178,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8179,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8184,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8185,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8196,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8197,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8202,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8202,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8203,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8203,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8208,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8214,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8214,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8215,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8215,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8220,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8220,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8221,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8226,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8232,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8232,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8233,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8233,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8234,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8235,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8238,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8239,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8240,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8240,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8241,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8241,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8244,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8246,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8247,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8250,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8251,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8256,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8257,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8262,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8263,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8284,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8285,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8290,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8291,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,2,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 503040 (ipc=59.2) sim_rate=27946 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:26 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 587648 (ipc=56.0) sim_rate=30928 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(11,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,3,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 874624 (ipc=76.1) sim_rate=43731 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11721,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11722,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11736,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11737,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11739,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11740,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11745,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11746,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11751,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11751,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11752,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11752,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11787,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11801,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11802,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11803,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11804,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11811,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11812,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11815,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11816,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11821,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11822,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11831,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11832,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11835,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11836,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11855,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11856,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11863,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11863,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11864,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11869,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11869,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11870,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11870,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11873,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11874,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11875,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11883,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11889,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11891,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11891,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11892,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11892,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11893,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11894,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11903,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11903,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11903,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11904,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11904,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11915,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11916,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 975296 (ipc=72.2) sim_rate=46442 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:29 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(9,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(10,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15223,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15224,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15244,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15245,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15246,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15247,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15247,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15248,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15259,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15260,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15268,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15269,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15318,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15319,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15348,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15349,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15354,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15354,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15355,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15355,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15360,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15361,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15372,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15373,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15378,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15379,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15384,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15385,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15391,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15392,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15411,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15412,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15427,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15428,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15429,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15430,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15434,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15435,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15441,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15441,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15442,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15442,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15445,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15446,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15447,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15448,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15450,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15451,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15457,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15458,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15469,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15469,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15470,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15470,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15476,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15477,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15489,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15490,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1382720 (ipc=89.2) sim_rate=62850 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(13,6,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1437920 (ipc=82.2) sim_rate=62518 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:31 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(15,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(10,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,6,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18699,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(18700,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18713,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(18714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18725,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(18726,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(4,9,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (18737,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(18738,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (18743,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(18744,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18752,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(18753,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (18863,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (18863,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(18864,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(18864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18887,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (18887,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(18888,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(18888,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18893,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(18894,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (18899,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(18900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (18917,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (18917,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(18918,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(18918,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18929,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18930,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18935,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18936,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (18951,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(18952,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18953,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18954,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (18965,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18965,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18966,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(18966,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18971,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18972,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18983,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18983,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18983,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(18984,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18984,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(18984,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18989,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(18990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (18997,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(18998,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1825920 (ipc=96.1) sim_rate=76080 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19001,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(19002,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19019,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(19020,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19040,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(19041,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19057,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(19058,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(13,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(12,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,8,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 2154016 (ipc=97.9) sim_rate=86160 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(4,8,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22198,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22210,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22210,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22211,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22222,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22223,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22228,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22229,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22240,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22241,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22369,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22393,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22394,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22459,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22459,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22459,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22460,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22460,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22460,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22465,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22466,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22471,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22471,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22472,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22472,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22477,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22477,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22478,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22478,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22483,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22484,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22489,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22489,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22489,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22489,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22489,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22490,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22490,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22490,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22490,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22490,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22501,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22502,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22513,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22514,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22519,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22520,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22531,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22532,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22537,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22538,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22549,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22550,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22563,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22564,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22569,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22570,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 2292224 (ipc=97.5) sim_rate=88162 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(7,10,0) tid=(7,3,1)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(13,10,0) tid=(7,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(12,9,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 2591392 (ipc=101.6) sim_rate=95977 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,10,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25694,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25695,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25700,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25701,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25712,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25713,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25713,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25714,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25724,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25744,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25745,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,12,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25911,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25912,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25930,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25931,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25995,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25996,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26007,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26007,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26008,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26008,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26013,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26014,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26015,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(26016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26025,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(26026,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26037,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26037,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26038,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26038,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26043,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26043,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26043,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26044,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26044,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26055,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26067,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26071,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26071,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26072,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26072,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26077,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(26078,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26081,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26082,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26089,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26090,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26099,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26100,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26103,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26104,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26105,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(26106,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26123,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26124,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 2745120 (ipc=99.8) sim_rate=98040 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:36 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,11,0) tid=(7,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(4,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(15,12,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29224,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(29225,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29230,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29231,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29236,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29236,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29237,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29248,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(29249,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29254,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(29255,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,12,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29394,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(29395,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29422,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(29423,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 3154112 (ipc=106.9) sim_rate=108762 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29542,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29543,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29554,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29555,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29556,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29557,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29560,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29560,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29561,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(29561,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29566,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(29567,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29580,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (29580,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(29581,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(29581,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29584,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29584,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(29585,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29602,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(29603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29604,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(29605,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29614,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29615,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29622,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29623,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29626,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29627,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29628,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(29629,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (29634,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(29635,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29638,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29639,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29646,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(29647,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (29654,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(29655,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29656,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29657,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (29666,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(29667,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,13,0) tid=(7,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(14,14,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 3316800 (ipc=103.7) sim_rate=110560 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(8,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (32719,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(32720,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (32725,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(32726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (32732,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(32733,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (32738,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(32739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (32750,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(32751,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (32768,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(32769,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (32873,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(32874,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (32905,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(32906,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 3593216 (ipc=108.9) sim_rate=115910 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #6 (33041,0), 7 CTAs running
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,16,0) tid=(7,3,1)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(33042,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (33065,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(33066,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (33083,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(33084,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (33095,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (33095,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(33096,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(33096,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (33101,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(33102,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (33108,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(33109,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (33113,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(33114,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (33122,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(33123,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (33127,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (33127,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(33128,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(33128,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (33134,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(33135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (33142,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(33143,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (33145,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(33146,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (33157,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(33158,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (33163,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(33164,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (33165,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(33166,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (33169,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(33170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (33175,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(33176,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (33177,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(33178,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (33183,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(33184,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (33195,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(33196,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(15,15,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 3893664 (ipc=108.2) sim_rate=121677 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:40 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(15,15,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36253,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36257,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36258,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36259,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36268,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36276,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36277,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36289,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36290,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36378,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36379,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36385,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36386,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36572,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36573,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36584,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36585,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36613,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36614,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36625,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36626,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36632,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36632,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36633,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36633,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36655,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36656,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36656,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36662,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36662,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36663,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36663,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36667,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36668,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36670,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36671,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36674,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36680,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36685,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36686,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36688,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36698,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36699,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36700,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36701,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36706,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36722,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36723,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36740,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36741,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36746,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36747,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 4064224 (ipc=108.4) sim_rate=123158 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(11,18,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 4327456 (ipc=109.6) sim_rate=127278 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39743,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39744,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(13,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39771,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39772,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39780,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39781,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39786,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39787,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39789,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39790,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39801,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39802,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39883,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39884,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39889,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39890,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40085,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40086,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40091,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40092,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40133,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40139,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40140,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40151,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40151,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40152,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40152,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40157,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40165,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40182,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(40183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40189,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40190,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40202,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40203,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40207,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40207,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40208,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40208,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40210,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40211,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40213,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40214,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40215,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40219,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40220,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40225,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40226,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40231,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40232,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40237,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40237,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40238,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40238,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40243,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40244,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,19,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 4517088 (ipc=108.8) sim_rate=129059 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(12,19,0) tid=(7,3,1)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(8,19,0) tid=(7,3,1)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43257,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43258,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43265,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(43266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (43282,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(43283,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43289,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(43290,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43306,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (43312,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(43313,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43371,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(43372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43405,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43406,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(9,21,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 4901280 (ipc=112.7) sim_rate=136146 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43558,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(43559,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43574,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43575,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43612,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(43613,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (43624,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(43625,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43636,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43636,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(43637,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43637,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43690,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43691,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43694,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(43695,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43696,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43697,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43726,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(43727,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43734,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43735,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43752,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43753,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43762,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43763,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43768,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43770,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43774,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43774,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43774,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43775,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(43775,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(43775,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43782,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43786,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43787,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43794,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(43795,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43800,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43801,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(13,20,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 5058784 (ipc=110.0) sim_rate=136723 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,21,0) tid=(7,3,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (46762,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(46763,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (46768,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(46769,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (46784,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(46785,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (46794,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(46795,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (46803,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(46804,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (46809,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(46810,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (46903,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(46904,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (46913,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(46914,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 5335872 (ipc=113.5) sim_rate=140417 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #7 (47046,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(47047,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (47052,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(47053,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (47098,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(47099,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (47104,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(47105,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (47119,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(47120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (47133,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(47134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (47209,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(47210,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (47221,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(47222,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (47251,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(47252,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (47254,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(47255,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (47269,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(47270,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (47275,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(47276,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (47278,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(47279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (47281,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (47281,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(47282,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(47282,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (47286,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(47287,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (47289,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(47290,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (47293,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(47294,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (47296,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (47296,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(47297,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(47297,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (47310,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(47311,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (47331,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(47332,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,23,0) tid=(7,3,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,23,0) tid=(7,3,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(15,23,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 5627040 (ipc=112.5) sim_rate=144283 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,24,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50259,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50262,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50275,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50276,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50293,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50294,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (50297,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(50298,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50312,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50313,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50417,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50418,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50421,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50422,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,24,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50675,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(50676,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50690,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(50691,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50694,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50695,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50696,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50697,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50718,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50720,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50721,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (50726,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(50727,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50730,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (50730,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50731,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(50731,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50736,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50737,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50766,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50798,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50848,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50849,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50850,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50851,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50854,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50856,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50857,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (50860,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(50861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50878,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50879,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50916,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50924,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50924,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50925,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50925,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50932,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50933,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 5824096 (ipc=114.2) sim_rate=145602 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,24,0) tid=(7,3,1)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(15,25,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 6027680 (ipc=112.7) sim_rate=147016 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:49 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53893,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53894,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53916,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53917,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53924,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53945,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (53979,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (53987,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54050,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54056,0), 6 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54361,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54367,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54391,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54401,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54407,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (54413,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54415,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54421,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54427,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (54427,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54433,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54451,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54475,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54489,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54497,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54499,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54512,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54563,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54565,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54569,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54574,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54641,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 6293920 (ipc=112.4) sim_rate=149855 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,26,0) tid=(7,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(8,27,0) tid=(7,3,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(13,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (57534,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (57550,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (57601,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (57607,0), 5 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(10,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (57623,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (57679,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (57744,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (57751,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57910,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57958,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 6691072 (ipc=115.4) sim_rate=155606 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (58022,0), 4 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (58064,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58070,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58075,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (58076,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58076,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (58077,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (58108,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (58111,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (58119,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58123,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58131,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (58143,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58157,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (58164,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58165,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58203,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (58227,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58316,0), 4 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,28,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 6821088 (ipc=112.7) sim_rate=155024 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,29,0) tid=(7,3,1)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (61187,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (61193,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (61249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (61253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (61255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (61334,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (61380,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (61388,0), 2 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (61589,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (61647,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (61677,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (61698,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (61721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (61745,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (61751,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (61771,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (61777,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (61782,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (61783,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (61788,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (61789,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (61801,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (61839,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (61839,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (61845,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (61851,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (61851,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (61867,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (61885,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (61992,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 7153888 (ipc=115.4) sim_rate=158975 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(12,31,0) tid=(7,3,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64841,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64853,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64866,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64879,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64905,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64983,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 7487776 (ipc=115.2) sim_rate=162777 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65017,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65023,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65212,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65347,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65377,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65389,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65401,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65407,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (65413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65431,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (65437,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65437,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65497,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (65515,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65533,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (65605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68447,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (68506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 68507
gpu_sim_insn = 7569408
gpu_ipc =     110.4910
gpu_tot_sim_cycle = 68507
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     110.4910
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 1334
gpu_stall_icnt2sh    = 976
gpu_total_sim_rate=157696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118784
	L1I_total_cache_misses = 1080
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[1]: Access = 1120, Miss = 560, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[2]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[3]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[4]: Access = 1120, Miss = 560, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[5]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[6]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 619
	L1D_cache_core[7]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[8]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 692
	L1D_cache_core[9]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[10]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[11]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 805
	L1D_cache_core[12]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 574
	L1D_cache_core[13]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[14]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 799
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7066
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 180
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 117704
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1080
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1155, 1155, 1155, 1155, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 7066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6912	W0_Idle:126717	W0_Scoreboard:1604025	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 381 
averagemflatency = 221 
max_icnt2mem_latency = 201 
max_icnt2sh_latency = 68506 
mrq_lat_table:7441 	139 	78 	259 	1813 	515 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8026 	8388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10083 	2139 	1810 	2460 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7872 	350 	0 	0 	0 	0 	0 	0 	0 	409 	1031 	2027 	4684 	41 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     21319     21308     24472     24152     24581     24106     24702     24697     21353     24389     24592     24257     24369     24619     24563     24396 
dram[1]:     21320     21385     24712     22587     24631     24122     24743     24745     21378     24406     24579     24238     24388     24744     24556     24421 
dram[2]:     21276     21345     24688     24479     24299     24434     24800     24753     24225     21495     24618     24591     24573     24766     24694     24561 
dram[3]:     21217     21617     22385     24547     24387     24491     24678     25047     24260     21640     24679     24563     24744     24395     24776     24556 
dram[4]:     21339     21548     24096     24543     24610     24606     24706     25110     21387     24486     24801     24575     24598     24533     24969     24703 
dram[5]:     21307     21603     24253     22587     24648     24641     24741     24978     21450     24529     24858     24622     24500     24524     25053     24775 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 32.000000  4.200000  4.200000  2.666667  2.909091  2.285714  3.047619  2.370370  2.370370  2.560000  2.461539  3.200000  3.200000 
dram[1]: 16.750000 32.000000 32.000000 32.000000  4.200000  4.666667  2.285714  3.047619  2.285714  3.047619  2.133333  2.206897  3.764706  2.370370  3.555556  2.909091 
dram[2]: 22.000000 32.000000 32.000000 32.000000  4.200000  3.666667  3.047619  2.782609  2.782609  2.370370  2.461539  2.370370  2.461539  2.666667  3.200000  3.047619 
dram[3]: 22.000000 32.000000 32.000000 32.000000  4.666667  3.666667  3.200000  2.370370  2.909091  2.461539  2.461539  2.064516  2.370370  3.555556  2.782609  3.555556 
dram[4]: 22.000000 32.000000 32.000000 32.000000  3.818182  3.666667  3.047619  2.909091  2.370370  2.782609  2.285714  2.285714  2.782609  2.370370  3.368421  3.200000 
dram[5]: 22.000000 21.666666 32.000000 32.000000  4.200000  4.000000  2.560000  2.782609  2.370370  3.047619  2.133333  2.285714  3.200000  2.370370  3.764706  2.909091 
average row locality = 10257/3181 = 3.224458
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        481       424       435       447       388       385       340       343       334       332       341       340       326       327       329       333
dram[1]:        476       430       441       451       388       383       330       334       336       337       336       336       330       332       332       327
dram[2]:        426       437       448       437       383       379       333       340       331       333       338       342       326       327       331       329
dram[3]:        423       436       447       440       382       378       333       331       337       335       335       337       332       332       327       332
dram[4]:        427       440       439       446       384       373       342       333       333       331       343       339       327       326       328       333
dram[5]:        421       425       443       446       387       376       329       333       334       336       337       336       330       333       331       327
maximum mf latency per bank:
dram[0]:        328       310       277       331       334       315       315       331       335       334       299       341       350       316       286       334
dram[1]:        356       303       277       328       329       311       314       320       314       348       317       325       337       324       283       316
dram[2]:        320       283       277       335       344       344       309       332       334       335       381       348       328       317       303       320
dram[3]:        344       325       279       304       328       320       329       325       329       304       320       310       325       331       295       354
dram[4]:        324       326       346       297       305       290       336       321       316       358       370       378       340       328       309       322
dram[5]:        299       299       334       310       309       325       314       310       321       327       359       328       312       335       305       294

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85962 n_act=532 n_pre=516 n_req=1709 n_rd=2738 n_write=680 bw_util=0.0756
n_activity=27043 dram_eff=0.2528
bk0: 134a 89973i bk1: 132a 90074i bk2: 128a 90131i bk3: 128a 90152i bk4: 148a 89599i bk5: 148a 89574i bk6: 192a 88474i bk7: 192a 88598i bk8: 192a 88136i bk9: 192a 88595i bk10: 192a 88272i bk11: 192a 88258i bk12: 192a 88364i bk13: 192a 88405i bk14: 192a 88678i bk15: 192a 88739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.158867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85970 n_act=530 n_pre=514 n_req=1707 n_rd=2734 n_write=680 bw_util=0.07551
n_activity=27004 dram_eff=0.2529
bk0: 134a 89983i bk1: 128a 90085i bk2: 128a 90127i bk3: 128a 90131i bk4: 148a 89547i bk5: 148a 89625i bk6: 192a 88224i bk7: 192a 88636i bk8: 192a 88155i bk9: 192a 88664i bk10: 192a 88098i bk11: 192a 88177i bk12: 192a 88844i bk13: 192a 88315i bk14: 192a 88852i bk15: 192a 88597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.158491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85966 n_act=529 n_pre=513 n_req=1710 n_rd=2736 n_write=684 bw_util=0.07564
n_activity=27169 dram_eff=0.2518
bk0: 132a 90007i bk1: 128a 90110i bk2: 128a 90132i bk3: 128a 90143i bk4: 148a 89602i bk5: 152a 89444i bk6: 192a 88643i bk7: 192a 88498i bk8: 192a 88521i bk9: 192a 88234i bk10: 192a 88388i bk11: 192a 88292i bk12: 192a 88382i bk13: 192a 88368i bk14: 192a 88719i bk15: 192a 88603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.155416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85970 n_act=527 n_pre=511 n_req=1710 n_rd=2736 n_write=684 bw_util=0.07564
n_activity=27206 dram_eff=0.2514
bk0: 132a 90024i bk1: 128a 90102i bk2: 128a 90136i bk3: 128a 90153i bk4: 148a 89598i bk5: 152a 89456i bk6: 192a 88721i bk7: 192a 88333i bk8: 192a 88624i bk9: 192a 88370i bk10: 192a 88335i bk11: 192a 88017i bk12: 192a 88262i bk13: 192a 88701i bk14: 192a 88544i bk15: 192a 88813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.154609
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85962 n_act=531 n_pre=515 n_req=1710 n_rd=2736 n_write=684 bw_util=0.07564
n_activity=26756 dram_eff=0.2556
bk0: 132a 90022i bk1: 128a 90100i bk2: 128a 90143i bk3: 128a 90142i bk4: 148a 89547i bk5: 152a 89416i bk6: 192a 88668i bk7: 192a 88562i bk8: 192a 88233i bk9: 192a 88437i bk10: 192a 88259i bk11: 192a 88198i bk12: 192a 88451i bk13: 192a 88330i bk14: 192a 88757i bk15: 192a 88696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.157695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90428 n_nop=85958 n_act=532 n_pre=516 n_req=1711 n_rd=2738 n_write=684 bw_util=0.07568
n_activity=27281 dram_eff=0.2509
bk0: 132a 90001i bk1: 130a 90068i bk2: 128a 90114i bk3: 128a 90139i bk4: 148a 89588i bk5: 152a 89468i bk6: 192a 88408i bk7: 192a 88571i bk8: 192a 88256i bk9: 192a 88703i bk10: 192a 88082i bk11: 192a 88236i bk12: 192a 88652i bk13: 192a 88286i bk14: 192a 88873i bk15: 192a 88604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.157285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 188
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 302
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 198
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 193
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 194
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1708
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1492
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1811
	minimum = 6
	maximum = 72
Network latency average = 9.91364
	minimum = 6
	maximum = 53
Slowest packet = 14
Flit latency average = 8.63324
	minimum = 6
	maximum = 49
Slowest flit = 28695
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0179911
	minimum = 0.0161297 (at node 0)
	maximum = 0.0205672 (at node 15)
Accepted packet rate average = 0.0179911
	minimum = 0.0161297 (at node 0)
	maximum = 0.0205672 (at node 15)
Injected flit rate average = 0.053941
	minimum = 0.0478929 (at node 0)
	maximum = 0.0625775 (at node 15)
Accepted flit rate average= 0.053941
	minimum = 0.0488271 (at node 0)
	maximum = 0.060388 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1811 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Network latency average = 9.91364 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Flit latency average = 8.63324 (1 samples)
	minimum = 6 (1 samples)
	maximum = 49 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0179911 (1 samples)
	minimum = 0.0161297 (1 samples)
	maximum = 0.0205672 (1 samples)
Accepted packet rate average = 0.0179911 (1 samples)
	minimum = 0.0161297 (1 samples)
	maximum = 0.0205672 (1 samples)
Injected flit rate average = 0.053941 (1 samples)
	minimum = 0.0478929 (1 samples)
	maximum = 0.0625775 (1 samples)
Accepted flit rate average = 0.053941 (1 samples)
	minimum = 0.0488271 (1 samples)
	maximum = 0.060388 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 157696 (inst/sec)
gpgpu_simulation_rate = 1427 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
34809.410156
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
