---
search:
  boost: 0.5
---
# IcarusVerilog

Icarus Verilog is intended to compile ALL of the Verilog HDL, as described in the  IEEE-1364 standard. Of course, it's not quite there yet. It does currently handle  a mix of structural and behavioural constructs.

*homepage*: <https://steveicarus.github.io/iverilog/>

version | toolchain
--------|----------
``12.0`` | ``GCCcore/13.3.0``


*(quick links: [(all)](../index.md) - [0](../0/index.md) - [a](../a/index.md) - [b](../b/index.md) - [c](../c/index.md) - [d](../d/index.md) - [e](../e/index.md) - [f](../f/index.md) - [g](../g/index.md) - [h](../h/index.md) - [i](../i/index.md) - [j](../j/index.md) - [k](../k/index.md) - [l](../l/index.md) - [m](../m/index.md) - [n](../n/index.md) - [o](../o/index.md) - [p](../p/index.md) - [q](../q/index.md) - [r](../r/index.md) - [s](../s/index.md) - [t](../t/index.md) - [u](../u/index.md) - [v](../v/index.md) - [w](../w/index.md) - [x](../x/index.md) - [y](../y/index.md) - [z](../z/index.md))*

