// Seed: 2122164979
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  uwire id_6,
    output wor   id_7
);
  wire id_9;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3 = id_1 - 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  assign id_2[""] = 1 == id_1;
endmodule
