{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519166969992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519166970001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:49:29 2018 " "Processing started: Tue Feb 20 14:49:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519166970001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166970001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166970001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519166970575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519166970575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rst9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rst9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_RST9-Behavior " "Found design unit 1: counter_RST9-Behavior" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980486 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_RST9 " "Found entity 1: counter_RST9" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166980486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rst5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rst5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_RST5-Behavior " "Found design unit 1: counter_RST5-Behavior" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980490 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_RST5 " "Found entity 1: counter_RST5" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166980490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavior " "Found design unit 1: scale_clock-Behavior" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980493 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166980493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock2-Behavior " "Found design unit 1: clock2-Behavior" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980497 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166980497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carter/google drive/mech3/cpen312/labs/lab2/latchexample/bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carter/google drive/mech3/cpen312/labs/lab2/latchexample/bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "../../Lab2/LatchExample/BCDto7seg.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/LatchExample/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980500 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "../../Lab2/LatchExample/BCDto7seg.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/LatchExample/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519166980500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166980500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock2 " "Elaborating entity \"clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519166980544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hr10_carry clock2.vhd(24) " "Verilog HDL or VHDL warning at clock2.vhd(24): object \"hr10_carry\" assigned a value but never read" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519166980545 "|clock2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_time clock2.vhd(83) " "VHDL Process Statement warning at clock2.vhd(83): signal \"input_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519166980546 "|clock2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:scaled_clock " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:scaled_clock\"" {  } { { "clock2.vhd" "scaled_clock" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519166980576 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Curr scale_clock.vhd(34) " "VHDL Process Statement warning at scale_clock.vhd(34): signal \"Curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519166980577 "|clock2|scale_clock:scaled_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_RST9 counter_RST9:SEC1 " "Elaborating entity \"counter_RST9\" for hierarchy \"counter_RST9:SEC1\"" {  } { { "clock2.vhd" "SEC1" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519166980578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_RST5 counter_RST5:SEC10 " "Elaborating entity \"counter_RST5\" for hierarchy \"counter_RST5:SEC10\"" {  } { { "clock2.vhd" "SEC10" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519166980580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:sec1_Disp " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:sec1_Disp\"" {  } { { "clock2.vhd" "sec1_Disp" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519166980586 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[0\] counter_RST9:SEC1\|Count\[0\]~_emulated counter_RST9:SEC1\|Count\[0\]~1 " "Register \"counter_RST9:SEC1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[0\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:SEC1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[1\] counter_RST9:SEC1\|Count\[1\]~_emulated counter_RST9:SEC1\|Count\[1\]~5 " "Register \"counter_RST9:SEC1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[1\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:SEC1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[2\] counter_RST9:SEC1\|Count\[2\]~_emulated counter_RST9:SEC1\|Count\[2\]~9 " "Register \"counter_RST9:SEC1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[2\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:SEC1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[3\] counter_RST9:SEC1\|Count\[3\]~_emulated counter_RST9:SEC1\|Count\[3\]~13 " "Register \"counter_RST9:SEC1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[3\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:SEC1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[0\] counter_RST5:SEC10\|Count\[0\]~_emulated counter_RST5:SEC10\|Count\[0\]~1 " "Register \"counter_RST5:SEC10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[0\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:SEC10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[1\] counter_RST5:SEC10\|Count\[1\]~_emulated counter_RST5:SEC10\|Count\[1\]~5 " "Register \"counter_RST5:SEC10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[1\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:SEC10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[2\] counter_RST5:SEC10\|Count\[2\]~_emulated counter_RST5:SEC10\|Count\[2\]~9 " "Register \"counter_RST5:SEC10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[2\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:SEC10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[3\] counter_RST5:SEC10\|Count\[3\]~_emulated counter_RST5:SEC10\|Count\[3\]~13 " "Register \"counter_RST5:SEC10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[3\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:SEC10|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[0\] counter_RST9:MIN1\|Count\[0\]~_emulated counter_RST9:MIN1\|Count\[0\]~1 " "Register \"counter_RST9:MIN1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[0\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:MIN1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[1\] counter_RST9:MIN1\|Count\[1\]~_emulated counter_RST9:MIN1\|Count\[1\]~5 " "Register \"counter_RST9:MIN1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[1\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:MIN1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[2\] counter_RST9:MIN1\|Count\[2\]~_emulated counter_RST9:MIN1\|Count\[2\]~9 " "Register \"counter_RST9:MIN1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[2\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:MIN1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[3\] counter_RST9:MIN1\|Count\[3\]~_emulated counter_RST9:MIN1\|Count\[3\]~13 " "Register \"counter_RST9:MIN1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[3\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:MIN1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[0\] counter_RST5:MIN10\|Count\[0\]~_emulated counter_RST5:MIN10\|Count\[0\]~1 " "Register \"counter_RST5:MIN10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[0\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:MIN10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[1\] counter_RST5:MIN10\|Count\[1\]~_emulated counter_RST5:MIN10\|Count\[1\]~5 " "Register \"counter_RST5:MIN10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[1\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:MIN10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[2\] counter_RST5:MIN10\|Count\[2\]~_emulated counter_RST5:MIN10\|Count\[2\]~9 " "Register \"counter_RST5:MIN10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[2\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:MIN10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[3\] counter_RST5:MIN10\|Count\[3\]~_emulated counter_RST5:MIN10\|Count\[3\]~13 " "Register \"counter_RST5:MIN10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[3\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:MIN10|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[0\] counter_RST9:HR1\|Count\[0\]~_emulated counter_RST9:HR1\|Count\[0\]~1 " "Register \"counter_RST9:HR1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[0\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:HR1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[1\] counter_RST9:HR1\|Count\[1\]~_emulated counter_RST9:HR1\|Count\[1\]~5 " "Register \"counter_RST9:HR1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[1\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:HR1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[2\] counter_RST9:HR1\|Count\[2\]~_emulated counter_RST9:HR1\|Count\[2\]~9 " "Register \"counter_RST9:HR1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[2\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:HR1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[3\] counter_RST9:HR1\|Count\[3\]~_emulated counter_RST9:HR1\|Count\[3\]~13 " "Register \"counter_RST9:HR1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[3\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST9:HR1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[0\] counter_RST5:HR10\|Count\[0\]~_emulated counter_RST5:HR10\|Count\[0\]~1 " "Register \"counter_RST5:HR10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[0\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:HR10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[1\] counter_RST5:HR10\|Count\[1\]~_emulated counter_RST5:HR10\|Count\[1\]~5 " "Register \"counter_RST5:HR10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[1\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:HR10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[2\] counter_RST5:HR10\|Count\[2\]~_emulated counter_RST5:HR10\|Count\[2\]~9 " "Register \"counter_RST5:HR10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[2\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:HR10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[3\] counter_RST5:HR10\|Count\[3\]~_emulated counter_RST5:HR10\|Count\[3\]~13 " "Register \"counter_RST5:HR10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[3\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519166981222 "|clock2|counter_RST5:HR10|Count[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1519166981222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519166981359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519166981713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519166981713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166981785 "|clock2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519166981785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519166981786 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519166981786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519166981786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519166981786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519166981805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:49:41 2018 " "Processing ended: Tue Feb 20 14:49:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519166981805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519166981805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519166981805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519166981805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519166983117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519166983126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:49:42 2018 " "Processing started: Tue Feb 20 14:49:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519166983126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519166983126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519166983126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1519166983287 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1519166983288 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1519166983288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519166983449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519166983450 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519166983459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519166983508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519166983508 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519166983799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519166983823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519166984061 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1519166988837 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "inclock~inputCLKENA0 25 global CLKCTRL_G6 " "inclock~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1519166988953 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1519166988953 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519166988954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519166988958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519166988958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519166988959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519166988960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519166988960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519166988960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519166988960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1519166988961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519166988961 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519166989023 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1519166992006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519166992006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519166992007 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "process_0~1\|combout " "Node \"process_0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|datae " "Node \"HR10\|Count\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|combout " "Node \"HR10\|Count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|dataa " "Node \"process_0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|datae " "Node \"HR10\|Count\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|combout " "Node \"HR10\|Count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datac " "Node \"process_0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|datae " "Node \"HR10\|Count\[1\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|combout " "Node \"HR10\|Count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datab " "Node \"process_0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~21\|dataa " "Node \"HR10\|Count\[3\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~21\|combout " "Node \"HR10\|Count\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|datac " "Node \"HR10\|Count\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|datac " "Node \"HR10\|Count\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|datac " "Node \"HR10\|Count\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|datac " "Node \"HR10\|Count\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|combout " "Node \"HR10\|Count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datad " "Node \"process_0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|datae " "Node \"HR10\|Count\[3\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[1\]~6\|datae " "Node \"HR1\|Count\[1\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[1\]~6\|combout " "Node \"HR1\|Count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datab " "Node \"process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|combout " "Node \"process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datae " "Node \"process_0~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[0\]~2\|datae " "Node \"HR1\|Count\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[0\]~2\|combout " "Node \"HR1\|Count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|dataa " "Node \"process_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[2\]~10\|datae " "Node \"HR1\|Count\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[2\]~10\|combout " "Node \"HR1\|Count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datac " "Node \"process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[3\]~14\|datae " "Node \"HR1\|Count\[3\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[3\]~14\|combout " "Node \"HR1\|Count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datad " "Node \"process_0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519166992010 ""}  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } } { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1519166992010 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR10\|Count\[3\]~21\|datab  to: HR1\|Count\[3\]~14\|combout " "From: HR10\|Count\[3\]~21\|datab  to: HR1\|Count\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[0\]~2\|datac  to: HR1\|Count\[3\]~14\|combout " "From: HR1\|Count\[0\]~2\|datac  to: HR1\|Count\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[1\]~6\|datac  to: HR1\|Count\[3\]~14\|combout " "From: HR1\|Count\[1\]~6\|datac  to: HR1\|Count\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[2\]~10\|datac  to: HR1\|Count\[3\]~14\|combout " "From: HR1\|Count\[2\]~10\|datac  to: HR1\|Count\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[2\]~10\|combout " "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: process_0~0\|datae  to: HR10\|Count\[3\]~14\|combout " "From: process_0~0\|datae  to: HR10\|Count\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519166992019 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1519166992019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519166992021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1519166992023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519166992023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519166992029 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1519166992175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519166993046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519166994358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519166995681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519166995681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519166996954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519167000590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519167000590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519167004759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519167004759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519167004765 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.69 " "Total time spent on timing analysis during the Fitter is 2.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519167006244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519167006260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519167006743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519167006744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519167007209 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519167010801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/output_files/clock.fit.smsg " "Generated suppressed messages file C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/output_files/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519167011086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2183 " "Peak virtual memory: 2183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519167011758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:50:11 2018 " "Processing ended: Tue Feb 20 14:50:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519167011758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519167011758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519167011758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519167011758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519167012945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519167012956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:50:12 2018 " "Processing started: Tue Feb 20 14:50:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519167012956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519167012956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519167012956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1519167013781 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519167016634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519167016900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:50:16 2018 " "Processing ended: Tue Feb 20 14:50:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519167016900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519167016900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519167016900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519167016900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519167017568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519167018141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519167018149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:50:17 2018 " "Processing started: Tue Feb 20 14:50:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519167018149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167018149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167018149 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167018303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019286 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inclock inclock " "create_clock -period 1.000 -name inclock inclock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec sec " "create_clock -period 1.000 -name sec sec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_RST9:HR1\|Carry counter_RST9:HR1\|Carry " "create_clock -period 1.000 -name counter_RST9:HR1\|Carry counter_RST9:HR1\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_RST5:MIN10\|Carry counter_RST5:MIN10\|Carry " "create_clock -period 1.000 -name counter_RST5:MIN10\|Carry counter_RST5:MIN10\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_RST9:MIN1\|Carry counter_RST9:MIN1\|Carry " "create_clock -period 1.000 -name counter_RST9:MIN1\|Carry counter_RST9:MIN1\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_RST5:SEC10\|Carry counter_RST5:SEC10\|Carry " "create_clock -period 1.000 -name counter_RST5:SEC10\|Carry counter_RST5:SEC10\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_RST9:SEC1\|Carry counter_RST9:SEC1\|Carry " "create_clock -period 1.000 -name counter_RST9:SEC1\|Carry counter_RST9:SEC1\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scale_clock:scaled_clock\|Curr scale_clock:scaled_clock\|Curr " "create_clock -period 1.000 -name scale_clock:scaled_clock\|Curr scale_clock:scaled_clock\|Curr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min min " "create_clock -period 1.000 -name min min" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hr hr " "create_clock -period 1.000 -name hr hr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519167019719 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019719 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "process_0~1\|combout " "Node \"process_0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|dataa " "Node \"HR10\|Count\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|combout " "Node \"HR10\|Count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|dataf " "Node \"process_0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|datac " "Node \"HR10\|Count\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|combout " "Node \"HR10\|Count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datad " "Node \"process_0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|datab " "Node \"HR10\|Count\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|combout " "Node \"HR10\|Count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|dataa " "Node \"process_0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|datab " "Node \"HR10\|Count\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|combout " "Node \"HR10\|Count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datac " "Node \"process_0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~21\|datac " "Node \"HR10\|Count\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~21\|combout " "Node \"HR10\|Count\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[1\]~6\|datad " "Node \"HR10\|Count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[3\]~14\|datab " "Node \"HR10\|Count\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[2\]~10\|dataa " "Node \"HR10\|Count\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR10\|Count\[0\]~2\|dataa " "Node \"HR10\|Count\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[3\]~14\|dataa " "Node \"HR1\|Count\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[3\]~14\|combout " "Node \"HR1\|Count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datac " "Node \"process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|combout " "Node \"process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datab " "Node \"process_0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[2\]~10\|dataa " "Node \"HR1\|Count\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[2\]~10\|combout " "Node \"HR1\|Count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datab " "Node \"process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[1\]~6\|datac " "Node \"HR1\|Count\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[1\]~6\|combout " "Node \"HR1\|Count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datad " "Node \"process_0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[0\]~2\|datad " "Node \"HR1\|Count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "HR1\|Count\[0\]~2\|combout " "Node \"HR1\|Count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|dataa " "Node \"process_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167019722 ""}  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } } { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019722 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout " "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout " "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout " "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167019734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019740 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167019741 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167019762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519167019816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.675 " "Worst-case setup slack is -12.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.675             -49.621 counter_RST9:HR1\|Carry  " "  -12.675             -49.621 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.674             -61.095 counter_RST5:SEC10\|Carry  " "  -12.674             -61.095 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.245             -60.762 scale_clock:scaled_clock\|Curr  " "  -12.245             -60.762 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.876             -58.196 counter_RST9:MIN1\|Carry  " "  -11.876             -58.196 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.608             -57.177 counter_RST5:MIN10\|Carry  " "  -11.608             -57.177 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.673             -53.043 counter_RST9:SEC1\|Carry  " "  -10.673             -53.043 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287            -101.078 inclock  " "   -5.287            -101.078 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 inclock  " "    0.451               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 scale_clock:scaled_clock\|Curr  " "    0.983               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 counter_RST5:SEC10\|Carry  " "    1.014               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 counter_RST9:SEC1\|Carry  " "    1.026               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 counter_RST9:MIN1\|Carry  " "    1.069               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 counter_RST9:HR1\|Carry  " "    1.249               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.552               0.000 counter_RST5:MIN10\|Carry  " "    1.552               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -16.768 " "Worst-case recovery slack is -16.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.768            -238.060 counter_RST9:HR1\|Carry  " "  -16.768            -238.060 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.404            -109.980 min  " "  -15.404            -109.980 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.130            -109.074 sec  " "  -15.130            -109.074 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.398            -213.171 hr  " "  -14.398            -213.171 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.667             -56.831 scale_clock:scaled_clock\|Curr  " "  -11.667             -56.831 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.525             -56.341 counter_RST5:SEC10\|Carry  " "  -11.525             -56.341 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.957             -54.133 counter_RST9:MIN1\|Carry  " "  -10.957             -54.133 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.353             -51.448 counter_RST9:SEC1\|Carry  " "  -10.353             -51.448 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.206             -51.015 counter_RST5:MIN10\|Carry  " "  -10.206             -51.015 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.894 " "Worst-case removal slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -3.382 hr  " "   -0.894              -3.382 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 min  " "    1.319               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 counter_RST9:SEC1\|Carry  " "    1.373               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 counter_RST5:MIN10\|Carry  " "    1.424               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 counter_RST5:SEC10\|Carry  " "    1.452               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 scale_clock:scaled_clock\|Curr  " "    1.468               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 sec  " "    1.598               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 counter_RST9:MIN1\|Carry  " "    1.604               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.082               0.000 counter_RST9:HR1\|Carry  " "    2.082               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.907 " "Worst-case minimum pulse width slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907            -105.440 hr  " "   -3.907            -105.440 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.890 inclock  " "   -0.538             -23.890 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.109 counter_RST5:MIN10\|Carry  " "   -0.538              -4.109 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.960 counter_RST5:SEC10\|Carry  " "   -0.538              -3.960 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.885 scale_clock:scaled_clock\|Curr  " "   -0.538              -3.885 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.863 counter_RST9:SEC1\|Carry  " "   -0.538              -3.863 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.845 counter_RST9:MIN1\|Carry  " "   -0.538              -3.845 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.072 counter_RST9:HR1\|Carry  " "   -0.538              -3.072 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 sec  " "    0.109               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 min  " "    0.199               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167019855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019855 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167019875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167019915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021057 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout " "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout " "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout " "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167021233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519167021259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.700 " "Worst-case setup slack is -12.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.700             -49.745 counter_RST9:HR1\|Carry  " "  -12.700             -49.745 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.662             -61.077 counter_RST5:SEC10\|Carry  " "  -12.662             -61.077 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.301             -60.858 scale_clock:scaled_clock\|Curr  " "  -12.301             -60.858 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.919             -58.273 counter_RST9:MIN1\|Carry  " "  -11.919             -58.273 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.762             -57.618 counter_RST5:MIN10\|Carry  " "  -11.762             -57.618 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.816             -53.614 counter_RST9:SEC1\|Carry  " "  -10.816             -53.614 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.397            -101.855 inclock  " "   -5.397            -101.855 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 inclock  " "    0.454               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 counter_RST5:SEC10\|Carry  " "    0.952               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 counter_RST9:SEC1\|Carry  " "    0.969               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 scale_clock:scaled_clock\|Curr  " "    0.992               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 counter_RST9:MIN1\|Carry  " "    1.054               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 counter_RST9:HR1\|Carry  " "    1.135               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.497               0.000 counter_RST5:MIN10\|Carry  " "    1.497               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -16.424 " "Worst-case recovery slack is -16.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.424            -234.504 counter_RST9:HR1\|Carry  " "  -16.424            -234.504 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.153            -108.111 min  " "  -15.153            -108.111 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.849            -107.520 sec  " "  -14.849            -107.520 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.163            -209.814 hr  " "  -14.163            -209.814 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.563             -56.453 scale_clock:scaled_clock\|Curr  " "  -11.563             -56.453 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.439             -55.951 counter_RST5:SEC10\|Carry  " "  -11.439             -55.951 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.821             -53.534 counter_RST9:MIN1\|Carry  " "  -10.821             -53.534 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.360             -51.520 counter_RST9:SEC1\|Carry  " "  -10.360             -51.520 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.182             -50.892 counter_RST5:MIN10\|Carry  " "  -10.182             -50.892 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.234 " "Worst-case removal slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -5.608 hr  " "   -1.234              -5.608 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 min  " "    1.025               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 sec  " "    1.306               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 counter_RST5:MIN10\|Carry  " "    1.344               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.415               0.000 counter_RST5:SEC10\|Carry  " "    1.415               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437               0.000 counter_RST9:SEC1\|Carry  " "    1.437               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 scale_clock:scaled_clock\|Curr  " "    1.510               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 counter_RST9:MIN1\|Carry  " "    1.555               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.041               0.000 counter_RST9:HR1\|Carry  " "    2.041               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.923 " "Worst-case minimum pulse width slack is -3.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923            -109.402 hr  " "   -3.923            -109.402 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -24.644 inclock  " "   -0.538             -24.644 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.066 counter_RST5:MIN10\|Carry  " "   -0.538              -4.066 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.923 counter_RST5:SEC10\|Carry  " "   -0.538              -3.923 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.849 counter_RST9:MIN1\|Carry  " "   -0.538              -3.849 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.847 counter_RST9:SEC1\|Carry  " "   -0.538              -3.847 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.847 scale_clock:scaled_clock\|Curr  " "   -0.538              -3.847 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.076 counter_RST9:HR1\|Carry  " "   -0.538              -3.076 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 sec  " "    0.147               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 min  " "    0.188               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167021296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021296 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167021314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167021531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022402 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout " "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout " "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout " "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022526 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519167022540 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.902 " "Worst-case setup slack is -5.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.902             -28.483 counter_RST5:SEC10\|Carry  " "   -5.902             -28.483 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.730             -28.543 scale_clock:scaled_clock\|Curr  " "   -5.730             -28.543 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.728             -22.540 counter_RST9:HR1\|Carry  " "   -5.728             -22.540 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.334             -26.222 counter_RST5:MIN10\|Carry  " "   -5.334             -26.222 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.307             -26.159 counter_RST9:MIN1\|Carry  " "   -5.307             -26.159 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.755             -23.729 counter_RST9:SEC1\|Carry  " "   -4.755             -23.729 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831             -38.335 inclock  " "   -2.831             -38.335 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 inclock  " "    0.207               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 counter_RST9:SEC1\|Carry  " "    0.307               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 scale_clock:scaled_clock\|Curr  " "    0.406               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 counter_RST5:SEC10\|Carry  " "    0.408               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 counter_RST9:MIN1\|Carry  " "    0.418               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 counter_RST9:HR1\|Carry  " "    0.558               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 counter_RST5:MIN10\|Carry  " "    0.614               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.802 " "Worst-case recovery slack is -8.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.802            -121.366 counter_RST9:HR1\|Carry  " "   -8.802            -121.366 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.057             -55.592 min  " "   -8.057             -55.592 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.952             -55.862 sec  " "   -7.952             -55.862 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.448            -109.492 hr  " "   -7.448            -109.492 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.539             -26.671 scale_clock:scaled_clock\|Curr  " "   -5.539             -26.671 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.394             -26.258 counter_RST5:SEC10\|Carry  " "   -5.394             -26.258 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.920             -24.366 counter_RST9:MIN1\|Carry  " "   -4.920             -24.366 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632             -22.910 counter_RST9:SEC1\|Carry  " "   -4.632             -22.910 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614             -23.064 counter_RST5:MIN10\|Carry  " "   -4.614             -23.064 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.067 " "Worst-case removal slack is -0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.160 hr  " "   -0.067              -0.160 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 counter_RST9:SEC1\|Carry  " "    0.367               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 counter_RST5:MIN10\|Carry  " "    0.393               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 scale_clock:scaled_clock\|Curr  " "    0.404               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 counter_RST5:SEC10\|Carry  " "    0.457               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 counter_RST9:MIN1\|Carry  " "    0.529               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 min  " "    0.710               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 sec  " "    0.951               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 counter_RST9:HR1\|Carry  " "    0.980               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.039 " "Worst-case minimum pulse width slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039             -40.001 hr  " "   -2.039             -40.001 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -3.044 inclock  " "   -0.293              -3.044 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -1.664 min  " "   -0.143              -1.664 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -1.318 sec  " "   -0.117              -1.318 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 counter_RST5:MIN10\|Carry  " "    0.041               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 counter_RST5:SEC10\|Carry  " "    0.113               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 counter_RST9:SEC1\|Carry  " "    0.138               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 counter_RST9:MIN1\|Carry  " "    0.145               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 counter_RST9:HR1\|Carry  " "    0.147               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 scale_clock:scaled_clock\|Curr  " "    0.150               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022590 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519167022612 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout " "From: HR10\|Count\[3\]~21\|dataf  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout " "From: HR1\|Count\[0\]~2\|datae  to: HR1\|Count\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[1\]~6\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[2\]~10\|datae  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout " "From: HR1\|Count\[3\]~14\|datac  to: HR1\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout " "From: process_0~0\|dataf  to: HR10\|Count\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519167022820 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519167022831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.418 " "Worst-case setup slack is -5.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.418             -26.152 counter_RST5:SEC10\|Carry  " "   -5.418             -26.152 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273             -20.724 counter_RST9:HR1\|Carry  " "   -5.273             -20.724 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.251             -26.126 scale_clock:scaled_clock\|Curr  " "   -5.251             -26.126 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.897             -24.040 counter_RST9:MIN1\|Carry  " "   -4.897             -24.040 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.884             -24.013 counter_RST5:MIN10\|Carry  " "   -4.884             -24.013 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.401             -21.927 counter_RST9:SEC1\|Carry  " "   -4.401             -21.927 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.539             -33.181 inclock  " "   -2.539             -33.181 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 inclock  " "    0.195               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 counter_RST9:SEC1\|Carry  " "    0.275               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 counter_RST5:SEC10\|Carry  " "    0.355               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 scale_clock:scaled_clock\|Curr  " "    0.371               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 counter_RST9:MIN1\|Carry  " "    0.374               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 counter_RST9:HR1\|Carry  " "    0.488               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 counter_RST5:MIN10\|Carry  " "    0.616               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.865 " "Worst-case recovery slack is -7.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.865            -108.852 counter_RST9:HR1\|Carry  " "   -7.865            -108.852 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.113             -49.134 min  " "   -7.113             -49.134 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.023             -49.380 sec  " "   -7.023             -49.380 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.569             -96.341 hr  " "   -6.569             -96.341 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.044             -24.328 scale_clock:scaled_clock\|Curr  " "   -5.044             -24.328 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.931             -24.006 counter_RST5:SEC10\|Carry  " "   -4.931             -24.006 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495             -22.266 counter_RST9:MIN1\|Carry  " "   -4.495             -22.266 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263             -21.098 counter_RST9:SEC1\|Carry  " "   -4.263             -21.098 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229             -21.139 counter_RST5:MIN10\|Carry  " "   -4.229             -21.139 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.246 " "Worst-case removal slack is -0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -0.884 hr  " "   -0.246              -0.884 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 counter_RST5:MIN10\|Carry  " "    0.314               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 counter_RST9:SEC1\|Carry  " "    0.332               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 scale_clock:scaled_clock\|Curr  " "    0.361               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 counter_RST5:SEC10\|Carry  " "    0.392               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 counter_RST9:MIN1\|Carry  " "    0.456               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 min  " "    0.467               0.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 sec  " "    0.677               0.000 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 counter_RST9:HR1\|Carry  " "    0.897               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.858 " "Worst-case minimum pulse width slack is -1.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858             -35.677 hr  " "   -1.858             -35.677 hr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -3.091 inclock  " "   -0.289              -3.091 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -1.286 sec  " "   -0.116              -1.286 sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -1.105 min  " "   -0.110              -1.105 min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 counter_RST5:MIN10\|Carry  " "    0.063               0.000 counter_RST5:MIN10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 counter_RST5:SEC10\|Carry  " "    0.122               0.000 counter_RST5:SEC10\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 counter_RST9:SEC1\|Carry  " "    0.143               0.000 counter_RST9:SEC1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 counter_RST9:HR1\|Carry  " "    0.148               0.000 counter_RST9:HR1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 counter_RST9:MIN1\|Carry  " "    0.149               0.000 counter_RST9:MIN1\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 scale_clock:scaled_clock\|Curr  " "    0.153               0.000 scale_clock:scaled_clock\|Curr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519167022889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167022889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167024886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167024890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519167024988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:50:24 2018 " "Processing ended: Tue Feb 20 14:50:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519167024988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519167024988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519167024988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167024988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519167026150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519167026160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:50:26 2018 " "Processing started: Tue Feb 20 14:50:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519167026160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519167026160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519167026160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1519167027263 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1519167027299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock.vho C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/simulation/modelsim/ simulation " "Generated file clock.vho in folder \"C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519167027467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519167027543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:50:27 2018 " "Processing ended: Tue Feb 20 14:50:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519167027543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519167027543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519167027543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519167027543 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519167028273 ""}
