                         Lattice Mapping Report File
Design:  vga_controller
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Fri Dec  6 01:36:49 2024

Design Information
------------------

Command line:   map -i fruitSalad_impl_1_syn.udb -pdc
     Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/pin_layout.pdc -o
     fruitSalad_impl_1_map.udb -mp fruitSalad_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 149 out of  5280 (3%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           607 out of  5280 (11%)
      Number of logic LUT4s:             392
      Number of inserted feedthru LUT4s:  41
      Number of replicated LUT4s:         10
      Number of ripple logic:             82 (164 LUT4s)
   Number of IO sites used:   23 out of 39 (59%)
      Number of IO sites used for general PIO: 23
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 23 out of 36 (64%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 23 out of 39 (59%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             16 out of 30 (53%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net clk: 124 loads, 124 rising, 0 falling (Driver: Pin
     firstblock.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net external_osc_c: 1 loads, 1 rising, 0 falling (Driver: Port
     external_osc)
      Net nesblock.clk: 9 loads, 9 rising, 0 falling (Driver: Pin
     nesblock.instanceosc/CLKHF)
      Net CTRLclk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     nesblock.CTRLclk_c_I_0/Z)
   Number of Clock Enables:  9
      Net thirdblock.watermelon_tl_col_1__0__N_316: 20 loads, 20 SLICEs
      Net thirdblock.game_state_1__N_71: 1 loads, 1 SLICEs
      Net thirdblock.watermelon_tl_col_2__0__N_336: 20 loads, 20 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net RGB_pad[3].vcc: 49 loads, 0 SLICEs
      Net thirdblock.counter_0__N_697: 9 loads, 9 SLICEs
      Net thirdblock.active_fruit_tl_col_0__N_131: 9 loads, 9 SLICEs
      Net thirdblock.swap_watermelon_0__N_83: 4 loads, 4 SLICEs
      Net thirdblock.game_state_0__N_74: 2 loads, 2 SLICEs
      Net secondblock.col_0__N_50: 6 loads, 6 SLICEs
   Number of LSRs:  24
      Net thirdblock.active_fruit_tl_row_0__N_108: 1 loads, 1 SLICEs
      Net thirdblock.game_state_1__N_72: 1 loads, 1 SLICEs
      Net thirdblock.watermelon_tl_col_2__0__N_337: 20 loads, 20 SLICEs
      Net thirdblock.active_fruit_type_0__N_137: 1 loads, 1 SLICEs
      Net thirdblock.watermelon_tl_col_1__0__N_317: 14 loads, 14 SLICEs
      Net thirdblock.active_fruit_type_2__N_133: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_type_1__N_135: 1 loads, 1 SLICEs
      Net thirdblock.counter_1__N_695: 8 loads, 8 SLICEs
      Net thirdblock.active_fruit_tl_row_9__N_90: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_8__N_92: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_7__N_94: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_6__N_96: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_5__N_98: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_4__N_100: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_3__N_102: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_2__N_104: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_row_1__N_106: 1 loads, 1 SLICEs
      Net thirdblock.game_state_0__N_75: 1 loads, 1 SLICEs
      Net thirdblock.counter_0__N_698: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_tl_col_4__N_123: 2 loads, 2 SLICEs
      Net thirdblock.game_state_2__N_69: 1 loads, 1 SLICEs
      Net startscreenRGB_0__N_88: 1 loads, 1 SLICEs
      Net secondblock.col_0__N_50: 6 loads, 6 SLICEs
      Net secondblock.row_0__N_30: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net RGB_pad[3].vcc: 61 loads
      Net thirdblock.game_state[0]: 50 loads
      Net thirdblock.game_state[1]: 40 loads
      Net thirdblock.game_state[2]: 37 loads
      Net thirdblock.watermelon_tl_col_1__0__N_316: 20 loads
      Net thirdblock.watermelon_tl_col_2__0__N_336: 20 loads
      Net thirdblock.watermelon_tl_col_2__0__N_337: 20 loads
      Net nesblock.output_0__N_58: 16 loads
      Net active_fruit_type[0]: 15 loads
      Net thirdblock.n2879: 14 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.





                                    Page 2





IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| external_osc        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[2]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[3]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[4]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[5]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[6]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[7]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| NESclk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CTRLclk             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext_osc_test        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.


                                    Page 3





PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            firstblock/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      external_osc_c
  Output Clock(CoreA):                 PIN      ext_osc_test_c
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       firstblock.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       firstblock.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            nesblock/instanceosc
  Power UP:                            NODE     RGB_pad[3].vcc
  Enable Signal:                       NODE     RGB_pad[3].vcc
  OSC Output:                          NODE     nesblock.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: thirdblock/gen_watermelon_roms[2].fruit_rom_instance/watermelon_r
     om_col_2__0__I_0
         Type: EBR
Instance Name: thirdblock/gen_watermelon_roms[2].fruit_rom_instance/watermelon_r
     om_col_2__0__I_0_2
         Type: EBR
Instance Name: thirdblock/gen_watermelon_roms[1].fruit_rom_instance/watermelon_r
     om_col_1__0__I_0
         Type: EBR
Instance Name: thirdblock/gen_watermelon_roms[1].fruit_rom_instance/watermelon_r
     om_col_1__0__I_0_2

                                    Page 4





ASIC Components (cont)
----------------------
         Type: EBR
Instance Name: thirdblock/gen_cherry_roms[2].fruit_rom_instance/blueberry_rom_ro
     w_1__0__I_0
         Type: EBR
Instance Name: thirdblock/gen_cherry_roms[2].fruit_rom_instance/blueberry_rom_ro
     w_1__0__I_0_8
         Type: EBR
Instance Name: thirdblock/gen_cherry_roms[1].fruit_rom_instance/blueberry_rom_ro
     w_1__0__I_0_7
         Type: EBR
Instance Name: thirdblock/gen_cherry_roms[1].fruit_rom_instance/blueberry_rom_ro
     w_1__0__I_0_6
         Type: EBR
Instance Name: thirdblock/gen_blueberry_roms[2].fruit_rom_instance/blueberry_rom
     _row_1__0__I_0_5
         Type: EBR
Instance Name: thirdblock/gen_blueberry_roms[2].fruit_rom_instance/blueberry_rom
     _row_1__0__I_0_4
         Type: EBR
Instance Name: thirdblock/gen_blueberry_roms[1].fruit_rom_instance/blueberry_rom
     _row_1__0__I_0_2
         Type: EBR
Instance Name: thirdblock/gen_blueberry_roms[1].fruit_rom_instance/blueberry_rom
     _row_1__0__I_0_3
         Type: EBR
Instance Name: thirdblock/active_fruit/watermelon/active_fruit_rom_col_0__I_0
         Type: EBR
Instance Name: thirdblock/active_fruit/watermelon/active_fruit_rom_col_0__I_0_2
         Type: EBR
Instance Name: thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0
         Type: EBR
Instance Name: thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0_2
         Type: EBR
Instance Name: firstblock/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: nesblock/instanceshift/data_c_I_0
         Type: IOLOGIC
Instance Name: nesblock/instanceosc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 24
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB






                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
