*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    +v2k
    -sverilog
    -top
    RISCV_SOC
    -f ../scripts/FileList.f
        ../src/TOP_RISCV.v
        ../src/defines.v
        ../src/CHECK.v
        ../src/CLINT.v
        ../src/CSR_REGS.v
        ../src/CTRL.v
        ../src/DFF_SET.v
        ../src/Divider.v
        ../src/EX.v
        ../src/EX_MEM.v
        ../src/ID.v
        ../src/ID_EX.v
        ../src/IF.v
        ../src/IF_ID.v
        ../src/MEM.v
        ../src/MEM_WB.v
        ../src/Multiplier.v
        ../src/PC.v
        ../src/REGS.v
        ../src/WB.v
        ../src/AXI4_Lite.v
        ../src/DCache.v
        ../src/ICache.v
        ../src/ROM.v
        ../src/RAM.v
        ../src/RISCV_SOC.v

Highest level modules:
RISCV_SOC

Total	0 error(s),   0 warning(s)
