#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 27 22:06:09 2024
# Process ID: 52228
# Current directory: D:/mt_hard/mt_hard.runs/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0_synth_1
# Command line: vivado.exe -log mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.tcl
# Log file: D:/mt_hard/mt_hard.runs/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0_synth_1/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.vds
# Journal file: D:/mt_hard/mt_hard.runs/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.tcl -notrace
Command: synth_design -top mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 361.648 ; gain = 151.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_Circuito_para_pruebas_v1_0_0_0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0/synth/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Circuito_para_pruebas_v1_0' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0.vhd:5' bound to instance 'U0' of component 'Circuito_para_pruebas_v1_0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0/synth/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Circuito_para_pruebas_v1_0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Circuito_para_pruebas_v1_0_S00_AXI' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0_S00_AXI.vhd:5' bound to instance 'Circuito_para_pruebas_v1_0_S00_AXI_inst' of component 'Circuito_para_pruebas_v1_0_S00_AXI' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Circuito_para_pruebas_v1_0_S00_AXI' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0_S00_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Circuito_para_pruebas_v1_0_S00_AXI' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-3491] module 'Circuito_para_pruebas' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:8' bound to instance 'Logica_usuario' of component 'Circuito_para_pruebas' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Circuito_para_pruebas' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:24]
INFO: [Synth 8-3491] module 'Sincroniza_RST' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincroniza_RST.vhd:7' bound to instance 'Sincronizador_reset_reloj_bus' of component 'Sincroniza_RST' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Sincroniza_RST' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincroniza_RST.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sincroniza_RST' (2#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincroniza_RST.vhd:18]
INFO: [Synth 8-3491] module 'DFP' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/DFP.vhd:7' bound to instance 'Detector_frente_positivo' of component 'DFP' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:112]
INFO: [Synth 8-638] synthesizing module 'DFP' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/DFP.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DFP' (3#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/DFP.vhd:15]
INFO: [Synth 8-3491] module 'Contador_32bits' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_32bits.vhd:12' bound to instance 'Contador_tiempo' of component 'Contador_32bits' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:131]
INFO: [Synth 8-638] synthesizing module 'Contador_32bits' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_32bits.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Contador_32bits' (4#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_32bits.vhd:25]
INFO: [Synth 8-3491] module 'Sincroniza_RST' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincroniza_RST.vhd:7' bound to instance 'Sincronizador_reset_circuito_test' of component 'Sincroniza_RST' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:147]
INFO: [Synth 8-3491] module 'Sincronizador' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincronizador.vhd:8' bound to instance 'Sincronizador_senial_en_contador_tiempo' of component 'Sincronizador' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Sincronizador' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincronizador.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Sincronizador' (5#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincronizador.vhd:17]
INFO: [Synth 8-3491] module 'DFP' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/DFP.vhd:7' bound to instance 'Detector_frente_positivo_circuito_test' of component 'DFP' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:167]
INFO: [Synth 8-3491] module 'Circuito_test' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_test.vhd:4' bound to instance 'Circuito_test_metaestabilidad' of component 'Circuito_test' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Circuito_test' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_test.vhd:12]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 65536 - type: integer 
INFO: [Synth 8-3491] module 'Contador_NBits' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_NBits.vhd:11' bound to instance 'Contador_de_eventos' of component 'Contador_NBits' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_test.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Contador_NBits' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_NBits.vhd:25]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Contador_NBits' (6#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Contador_NBits.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Circuito_test' (7#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_test.vhd:12]
INFO: [Synth 8-3491] module 'Sincroniza_RST' declared at 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Sincroniza_RST.vhd:7' bound to instance 'Sincronizador_reset_generador_dato' of component 'Sincroniza_RST' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'Circuito_para_pruebas' (8#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Circuito_para_pruebas_v1_0' (9#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_Circuito_para_pruebas_v1_0_0_0' (10#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0/synth/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.vhd:85]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Circuito_para_pruebas_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 399.102 ; gain = 189.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 399.102 ; gain = 189.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 711.762 ; gain = 0.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Pulso" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'desbordamiento_signal_reg' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:190]
WARNING: [Synth 8-327] inferring latch for variable 'en_contador_tiempo_reg' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ipshared/c4a0/Circuito_para_pruebas_1.0/hdl/Circuito_para_pruebas.vhd:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Circuito_para_pruebas_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Sincroniza_RST 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DFP 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Contador_32bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Sincronizador 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Contador_NBits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Circuito_test 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module Circuito_para_pruebas 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mt_hard_bd_Circuito_para_pruebas_v1_0_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    49|
|3     |LUT2   |     4|
|4     |LUT3   |    10|
|5     |LUT4   |    41|
|6     |LUT5   |    27|
|7     |LUT6   |    49|
|8     |FDCE   |    59|
|9     |FDPE   |     6|
|10    |FDRE   |   103|
|11    |FDSE   |     2|
|12    |LDP    |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------+-----------------------------------+------+
|      |Instance                                      |Module                             |Cells |
+------+----------------------------------------------+-----------------------------------+------+
|1     |top                                           |                                   |   364|
|2     |  U0                                          |Circuito_para_pruebas_v1_0         |   364|
|3     |    Circuito_para_pruebas_v1_0_S00_AXI_inst   |Circuito_para_pruebas_v1_0_S00_AXI |   157|
|4     |    Logica_usuario                            |Circuito_para_pruebas              |   207|
|5     |      Circuito_test_metaestabilidad           |Circuito_test                      |    61|
|6     |        Contador_de_eventos                   |Contador_NBits                     |    55|
|7     |      Contador_tiempo                         |Contador_32bits                    |   117|
|8     |      Detector_frente_positivo                |DFP                                |     8|
|9     |      Detector_frente_positivo_circuito_test  |DFP_0                              |     8|
|10    |      Sincronizador_reset_circuito_test       |Sincroniza_RST                     |     2|
|11    |      Sincronizador_reset_generador_dato      |Sincroniza_RST_1                   |     2|
|12    |      Sincronizador_reset_reloj_bus           |Sincroniza_RST_2                   |     2|
|13    |      Sincronizador_senial_en_contador_tiempo |Sincronizador                      |     3|
+------+----------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 711.762 ; gain = 113.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 711.762 ; gain = 502.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 711.762 ; gain = 426.316
INFO: [Common 17-1381] The checkpoint 'D:/mt_hard/mt_hard.runs/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0_synth_1/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.xci
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/mt_hard/mt_hard.runs/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0_synth_1/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 711.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 22:07:32 2024...
