PPA Report for programmable_timeout_reset.v (Module: programmable_timeout_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 80
FF Count: 34
IO Count: 37
Cell Count: 274

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 660.50 MHz
Reg-to-Reg Critical Path Delay: 1.284 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
