// Seed: 3632507431
module module_0 (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output logic id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    id_15,
    output tri1 id_13
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  assign modCall_1.id_0 = 0;
  always_ff id_9 <= 1'b0;
endmodule
