---
layout:     post
title:      nv_full FPGA Mapping Workflow
subtitle:   LTM
date:       2018-09-28
author:     Max
header-img: img/post-gray-background.jpg
catalog: true
tags:
    - NVDLA
    - nv_full
    - FPGA
    - Vivado
---


<div align="center">
    
<img src="https://github.com/VVViy/VVViy.github.io/blob/master/img/blog%234-%231.jpg?raw=true" />

Fig. Utilization of synthesized design
    
</div>
