library ieee;

use ieee.std_logic_1164.all;
use work.all;

entity register_bank is
	port (
		
	);