{
    "bit_outputs": [
        [
            "41",
            "39"
        ]
    ],
    "enable_input_regs": false,
    "enable_output_regs": false,
    "input_width": 16,
    "modules": [
        {
            "id": "2",
            "type": "const"
        },
        {
            "id": "3",
            "in0": [
                "16"
            ],
            "in1": [
                "2",
                "17"
            ],
            "type": "mul"
        },
        {
            "id": "4",
            "in0": [
                "3",
                "16"
            ],
            "in1": [
                "17"
            ],
            "type": "add"
        },
        {
            "id": "38",
            "in0": [
                "17"
            ],
            "in1": [
                "16"
            ],
            "type": "shr"
        },
        {
            "id": "39",
            "in0": [
                "17"
            ],
            "in1": [
                "16"
            ],
            "type": "gte"
        },
        {
            "id": "41",
            "type": "bitconst"
        }
    ],
    "output_width": 16,
    "outputs": [
        [
            "38",
            "4",
            "2",
            "3"
        ]
    ]
}