cocci_test_suite() {
	struct mlx4_congestion_control_mb_prio_802_1_qau_statistics {
		__be64 rppp_rp_centiseconds;
		__be32 reserved1;
		__be32 ignored_cnm;
		__be32 rppp_created_rps;
		__be32 estimated_total_rate;
		__be32 max_active_rate_limiter_index;
		__be32 dropped_cnms_busy_fw;
		__be32 reserved2;
		__be32 cnms_handled_successfully;
		__be32 min_total_limiters_rate;
		__be32 max_total_limiters_rate;
		__be32 reserved3[4];
	} cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 73 */;
	const struct dcbnl_rtnl_ops cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 710 */;
	struct mlx4_congestion_control_mb_prio_802_1_qau_statistics *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 671 */;
	struct ieee_qcn_stats *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 668 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 548 */;
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 547 */;
	struct mlx4_cmd_mailbox *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 546 */;
	struct mlx4_congestion_control_mb_prio_802_1_qau_params *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 545 */;
	struct ieee_qcn *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 542 */;
	u16 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 517 */[IEEE_8021QAZ_MAX_TCS];
	struct ieee_maxrate *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 501 */;
	struct mlx4_congestion_control_mb_prio_802_1_qau_params {
		__be32 modify_enable_high;
		__be32 modify_enable_low;
		__be32 reserved1;
		__be32 extended_enable;
		__be32 rppp_max_rps;
		__be32 rpg_time_reset;
		__be32 rpg_byte_reset;
		__be32 rpg_threshold;
		__be32 rpg_max_rate;
		__be32 rpg_ai_rate;
		__be32 rpg_hai_rate;
		__be32 rpg_gd;
		__be32 rpg_min_dec_fac;
		__be32 rpg_min_rate;
		__be32 max_time_rise;
		__be32 max_byte_rise;
		__be32 max_qdelta;
		__be32 min_qoffset;
		__be32 gd_coefficient;
		__be32 reserved2[5];
		__be32 cp_sample_base;
		__be32 reserved3[39];
	} cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 48 */;
	struct ieee_pfc cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 461 */;
	struct ieee_ets cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 460 */;
	struct mlx4_en_port_profile *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 415 */;
	struct ieee_pfc *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 401 */;
	enum{MLX4_CEE_STATE_DOWN=0, MLX4_CEE_STATE_UP=1,} cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 40 */;
	__u8 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 348 */[IEEE_8021QAZ_MAX_TCS];
	struct mlx4_en_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 345 */;
	u16 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 343 */;
	struct ieee_ets *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 343 */;
	struct mlx4_en_priv *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 342 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 342 */;
	struct dcb_app cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 260 */;
	u16 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 257 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 219 */;
	u8 *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 125 */;
	struct net_device *cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 124 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx4/en_dcb_nl.c 124 */;
}
