-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Thu Aug  2 09:47:01 2018
-- Host        : apple running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.vhdl
-- Design      : pwm_mixer_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_isr_reg[0]\ : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    \rdata_reg[0]_i_3\ : in STD_LOGIC;
    int_ap_done_reg : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[1]_i_3\ : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \rdata_reg[2]_i_3\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \rdata_reg[3]_i_3\ : in STD_LOGIC;
    int_auto_restart_reg : in STD_LOGIC;
    \rdata_reg[7]_i_4\ : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \waddr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_regs_in_V_write_reg : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_5_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_35\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_36\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_51\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_52\ : STD_LOGIC;
  signal int_regs_in_V_address1 : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 1;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 6) => B"1111111111",
      ADDRARDADDR(5) => \gen_write[1].mem_reg_i_1_n_0\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 6) => B"1111111111",
      ADDRBWRADDR(5) => int_regs_in_V_address1,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 18) => DOADO(27 downto 14),
      DOADO(17) => \gen_write[1].mem_reg_n_35\,
      DOADO(16) => \gen_write[1].mem_reg_n_36\,
      DOADO(15 downto 2) => DOADO(13 downto 0),
      DOADO(1) => \gen_write[1].mem_reg_n_51\,
      DOADO(0) => \gen_write[1].mem_reg_n_52\,
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_3_n_0\,
      WEBWE(2) => \gen_write[1].mem_reg_i_4_n_0\,
      WEBWE(1) => \gen_write[1].mem_reg_i_5_n_0\,
      WEBWE(0) => \gen_write[1].mem_reg_i_6_n_0\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \gen_write[1].mem_reg_i_1_n_0\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => \waddr_reg[2]\(0),
      O => int_regs_in_V_address1
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(3),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_3_n_0\
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(2),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_4_n_0\
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(1),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_5_n_0\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_6_n_0\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \int_isr_reg[0]\,
      I1 => ar_hs,
      I2 => \^dobdo\(0),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[0]_i_3\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[10]_i_2\,
      O => \rdata_reg[10]\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[11]_i_2\,
      O => \rdata_reg[11]\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[12]_i_2\,
      O => \rdata_reg[12]\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[13]_i_2\,
      O => \rdata_reg[13]\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[14]_i_2\,
      O => \rdata_reg[14]\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[15]_i_2\,
      O => \rdata_reg[15]\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[16]_i_2\,
      O => \rdata_reg[16]\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[17]_i_2\,
      O => \rdata_reg[17]\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[18]_i_2\,
      O => \rdata_reg[18]\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[19]_i_2\,
      O => \rdata_reg[19]\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => int_ap_done_reg,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => ar_hs,
      I3 => \^dobdo\(1),
      I4 => \rdata_reg[31]_i_4\,
      I5 => \rdata_reg[1]_i_3\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[20]_i_2\,
      O => \rdata_reg[20]\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[21]_i_2\,
      O => \rdata_reg[21]\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[22]_i_2\,
      O => \rdata_reg[22]\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[23]_i_2\,
      O => \rdata_reg[23]\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[24]_i_2\,
      O => \rdata_reg[24]\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[25]_i_2\,
      O => \rdata_reg[25]\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[26]_i_2\,
      O => \rdata_reg[26]\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[27]_i_2\,
      O => \rdata_reg[27]\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[28]_i_2\,
      O => \rdata_reg[28]\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[29]_i_2\,
      O => \rdata_reg[29]\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_ap_idle_reg,
      I1 => ar_hs,
      I2 => \^dobdo\(2),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[2]_i_3\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[30]_i_2\,
      O => \rdata_reg[30]\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[31]_i_5\,
      O => \rdata_reg[31]\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => ar_hs,
      I2 => \^dobdo\(3),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[3]_i_3\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[4]_i_2\,
      O => \rdata_reg[4]\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[5]_i_2\,
      O => \rdata_reg[5]\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[6]_i_2\,
      O => \rdata_reg[6]\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_auto_restart_reg,
      I1 => ar_hs,
      I2 => \^dobdo\(7),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[7]_i_4\,
      O => D(4)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[8]_i_2\,
      O => \rdata_reg[8]\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[9]_i_2\,
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer is
  port (
    m_V_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage1_11001 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_Val2_12_4_reg_1587_reg[14]\ : out STD_LOGIC;
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_reg_1221_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    \p_Val2_12_1_reg_1536_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_5_reg_1670_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_3_reg_1660_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_2_reg_1639_reg[14]\ : out STD_LOGIC;
    \tmp_7_reg_1237_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \p_Val2_12_1_reg_1536_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bin_s1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul5_reg_1551_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_3_reg_1660_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_12_5_reg_1670_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul1_reg_1439_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1489_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1419_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_2_reg_1639_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul3_reg_1499_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1546_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul4_reg_1434_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1479_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul_reg_1592_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti4_reg_1582_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_4_reg_1587_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_condition_691 : out STD_LOGIC;
    \q_tmp_reg[2]_0\ : out STD_LOGIC;
    \q_tmp_reg[3]_0\ : out STD_LOGIC;
    \q_tmp_reg[4]_0\ : out STD_LOGIC;
    \q_tmp_reg[5]_0\ : out STD_LOGIC;
    \q_tmp_reg[6]_0\ : out STD_LOGIC;
    \q_tmp_reg[7]_0\ : out STD_LOGIC;
    \q_tmp_reg[8]_0\ : out STD_LOGIC;
    \q_tmp_reg[9]_0\ : out STD_LOGIC;
    \q_tmp_reg[10]_0\ : out STD_LOGIC;
    \q_tmp_reg[11]_0\ : out STD_LOGIC;
    \q_tmp_reg[12]_0\ : out STD_LOGIC;
    \q_tmp_reg[13]_0\ : out STD_LOGIC;
    \q_tmp_reg[14]_0\ : out STD_LOGIC;
    \q_tmp_reg[15]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bin_s1_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1184_ce : out STD_LOGIC;
    grp_fu_1190_ce : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.next_pad\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_V_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    p_Val2_11_1_reg_1453 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_1_reg_1494 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_59_reg_1347 : in STD_LOGIC;
    p_Val2_11_3_reg_1618 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_3_reg_1644 : in STD_LOGIC;
    \p_Val2_11_5_reg_1649_reg[28]\ : in STD_LOGIC;
    tmp_22_5_reg_1665 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_13_reg_1300 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_51_reg_1248 : in STD_LOGIC;
    p_Val2_11_2_reg_1566 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_2_reg_1613 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_55_reg_1336 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_63_reg_1282 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_67_reg_1358 : in STD_LOGIC;
    p_Val2_11_4_reg_1504 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_4_reg_1556 : in STD_LOGIC;
    \p_Val2_7_reg_1597_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_1_reg_1536_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_2_reg_1639_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC;
    m_axi_m_V_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.WVALID_Dummy_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.WVALID_Dummy_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage1_11001\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.len_cnt_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.next_pad\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_4__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \^m_v_wready\ : STD_LOGIC;
  signal mem_reg_i_24_n_0 : STD_LOGIC;
  signal \^p_val2_12_1_reg_1536_reg[14]\ : STD_LOGIC;
  signal \^p_val2_12_2_reg_1639_reg[14]\ : STD_LOGIC;
  signal \^p_val2_12_3_reg_1660_reg[14]\ : STD_LOGIC;
  signal \^p_val2_12_4_reg_1587_reg[14]\ : STD_LOGIC;
  signal \^p_val2_12_5_reg_1670_reg[14]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_0 : STD_LOGIC;
  signal \^tmp_1_reg_1221_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \^usedw_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bin_s1[43]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bin_s1[43]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bin_s1[43]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bin_s1[43]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \empty_n_i_4__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_regs_in_V_shift[0]_i_3\ : label is "soft_lutpair15";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 17;
  attribute SOFT_HLUTNM of \neg_mul1_reg_1439[87]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \neg_mul3_reg_1499[87]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \neg_mul4_reg_1434[87]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \neg_mul_reg_1592[87]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \neg_ti1_reg_1489[28]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \neg_ti2_reg_1419[28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \neg_ti3_reg_1546[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \neg_ti4_reg_1582[28]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[15]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[15]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_Val2_8_2_reg_1242[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_15_cast_reg_1444[26]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_67_reg_1358[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair23";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  ap_block_pp0_stage1_11001 <= \^ap_block_pp0_stage1_11001\;
  \bus_wide_gen.data_buf_reg[0]\(0) <= \^bus_wide_gen.data_buf_reg[0]\(0);
  \bus_wide_gen.data_buf_reg[16]\(0) <= \^bus_wide_gen.data_buf_reg[16]\(0);
  \bus_wide_gen.len_cnt_reg[0]\(0) <= \^bus_wide_gen.len_cnt_reg[0]\(0);
  \bus_wide_gen.next_pad\ <= \^bus_wide_gen.next_pad\;
  data_valid <= \^data_valid\;
  m_V_WREADY <= \^m_v_wready\;
  \p_Val2_12_1_reg_1536_reg[14]\ <= \^p_val2_12_1_reg_1536_reg[14]\;
  \p_Val2_12_2_reg_1639_reg[14]\ <= \^p_val2_12_2_reg_1639_reg[14]\;
  \p_Val2_12_3_reg_1660_reg[14]\ <= \^p_val2_12_3_reg_1660_reg[14]\;
  \p_Val2_12_4_reg_1587_reg[14]\ <= \^p_val2_12_4_reg_1587_reg[14]\;
  \p_Val2_12_5_reg_1670_reg[14]\ <= \^p_val2_12_5_reg_1670_reg[14]\;
  \tmp_1_reg_1221_reg[0]\(0) <= \^tmp_1_reg_1221_reg[0]\(0);
  \usedw_reg[7]_0\(5 downto 0) <= \^usedw_reg[7]_0\(5 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => ap_NS_fsm1,
      I2 => Q(0),
      O => \ap_CS_fsm_reg[5]\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_wready\,
      I3 => Q(1),
      I4 => ap_NS_fsm1,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[5]\(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_wready\,
      I3 => Q(2),
      I4 => \^p_val2_12_2_reg_1639_reg[14]\,
      O => \ap_CS_fsm_reg[5]\(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_wready\,
      I3 => Q(3),
      I4 => \^p_val2_12_3_reg_1660_reg[14]\,
      O => \ap_CS_fsm_reg[5]\(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_wready\,
      I3 => Q(4),
      I4 => \^p_val2_12_5_reg_1670_reg[14]\,
      O => \ap_CS_fsm_reg[5]\(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF400"
    )
        port map (
      I0 => m_V_BVALID,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \^ap_block_pp0_stage1_11001\,
      I3 => Q(5),
      I4 => \^p_val2_12_1_reg_1536_reg[14]\,
      O => \ap_CS_fsm_reg[5]\(5)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8A0000AA8A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_reg_ioackin_m_V_WREADY_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^m_v_wready\,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => m_V_BVALID,
      O => \^p_val2_12_4_reg_1587_reg[14]\
    );
\bin_s1[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_val2_12_1_reg_1536_reg[14]\,
      I1 => \^p_val2_12_5_reg_1670_reg[14]\,
      O => \bin_s1_reg[0]\(0)
    );
\bin_s1[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => \^p_val2_12_1_reg_1536_reg[14]\,
      O => \bin_s1_reg[0]_0\(0)
    );
\bin_s1[43]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_val2_12_5_reg_1670_reg[14]\,
      I1 => \^p_val2_12_3_reg_1660_reg[14]\,
      O => \bin_s1_reg[0]_1\(0)
    );
\bin_s1[43]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_val2_12_3_reg_1660_reg[14]\,
      I1 => \^p_val2_12_2_reg_1639_reg[14]\,
      O => \bin_s1_reg[0]_2\(0)
    );
\bin_s1[43]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55450000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_0,
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      I5 => \^p_val2_12_2_reg_1639_reg[14]\,
      O => \bin_s1_reg[0]_3\(0)
    );
\bin_s1[43]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55450000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_0,
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      I5 => \^p_val2_12_4_reg_1587_reg[14]\,
      O => \bin_s1_reg[0]_4\(0)
    );
buff2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^p_val2_12_1_reg_1536_reg[14]\,
      I1 => \^p_val2_12_5_reg_1670_reg[14]\,
      I2 => \^p_val2_12_3_reg_1660_reg[14]\,
      I3 => \^p_val2_12_2_reg_1639_reg[14]\,
      I4 => \^p_val2_12_4_reg_1587_reg[14]\,
      I5 => full_n_reg_0,
      O => grp_fu_308_ce
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \^bus_wide_gen.len_cnt_reg[0]\(0),
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \^data_valid\,
      I3 => \q_reg[9]_0\,
      O => \^bus_wide_gen.data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0000000000000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => \^data_valid\,
      I5 => \q_reg[9]_0\,
      O => \^bus_wide_gen.data_buf_reg[16]\(0)
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[0]\(0),
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_m_V_WREADY,
      I3 => \^data_valid\,
      I4 => burst_valid,
      I5 => \bus_wide_gen.first_pad_reg_0\,
      O => \bus_wide_gen.first_pad_reg\
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80000000000AAAA"
    )
        port map (
      I0 => \^bus_wide_gen.next_pad\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \^data_valid\,
      I4 => \q_reg[9]_0\,
      I5 => \q_reg[8]\,
      O => \^bus_wide_gen.len_cnt_reg[0]\(0)
    );
\bus_wide_gen.strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(0),
      I1 => \^bus_wide_gen.data_buf_reg[0]\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_1\(0),
      O => \bus_wide_gen.strb_buf_reg[0]\
    );
\bus_wide_gen.strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(1),
      I1 => \^bus_wide_gen.data_buf_reg[0]\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_1\(0),
      O => \bus_wide_gen.strb_buf_reg[1]\
    );
\bus_wide_gen.strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(2),
      I1 => \^bus_wide_gen.data_buf_reg[16]\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_2\(0),
      O => \bus_wide_gen.strb_buf_reg[2]\
    );
\bus_wide_gen.strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(3),
      I1 => \^bus_wide_gen.data_buf_reg[16]\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_2\(0),
      O => \bus_wide_gen.strb_buf_reg[3]\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(0),
      I1 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FF0000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => burst_valid,
      I3 => \^data_valid\,
      I4 => empty_n_reg_n_0,
      O => pop
    );
\dout_buf[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_2_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(1),
      I1 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => tmp_strb(0),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_2_n_0\,
      Q => tmp_strb(1),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \bus_wide_gen.data_buf_reg[15]\(9),
      R => \^sr\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAEAE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^data_valid\,
      I2 => burst_valid,
      I3 => m_axi_m_V_WREADY,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^data_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF83"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => pop,
      I2 => \empty_n_i_3__0_n_0\,
      I3 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \^data_valid\,
      I3 => burst_valid,
      O => \^bus_wide_gen.next_pad\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(4),
      I3 => \^usedw_reg[7]_0\(0),
      I4 => \empty_n_i_4__0_n_0\,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.first_pad_reg_0\,
      I2 => \^data_valid\,
      O => \q_reg[9]\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_v_wready\,
      I1 => ap_reg_ioackin_m_V_WREADY_reg,
      I2 => ap_enable_reg_pp0_iter4_reg,
      O => \empty_n_i_3__0_n_0\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \usedw_reg__0\(7),
      I2 => \^usedw_reg[7]_0\(3),
      I3 => \^usedw_reg[7]_0\(5),
      O => \empty_n_i_4__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^sr\(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_0\,
      I2 => \^m_v_wready\,
      I3 => pop,
      I4 => \empty_n_i_3__0_n_0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \^usedw_reg[7]_0\(0),
      I3 => \^usedw_reg[7]_0\(1),
      I4 => \full_n_i_3__1_n_0\,
      O => \full_n_i_2__3_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(4),
      I2 => \^usedw_reg[7]_0\(2),
      I3 => \^usedw_reg[7]_0\(5),
      O => \full_n_i_3__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_v_wready\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => ap_start,
      O => ap_ready
    );
\int_regs_in_V_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFFDFFF5003000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^ap_block_pp0_stage1_11001\,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => full_n_reg_0,
      I5 => \int_regs_in_V_shift_reg[0]_0\,
      O => \int_regs_in_V_shift_reg[0]\
    );
\int_regs_in_V_shift[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_wready\,
      O => \^ap_block_pp0_stage1_11001\
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 2) => D(13 downto 0),
      DIADI(1 downto 0) => B"00",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => q_buf(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => q_buf(17 downto 16),
      ENARDEN => \^m_v_wready\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_24_n_0,
      I2 => raddr(5),
      I3 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_24_n_0,
      I2 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pop,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(4),
      O => mem_reg_i_24_n_0
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(13),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(13),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(13),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[15]_0\
    );
mem_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(12),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(12),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(12),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[14]_0\
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mem_reg_i_24_n_0,
      I1 => raddr(5),
      O => rnext(5)
    );
mem_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(11),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(11),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(11),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[13]_0\
    );
mem_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(10),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(10),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(10),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[12]_0\
    );
mem_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(9),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(9),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(9),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[11]_0\
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(8),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(8),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(8),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[10]_0\
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(7),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(7),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(7),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[9]_0\
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pop,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(6),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(6),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(6),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[8]_0\
    );
mem_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(5),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(5),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(5),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[7]_0\
    );
mem_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(4),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(4),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(4),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[6]_0\
    );
mem_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(3),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(3),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(3),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[5]_0\
    );
mem_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(2),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(2),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(2),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[4]_0\
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(2),
      I1 => pop,
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(1),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(1),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(1),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[3]_0\
    );
mem_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E4CCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \p_Val2_7_reg_1597_reg[15]\(0),
      I2 => \p_Val2_12_1_reg_1536_reg[15]_0\(0),
      I3 => \p_Val2_12_2_reg_1639_reg[15]_0\(0),
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter4,
      O => \q_tmp_reg[2]_0\
    );
mem_reg_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => Q(0),
      O => ap_condition_691
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6A6A666A666A6"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_0,
      I2 => \^data_valid\,
      I3 => burst_valid,
      I4 => m_axi_m_V_WREADY,
      I5 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => rnext(0)
    );
\neg_mul1_reg_1439[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(2),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_mul1_reg_1439_reg[60]\(0)
    );
\neg_mul3_reg_1499[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(3),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_mul3_reg_1499_reg[60]\(0)
    );
\neg_mul4_reg_1434[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(1),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_mul4_reg_1434_reg[60]\(0)
    );
\neg_mul5_reg_1551[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_1_reg_1536_reg[14]\,
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      O => \neg_mul5_reg_1551_reg[60]\(0)
    );
\neg_mul_reg_1592[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      O => \neg_mul_reg_1592_reg[60]\(0)
    );
\neg_ti1_reg_1489[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(3),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_ti1_reg_1489_reg[13]\(0)
    );
\neg_ti2_reg_1419[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_2_reg_1639_reg[14]\,
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      O => \neg_ti2_reg_1419_reg[12]\(0)
    );
\neg_ti3_reg_1546[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(4),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_ti3_reg_1546_reg[13]\(0)
    );
\neg_ti4_reg_1582[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      O => \neg_ti4_reg_1582_reg[13]\(0)
    );
\neg_ti9_reg_1479[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => Q(2),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \neg_ti9_reg_1479_reg[13]\(0)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => S(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \usedw_reg__0\(6),
      O => S(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(5),
      O => S(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(4),
      O => \usedw_reg[4]_0\(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(3),
      O => \usedw_reg[4]_0\(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      O => \usedw_reg[4]_0\(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF20DF"
    )
        port map (
      I0 => \^m_v_wready\,
      I1 => ap_reg_ioackin_m_V_WREADY_reg,
      I2 => ap_enable_reg_pp0_iter4_reg,
      I3 => \^usedw_reg[7]_0\(1),
      I4 => pop,
      O => \usedw_reg[4]_0\(0)
    );
\p_Val2_12_1_reg_1536[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_1_reg_1536_reg[14]\,
      I1 => p_Val2_11_1_reg_1453(0),
      O => \p_Val2_12_1_reg_1536_reg[15]\(0)
    );
\p_Val2_12_1_reg_1536[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(0),
      I1 => tmp_22_1_reg_1494,
      I2 => \^p_val2_12_1_reg_1536_reg[14]\,
      O => \p_Val2_12_1_reg_1536_reg[15]\(1)
    );
\p_Val2_12_2_reg_1639[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_2_reg_1639_reg[14]\,
      I1 => p_Val2_11_2_reg_1566(0),
      O => \p_Val2_12_2_reg_1639_reg[15]\(0)
    );
\p_Val2_12_2_reg_1639[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(0),
      I1 => tmp_22_2_reg_1613,
      I2 => \^p_val2_12_2_reg_1639_reg[14]\,
      O => \p_Val2_12_2_reg_1639_reg[15]\(1)
    );
\p_Val2_12_3_reg_1660[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_3_reg_1660_reg[14]\,
      I1 => p_Val2_11_3_reg_1618(0),
      O => \p_Val2_12_3_reg_1660_reg[15]\(0)
    );
\p_Val2_12_3_reg_1660[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(0),
      I1 => tmp_22_3_reg_1644,
      I2 => \^p_val2_12_3_reg_1660_reg[14]\,
      O => \p_Val2_12_3_reg_1660_reg[15]\(1)
    );
\p_Val2_12_4_reg_1587[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_4_reg_1587_reg[14]\,
      I1 => p_Val2_11_4_reg_1504(0),
      O => \p_Val2_12_4_reg_1587_reg[15]\(0)
    );
\p_Val2_12_4_reg_1587[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(0),
      I1 => tmp_22_4_reg_1556,
      I2 => \^p_val2_12_4_reg_1587_reg[14]\,
      O => \p_Val2_12_4_reg_1587_reg[15]\(1)
    );
\p_Val2_12_5_reg_1670[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_12_5_reg_1670_reg[14]\,
      I1 => \p_Val2_11_5_reg_1649_reg[28]\,
      O => \p_Val2_12_5_reg_1670_reg[2]\(0)
    );
\p_Val2_12_5_reg_1670[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \p_Val2_11_5_reg_1649_reg[28]\,
      I1 => tmp_22_5_reg_1665,
      I2 => \^p_val2_12_5_reg_1670_reg[14]\,
      O => \p_Val2_12_5_reg_1670_reg[2]\(1)
    );
\p_Val2_12_5_reg_1670[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \^p_val2_12_5_reg_1670_reg[14]\
    );
\p_Val2_8_2_reg_1242[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \^p_val2_12_1_reg_1536_reg[14]\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCFFFCFAA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(2),
      I5 => Q(4),
      O => grp_fu_1184_ce
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCFAA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(4),
      I5 => \^p_val2_12_4_reg_1587_reg[14]\,
      O => grp_fu_1190_ce
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \^p_val2_12_4_reg_1587_reg[14]\,
      I2 => m_V_BVALID,
      O => pop0
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\reg_232[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E0E000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^ap_block_pp0_stage1_11001\,
      I3 => ap_start,
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \^e\(0)
    );
\reg_232[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^tmp_1_reg_1221_reg[0]\(0),
      I2 => ap_start,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => full_n_reg_0,
      O => regs_in_V_ce0
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => show_ahead_i_2_n_0,
      I1 => \^usedw_reg[7]_0\(0),
      I2 => pop,
      I3 => \^usedw_reg[7]_0\(3),
      I4 => \empty_n_i_3__0_n_0\,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(5),
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      I4 => \^usedw_reg[7]_0\(1),
      I5 => \^usedw_reg[7]_0\(4),
      O => show_ahead_i_2_n_0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\tmp_15_cast_reg_1444[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \^p_val2_12_3_reg_1660_reg[14]\
    );
\tmp_1_reg_1221[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_block_pp0_stage1_11001\,
      I2 => ap_start,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \^tmp_1_reg_1221_reg[0]\(0)
    );
\tmp_67_reg_1358[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \^p_val2_12_2_reg_1639_reg[14]\
    );
\tmp_7_reg_1237[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \^ap_block_pp0_stage1_11001\,
      I1 => ap_start,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => Q(4),
      O => \tmp_7_reg_1237_reg[0]\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959595999599959"
    )
        port map (
      I0 => \empty_n_i_3__0_n_0\,
      I1 => empty_n_reg_n_0,
      I2 => \^data_valid\,
      I3 => burst_valid,
      I4 => m_axi_m_V_WREADY,
      I5 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^usedw_reg[7]_0\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(0),
      Q => \^usedw_reg[7]_0\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(1),
      Q => \^usedw_reg[7]_0\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(2),
      Q => \^usedw_reg[7]_0\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(3),
      Q => \^usedw_reg[7]_0\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(4),
      Q => \^usedw_reg[7]_0\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^m_v_wready\,
      I1 => ap_reg_ioackin_m_V_WREADY_reg,
      I2 => ap_enable_reg_pp0_iter4_reg,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ is
  port (
    m_axi_m_V_RREADY : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ : entity is "mixer_m_V_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^m_axi_m_v_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair11";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  m_axi_m_V_RREADY <= \^m_axi_m_v_rready\;
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => beat_valid,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAEAE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => beat_valid,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => beat_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => pop,
      I3 => \^m_axi_m_v_rready\,
      I4 => m_axi_m_V_RVALID,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(5),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF55FFFFFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_0\,
      I2 => \full_n_i_3__2_n_0\,
      I3 => pop,
      I4 => \^m_axi_m_v_rready\,
      I5 => m_axi_m_V_RVALID,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \full_n_i_3__2_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FF0000"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => beat_valid,
      I4 => empty_n_reg_n_0,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^m_axi_m_v_rready\,
      R => '0'
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => \^m_axi_m_v_rready\,
      I3 => m_axi_m_V_RVALID,
      O => S(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axi_m_V_RVALID,
      I1 => \^m_axi_m_v_rready\,
      I2 => pop,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(3),
      Q => \^q\(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(4),
      Q => \^q\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_47_in : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[16]_0\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \sect_addr_buf_reg[5]\ : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    \sect_cnt_reg[18]\ : out STD_LOGIC;
    last_sect_buf0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awaddr_buf_reg[31]\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_addr_buf_reg[5]_0\ : out STD_LOGIC;
    \sect_addr_buf_reg[4]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.next_pad\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_1\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \start_addr_buf_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    fifo_resp_ready : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[2]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[4]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[5]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[6]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg1 : in STD_LOGIC;
    m_axi_m_V_WLAST : in STD_LOGIC;
    beat_len_buf : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \start_addr_buf_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[3]\ : in STD_LOGIC;
    \end_addr_buf_reg[2]\ : in STD_LOGIC;
    \sect_addr_buf_reg[5]_1\ : in STD_LOGIC;
    \sect_addr_buf_reg[4]_0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.WLAST_Dummy_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \bus_wide_gen.data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_8_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[16]_0\ : STD_LOGIC;
  signal \^bus_wide_gen.pad_oh_reg_reg[1]\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \^could_multi_bursts.awaddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal empty_n_i_4_n_0 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout[2]_i_3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_addr_buf_reg[5]\ : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair34";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair34";
begin
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_buf_reg[16]_0\ <= \^bus_wide_gen.data_buf_reg[16]_0\;
  \bus_wide_gen.pad_oh_reg_reg[1]\ <= \^bus_wide_gen.pad_oh_reg_reg[1]\;
  \could_multi_bursts.awaddr_buf_reg[31]\ <= \^could_multi_bursts.awaddr_buf_reg[31]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  \sect_addr_buf_reg[5]\ <= \^sect_addr_buf_reg[5]\;
\align_len[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF000000FF0000"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      I4 => fifo_wreq_valid,
      I5 => CO(0),
      O => \align_len_reg[31]\(0)
    );
\align_len[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7500FFFF"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => CO(0),
      I4 => wreq_handling_reg_0,
      O => \sect_cnt_reg[18]\
    );
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FB"
    )
        port map (
      I0 => m_axi_m_V_WLAST,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_m_V_WREADY,
      I3 => \bus_wide_gen.WLAST_Dummy_i_2_n_0\,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEDEFFFF"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(8),
      I1 => empty_n_i_4_n_0,
      I2 => \^bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => \bus_wide_gen.pad_oh_reg_reg[1]_1\,
      I4 => \bus_wide_gen.next_pad\,
      O => \bus_wide_gen.WLAST_Dummy_i_2_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_3_n_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      O => \bus_wide_gen.data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_8_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^burst_valid\,
      I4 => \bus_wide_gen.burst_pack\(9),
      O => \bus_wide_gen.data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[16]_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      O => \bus_wide_gen.data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(8),
      I1 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I2 => \bus_wide_gen.data_buf[31]_i_6_n_0\,
      I3 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      O => \^bus_wide_gen.data_buf_reg[16]_0\
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(9),
      I1 => \^burst_valid\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \bus_wide_gen.data_buf[31]_i_8_n_0\,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => \^bus_wide_gen.pad_oh_reg_reg[1]\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBEFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      I2 => \^q\(1),
      I3 => \^burst_valid\,
      I4 => Q(6),
      O => \bus_wide_gen.data_buf[31]_i_5_n_0\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => \^q\(2),
      I3 => Q(2),
      O => \bus_wide_gen.data_buf[31]_i_6_n_0\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => Q(0),
      I2 => \^q\(3),
      I3 => Q(3),
      O => \bus_wide_gen.data_buf[31]_i_7_n_0\
    );
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(7),
      I5 => Q(6),
      O => \bus_wide_gen.data_buf[31]_i_8_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bus_wide_gen.WLAST_Dummy_i_2_n_0\,
      I1 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[0]\(0)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFF51000000"
    )
        port map (
      I0 => \^bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_m_V_WREADY,
      I3 => data_valid,
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_2\,
      O => \bus_wide_gen.pad_oh_reg_reg[1]_0\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A00AAAA8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \throttl_cnt_reg[6]\,
      I2 => m_axi_m_V_AWREADY,
      I3 => AWVALID_Dummy,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => invalid_len_event_reg2,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008080800080"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => fifo_resp_ready,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => AWVALID_Dummy,
      I4 => m_axi_m_V_AWREADY,
      I5 => \throttl_cnt_reg[6]\,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      O => \^could_multi_bursts.awaddr_buf_reg[31]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[0]_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[1]_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[2]_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_0\,
      I1 => \sect_len_buf_reg[4]_0\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => \sect_len_buf_reg[8]_0\,
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => \could_multi_bursts.awlen_buf[3]_i_4_n_0\,
      O => \^could_multi_bursts.sect_handling_reg\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I2 => \sect_len_buf_reg[7]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[5]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[6]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808888"
    )
        port map (
      I0 => CO(0),
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^could_multi_bursts.sect_handling_reg\,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      O => last_sect_buf0
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7500FFFF"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      I4 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[0]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC4FFFFFFFF"
    )
        port map (
      I0 => \empty_n_i_1__2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout[2]_i_2_n_0\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5DDDDFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^could_multi_bursts.sect_handling_reg\,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      I5 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000AFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.next_pad\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_1\,
      I2 => \^bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => empty_n_i_4_n_0,
      I4 => \bus_wide_gen.burst_pack\(8),
      I5 => \^burst_valid\,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      I1 => Q(4),
      I2 => Q(7),
      I3 => \^q\(2),
      I4 => Q(2),
      I5 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => empty_n_i_4_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      O => \^sect_addr_buf_reg[5]\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_burst_ready,
      I2 => full_n_i_2_n_0,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout[2]_i_3_n_0\,
      O => \full_n_i_1__1_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^burst_valid\,
      I3 => data_vld_reg_n_0,
      I4 => \bus_wide_gen.WLAST_Dummy_i_2_n_0\,
      I5 => \pout_reg_n_0_[1]\,
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0BAB0"
    )
        port map (
      I0 => invalid_len_event_reg1,
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => invalid_len_event_reg2,
      I3 => CO(0),
      I4 => \^sect_addr_buf_reg[5]\,
      O => invalid_len_event_reg2_reg
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151515EAEAEAAA"
    )
        port map (
      I0 => \pout[2]_i_4_n_0\,
      I1 => \pout[2]_i_3_n_0\,
      I2 => \pout[2]_i_2_n_0\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666698CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_2_n_0\,
      I4 => \pout[2]_i_3_n_0\,
      I5 => \pout[2]_i_4_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78787878E0F0F0F0"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_2_n_0\,
      I4 => \pout[2]_i_3_n_0\,
      I5 => \pout[2]_i_4_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^could_multi_bursts.next_loop\,
      O => \pout[2]_i_2_n_0\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_n_i_1__2_n_0\,
      I1 => data_vld_reg_n_0,
      O => \pout[2]_i_3_n_0\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \bus_wide_gen.WLAST_Dummy_i_2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \^burst_valid\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => invalid_len_event_reg2,
      O => \pout[2]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(9),
      R => SR(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      O => p_47_in
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \sect_addr_buf_reg[4]_0\,
      I1 => \start_addr_buf_reg[5]\(0),
      I2 => ap_rst_n,
      I3 => \start_addr_buf_reg[30]\(0),
      I4 => \^sect_addr_buf_reg[5]\,
      O => \sect_addr_buf_reg[4]\
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \sect_addr_buf_reg[5]_1\,
      I1 => \start_addr_buf_reg[5]\(1),
      I2 => ap_rst_n,
      I3 => \start_addr_buf_reg[30]\(0),
      I4 => \^sect_addr_buf_reg[5]\,
      O => \sect_addr_buf_reg[5]_0\
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(9)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(10)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(11)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(12)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(13)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(14)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(15)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(16)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF75FF75FF7500"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => E(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(17)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(0)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(1)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(2)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(3)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(4)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(5)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(6)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(7)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880888088808AAAA"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => wreq_handling_reg_0,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      I4 => fifo_wreq_valid_buf_reg,
      I5 => fifo_wreq_valid,
      O => D(8)
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => CO(0),
      I2 => \^sect_addr_buf_reg[5]\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \end_addr_buf_reg[2]\,
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => sect_len_buf,
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \end_addr_buf_reg[3]\,
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => sect_len_buf,
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8FDF80D0"
    )
        port map (
      I0 => CO(0),
      I1 => beat_len_buf(0),
      I2 => \start_addr_buf_reg[30]\(0),
      I3 => \start_addr_buf_reg[5]\(0),
      I4 => \end_addr_buf_reg[11]\(1),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8FDF80D0"
    )
        port map (
      I0 => CO(0),
      I1 => beat_len_buf(0),
      I2 => \start_addr_buf_reg[30]\(0),
      I3 => \start_addr_buf_reg[5]\(1),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(4),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(6),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_0,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF8C"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => sect_len_buf,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010101010"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[30]\(0),
      I2 => wreq_handling_reg_0,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => \^could_multi_bursts.sect_handling_reg\,
      I5 => \could_multi_bursts.sect_handling_reg_1\,
      O => sect_len_buf
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => CO(0),
      I3 => \^sect_addr_buf_reg[5]\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    next_wreq : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_wreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_wreq_valid_buf_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \start_addr_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_wreq_valid_buf_reg_1 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg\,
      I1 => \^q\(5),
      I2 => \^fifo_wreq_valid\,
      I3 => \^q\(4),
      I4 => ap_rst_n,
      O => \align_len_reg[31]\(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCC4"
    )
        port map (
      I0 => pop0,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => push,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E00EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_1,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => CO(0),
      I4 => wreq_handling_reg,
      O => next_wreq
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F575F5F5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \state_reg[0]\(0),
      I2 => \^rs2f_wreq_ack\,
      I3 => \full_n_i_2__2_n_0\,
      I4 => data_vld_reg_n_0,
      I5 => pop0,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => S(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => S(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(4),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \end_addr_buf_reg[31]\(19),
      I2 => \sect_cnt_reg[19]\(18),
      I3 => \end_addr_buf_reg[31]\(18),
      O => fifo_wreq_valid_buf_reg_0(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(15),
      I1 => \sect_cnt_reg[19]\(15),
      I2 => \end_addr_buf_reg[31]\(16),
      I3 => \sect_cnt_reg[19]\(16),
      I4 => \sect_cnt_reg[19]\(17),
      I5 => \end_addr_buf_reg[31]\(17),
      O => fifo_wreq_valid_buf_reg_0(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(13),
      I1 => \sect_cnt_reg[19]\(13),
      I2 => \end_addr_buf_reg[31]\(12),
      I3 => \sect_cnt_reg[19]\(12),
      I4 => \sect_cnt_reg[19]\(14),
      I5 => \end_addr_buf_reg[31]\(14),
      O => fifo_wreq_valid_buf_reg_0(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(9),
      I1 => \sect_cnt_reg[19]\(9),
      I2 => \end_addr_buf_reg[31]\(10),
      I3 => \sect_cnt_reg[19]\(10),
      I4 => \sect_cnt_reg[19]\(11),
      I5 => \end_addr_buf_reg[31]\(11),
      O => fifo_wreq_valid_buf_reg(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(6),
      I1 => \sect_cnt_reg[19]\(6),
      I2 => \end_addr_buf_reg[31]\(7),
      I3 => \sect_cnt_reg[19]\(7),
      I4 => \sect_cnt_reg[19]\(8),
      I5 => \end_addr_buf_reg[31]\(8),
      O => fifo_wreq_valid_buf_reg(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(4),
      I1 => \sect_cnt_reg[19]\(4),
      I2 => \end_addr_buf_reg[31]\(3),
      I3 => \sect_cnt_reg[19]\(3),
      I4 => \sect_cnt_reg[19]\(5),
      I5 => \end_addr_buf_reg[31]\(5),
      O => fifo_wreq_valid_buf_reg(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \sect_cnt_reg[19]\(2),
      I5 => \end_addr_buf_reg[31]\(2),
      O => fifo_wreq_valid_buf_reg(0)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][34]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D7D7D728282808"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => push,
      I2 => pop0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6698CCCCCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => pop0,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F078E0F0F0F0F0F0"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => pop0,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][34]_srl5_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800ABFF"
    )
        port map (
      I0 => \start_addr_reg[30]\(0),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_1,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \start_addr_reg[30]\(1),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_1,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => O(0),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : in STD_LOGIC;
    \sect_len_buf_reg[4]\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair37";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair37";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5D00"
    )
        port map (
      I0 => \pout[3]_i_3_n_0\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_0,
      I4 => \could_multi_bursts.next_loop\,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_resp_ready\,
      I2 => \full_n_i_2__0_n_0\,
      I3 => full_n_i_3_n_0,
      I4 => data_vld_reg_n_0,
      I5 => pop0,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_0,
      I4 => \pout_reg__0\(0),
      O => \full_n_i_2__0_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(1),
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg\,
      I1 => \sect_len_buf_reg[4]\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => full_n_reg_0,
      I4 => m_axi_m_V_BVALID,
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFF2200D"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => pop0,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(1),
      I4 => aw2b_bdata(0),
      O => push
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08004844"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => data_vld_reg_n_0,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => \pout[3]_i_3_n_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout[3]_i_4_n_0\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => \could_multi_bursts.next_loop\,
      O => \pout[3]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ is
  port (
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_V_BVALID : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_m_V_WREADY_reg_1 : in STD_LOGIC;
    m_V_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \p_Val2_12_3_reg_1660_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_4_reg_1587_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_condition_691 : in STD_LOGIC;
    \p_Val2_12_5_reg_1670_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_block_pp0_stage1_11001 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ is
  signal ap_reg_ioackin_m_V_WREADY_i_2_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_i_3_n_0 : STD_LOGIC;
  signal \^ap_reg_ioackin_m_v_wready_reg_0\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^m_v_bvalid\ : STD_LOGIC;
  signal \^m_axi_m_v_bready\ : STD_LOGIC;
  signal mem_reg_i_25_n_0 : STD_LOGIC;
  signal mem_reg_i_27_n_0 : STD_LOGIC;
  signal mem_reg_i_29_n_0 : STD_LOGIC;
  signal mem_reg_i_31_n_0 : STD_LOGIC;
  signal mem_reg_i_33_n_0 : STD_LOGIC;
  signal mem_reg_i_35_n_0 : STD_LOGIC;
  signal mem_reg_i_37_n_0 : STD_LOGIC;
  signal mem_reg_i_39_n_0 : STD_LOGIC;
  signal mem_reg_i_41_n_0 : STD_LOGIC;
  signal mem_reg_i_43_n_0 : STD_LOGIC;
  signal mem_reg_i_45_n_0 : STD_LOGIC;
  signal mem_reg_i_47_n_0 : STD_LOGIC;
  signal mem_reg_i_49_n_0 : STD_LOGIC;
  signal mem_reg_i_51_n_0 : STD_LOGIC;
  signal mem_reg_i_53_n_0 : STD_LOGIC;
  signal mem_reg_i_56_n_0 : STD_LOGIC;
  signal mem_reg_i_57_n_0 : STD_LOGIC;
  signal mem_reg_i_58_n_0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair38";
begin
  ap_reg_ioackin_m_V_WREADY_reg_0 <= \^ap_reg_ioackin_m_v_wready_reg_0\;
  m_V_BVALID <= \^m_v_bvalid\;
  m_axi_m_V_BREADY <= \^m_axi_m_v_bready\;
ap_reg_ioackin_m_V_WREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I1 => m_V_WREADY,
      I2 => \^ap_reg_ioackin_m_v_wready_reg_0\,
      I3 => ap_reg_ioackin_m_V_WREADY_i_2_n_0,
      O => ap_reg_ioackin_m_V_WREADY_reg
    );
ap_reg_ioackin_m_V_WREADY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_i_3_n_0,
      I1 => ap_rst_n,
      I2 => full_n_reg_0,
      I3 => ap_enable_reg_pp0_iter5,
      O => ap_reg_ioackin_m_V_WREADY_i_2_n_0
    );
ap_reg_ioackin_m_V_WREADY_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EF000000AA0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \^m_v_bvalid\,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_block_pp0_stage1_11001,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => Q(5),
      O => ap_reg_ioackin_m_V_WREADY_i_3_n_0
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => full_n_i_4_n_0,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \^m_v_bvalid\,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^m_v_bvalid\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDDD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^m_axi_m_v_bready\,
      I2 => \full_n_i_2__1_n_0\,
      I3 => \full_n_i_3__0_n_0\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => full_n_i_4_n_0,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFFFFF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \^m_v_bvalid\,
      I4 => push,
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^m_v_bvalid\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => data_vld_reg_n_0,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^m_axi_m_v_bready\,
      R => '0'
    );
mem_reg_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_11\,
      I1 => mem_reg_i_29_n_0,
      O => D(12),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_10\,
      I1 => mem_reg_i_31_n_0,
      O => D(11),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_9\,
      I1 => mem_reg_i_33_n_0,
      O => D(10),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_8\,
      I1 => mem_reg_i_35_n_0,
      O => D(9),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_7\,
      I1 => mem_reg_i_37_n_0,
      O => D(8),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_6\,
      I1 => mem_reg_i_39_n_0,
      O => D(7),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_5\,
      I1 => mem_reg_i_41_n_0,
      O => D(6),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_4\,
      I1 => mem_reg_i_43_n_0,
      O => D(5),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_3\,
      I1 => mem_reg_i_45_n_0,
      O => D(4),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_2\,
      I1 => mem_reg_i_47_n_0,
      O => D(3),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_1\,
      I1 => mem_reg_i_49_n_0,
      O => D(2),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => mem_reg_i_51_n_0,
      O => D(1),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => mem_reg_i_53_n_0,
      O => D(0),
      S => mem_reg_i_25_n_0
    );
mem_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_reg_ioackin_m_v_wready_reg_0\,
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      O => WEA(0)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FF8AFF00"
    )
        port map (
      I0 => Q(5),
      I1 => \^m_v_bvalid\,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_condition_691,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => Q(4),
      O => mem_reg_i_25_n_0
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(13),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(13),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(13),
      O => mem_reg_i_27_n_0
    );
mem_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(12),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(12),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(12),
      O => mem_reg_i_29_n_0
    );
mem_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(11),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(11),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(11),
      O => mem_reg_i_31_n_0
    );
mem_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(10),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(10),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(10),
      O => mem_reg_i_33_n_0
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(9),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(9),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(9),
      O => mem_reg_i_35_n_0
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(8),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(8),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(8),
      O => mem_reg_i_37_n_0
    );
mem_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(7),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(7),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(7),
      O => mem_reg_i_39_n_0
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(6),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(6),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(6),
      O => mem_reg_i_41_n_0
    );
mem_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(5),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(5),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(5),
      O => mem_reg_i_43_n_0
    );
mem_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(4),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(4),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(4),
      O => mem_reg_i_45_n_0
    );
mem_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(3),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(3),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(3),
      O => mem_reg_i_47_n_0
    );
mem_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(2),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(2),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(2),
      O => mem_reg_i_49_n_0
    );
mem_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(1),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(1),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(1),
      O => mem_reg_i_51_n_0
    );
mem_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_56_n_0,
      I1 => \p_Val2_12_3_reg_1660_reg[15]\(0),
      I2 => mem_reg_i_57_n_0,
      I3 => \p_Val2_12_4_reg_1587_reg[15]\(0),
      I4 => ap_condition_691,
      I5 => \p_Val2_12_5_reg_1670_reg[15]\(0),
      O => mem_reg_i_53_n_0
    );
mem_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_reg_i_58_n_0,
      O => \^ap_reg_ioackin_m_v_wready_reg_0\
    );
mem_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070000020700000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^m_v_bvalid\,
      O => mem_reg_i_56_n_0
    );
mem_reg_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => Q(0),
      I2 => \^m_v_bvalid\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(5),
      O => mem_reg_i_57_n_0
    );
mem_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => Q(0),
      I2 => \^m_v_bvalid\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(5),
      O => mem_reg_i_58_n_0
    );
mem_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_CS_fsm_reg[2]_12\,
      I1 => mem_reg_i_27_n_0,
      O => D(13),
      S => mem_reg_i_25_n_0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7B7B7B748484808"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_0,
      I2 => pop0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F70808BFBF4000"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_0,
      I2 => pop0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_0,
      I2 => pop0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice is
  port (
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_0 : out STD_LOGIC;
    \p_Val2_7_reg_1597_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul1_reg_1399_reg[0]\ : out STD_LOGIC;
    \neg_ti_reg_1634_reg[13]\ : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti_reg_1634_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul2_reg_1409_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_7_reg_1597_reg[3]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_1 : in STD_LOGIC;
    ap_block_pp0_stage0_01001 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    p_Val2_s_10_reg_1525 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_15_reg_1561 : in STD_LOGIC;
    m_V_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_wreq_ack : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_67_reg_1358 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_51_reg_1248 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice is
  signal \^ap_reg_ioackin_m_v_awready_reg_0\ : STD_LOGIC;
  signal m_V_AWREADY : STD_LOGIC;
  signal m_V_AWVALID : STD_LOGIC;
  signal \^mul1_reg_1399_reg[0]\ : STD_LOGIC;
  signal \^neg_ti_reg_1634_reg[13]\ : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
begin
  ap_reg_ioackin_m_V_AWREADY_reg_0 <= \^ap_reg_ioackin_m_v_awready_reg_0\;
  \mul1_reg_1399_reg[0]\ <= \^mul1_reg_1399_reg[0]\;
  \neg_ti_reg_1634_reg[13]\ <= \^neg_ti_reg_1634_reg[13]\;
  s_ready_t_reg_0(0) <= \^s_ready_t_reg_0\(0);
ap_reg_ioackin_m_V_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_AWREADY_reg_1,
      I1 => m_V_AWREADY,
      I2 => ap_block_pp0_stage0_01001,
      I3 => ap_rst_n,
      I4 => ap_reg_ioackin_m_V_AWREADY1,
      I5 => \^ap_reg_ioackin_m_v_awready_reg_0\,
      O => ap_reg_ioackin_m_V_AWREADY_reg
    );
ap_reg_ioackin_m_V_AWREADY_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^neg_ti_reg_1634_reg[13]\,
      I1 => m_V_WREADY,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      O => \^ap_reg_ioackin_m_v_awready_reg_0\
    );
\bin_s1[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020202"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_reg_ioackin_m_V_AWREADY_reg_1,
      I2 => m_V_AWREADY,
      I3 => ap_start,
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \^neg_ti_reg_1634_reg[13]\
    );
\mem_reg[4][3]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_wreq_ack,
      O => push
    );
\neg_mul2_reg_1409[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545000000000000"
    )
        port map (
      I0 => \^neg_ti_reg_1634_reg[13]\,
      I1 => m_V_WREADY,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      I5 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      O => \neg_mul2_reg_1409_reg[60]\(0)
    );
\neg_ti_reg_1634[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545000000000000"
    )
        port map (
      I0 => \^neg_ti_reg_1634_reg[13]\,
      I1 => m_V_WREADY,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      I5 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      O => \neg_ti_reg_1634_reg[13]_0\(0)
    );
\p_Val2_6_5_reg_1321[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55450000"
    )
        port map (
      I0 => \^neg_ti_reg_1634_reg[13]\,
      I1 => m_V_WREADY,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      O => \^mul1_reg_1399_reg[0]\
    );
\p_Val2_7_reg_1597[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mul1_reg_1399_reg[0]\,
      I1 => p_Val2_s_10_reg_1525(0),
      O => \p_Val2_7_reg_1597_reg[15]\(0)
    );
\p_Val2_7_reg_1597[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55450000"
    )
        port map (
      I0 => \^neg_ti_reg_1634_reg[13]\,
      I1 => m_V_WREADY,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_reg_ioackin_m_V_WREADY_reg,
      I4 => Q(0),
      O => \p_Val2_7_reg_1597_reg[3]\
    );
\p_Val2_7_reg_1597[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(0),
      I1 => tmp_15_reg_1561,
      I2 => \^mul1_reg_1399_reg[0]\,
      O => \p_Val2_7_reg_1597_reg[15]\(1)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0FC0"
    )
        port map (
      I0 => m_V_AWVALID,
      I1 => rs2f_wreq_ack,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => state(1),
      I4 => m_V_AWREADY,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => m_V_AWREADY,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD80FF80"
    )
        port map (
      I0 => state(1),
      I1 => m_V_AWVALID,
      I2 => m_V_AWREADY,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => rs2f_wreq_ack,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_wreq_ack,
      I2 => state(1),
      I3 => m_V_AWVALID,
      O => \state[1]_i_1__0_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_AWREADY_reg_1,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => Q(0),
      O => m_V_AWVALID
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ : entity is "mixer_m_V_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ is
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair12";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\s_ready_t_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F30"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => state(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => state(1),
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => \^rdata_ack_t\,
      I3 => \state_reg_n_0_[0]\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWLEN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_m_V_AWVALID_INST_0_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair44";
begin
  Q(0) <= \^q\(0);
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I2 => throttl_cnt_reg(7),
      O => \could_multi_bursts.loop_cnt_reg[0]\
    );
m_axi_m_V_AWVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => throttl_cnt_reg(7),
      I2 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I3 => throttl_cnt_reg(6),
      O => m_axi_m_V_AWVALID
    );
m_axi_m_V_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(2),
      I2 => \^q\(0),
      I3 => throttl_cnt_reg(1),
      I4 => throttl_cnt_reg(3),
      I5 => throttl_cnt_reg(5),
      O => m_axi_m_V_AWVALID_INST_0_i_1_n_0
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9099"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(1),
      I2 => AWLEN(0),
      I3 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => \p_0_in__1\(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E100E1E1"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(2),
      I3 => AWLEN(1),
      I4 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => \p_0_in__1\(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      I4 => AWLEN(2),
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => \p_0_in__1\(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(3),
      I2 => throttl_cnt_reg(1),
      I3 => \^q\(0),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(4),
      O => \p_0_in__1\(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => \throttl_cnt[5]_i_2_n_0\,
      I2 => throttl_cnt_reg(5),
      O => \p_0_in__1\(5)
    );
\throttl_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(1),
      I2 => \^q\(0),
      I3 => throttl_cnt_reg(2),
      I4 => throttl_cnt_reg(4),
      O => \throttl_cnt[5]_i_2_n_0\
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I2 => throttl_cnt_reg(6),
      O => \p_0_in__1\(6)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I2 => throttl_cnt_reg(7),
      I3 => \bus_wide_gen.WVALID_Dummy_reg\,
      I4 => m_axi_m_V_WREADY,
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => \throttl_cnt[7]_i_1_n_0\
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(6),
      I2 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I3 => throttl_cnt_reg(7),
      O => \p_0_in__1\(7)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => m_axi_m_V_AWVALID_INST_0_i_1_n_0,
      I2 => throttl_cnt_reg(7),
      I3 => m_axi_m_V_AWREADY,
      I4 => AWVALID_Dummy,
      O => \throttl_cnt_reg[0]_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => throttl_cnt_reg(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[7]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0 is
  port (
    buff9 : out STD_LOGIC_VECTOR ( 86 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 86 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff7_reg__2_n_69\ : STD_LOGIC;
  signal buff8 : STD_LOGIC_VECTOR ( 86 downto 51 );
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_60 : STD_LOGIC;
  attribute RTL_KEEP of n_0_60 : signal is "true";
  signal n_0_61 : STD_LOGIC;
  attribute RTL_KEEP of n_0_61 : signal is "true";
  signal n_0_62 : STD_LOGIC;
  attribute RTL_KEEP of n_0_62 : signal is "true";
  signal n_0_63 : STD_LOGIC;
  attribute RTL_KEEP of n_0_63 : signal is "true";
  signal n_0_64 : STD_LOGIC;
  attribute RTL_KEEP of n_0_64 : signal is "true";
  signal n_0_65 : STD_LOGIC;
  attribute RTL_KEEP of n_0_65 : signal is "true";
  signal n_0_66 : STD_LOGIC;
  attribute RTL_KEEP of n_0_66 : signal is "true";
  signal n_0_67 : STD_LOGIC;
  attribute RTL_KEEP of n_0_67 : signal is "true";
  signal n_0_68 : STD_LOGIC;
  attribute RTL_KEEP of n_0_68 : signal is "true";
  signal n_0_69 : STD_LOGIC;
  attribute RTL_KEEP of n_0_69 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_70 : STD_LOGIC;
  attribute RTL_KEEP of n_0_70 : signal is "true";
  signal n_0_71 : STD_LOGIC;
  attribute RTL_KEEP of n_0_71 : signal is "true";
  signal n_0_72 : STD_LOGIC;
  attribute RTL_KEEP of n_0_72 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_72,
      Q => a_reg0(0),
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_62,
      Q => a_reg0(10),
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_61,
      Q => a_reg0(11),
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_60,
      Q => a_reg0(12),
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => a_reg0(13),
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => a_reg0(14),
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => a_reg0(15),
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => a_reg0(16),
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_71,
      Q => a_reg0(1),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_70,
      Q => a_reg0(2),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => a_reg0(31),
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => a_reg0(32),
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => a_reg0(33),
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_69,
      Q => a_reg0(3),
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_68,
      Q => a_reg0(4),
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_67,
      Q => a_reg0(5),
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_66,
      Q => a_reg0(6),
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_65,
      Q => a_reg0(7),
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_64,
      Q => a_reg0(8),
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_63,
      Q => a_reg0(9),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_25,
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_15,
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_14,
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_24,
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_23,
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => b_reg0(32),
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => b_reg0(33),
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => b_reg0(34),
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => b_reg0(35),
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => b_reg0(36),
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => b_reg0(37),
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => b_reg0(38),
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => b_reg0(39),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_22,
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => b_reg0(40),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_21,
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_20,
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_19,
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_18,
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_17,
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_16,
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(17),
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(0),
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(17),
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(27),
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(10),
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(27),
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(28),
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(11),
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(28),
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(29),
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(12),
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(29),
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(30),
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(13),
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(30),
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(31),
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(14),
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(31),
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(32),
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(15),
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(32),
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(33),
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(16),
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(33),
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(34),
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(35),
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(36),
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(18),
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(1),
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(18),
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(37),
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(38),
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(39),
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(40),
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(19),
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(2),
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(19),
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(20),
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(3),
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(20),
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(21),
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(4),
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(21),
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(22),
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(5),
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(22),
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(23),
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(6),
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(23),
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(24),
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(7),
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(24),
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(25),
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(8),
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(25),
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(26),
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(9),
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(26),
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_38,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_28,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_27,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_26,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_37,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_36,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_35,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_34,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_33,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_32,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_31,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_30,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_29,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_56,
      A(15) => n_0_57,
      A(14) => n_0_58,
      A(13) => n_0_59,
      A(12) => n_0_60,
      A(11) => n_0_61,
      A(10) => n_0_62,
      A(9) => n_0_63,
      A(8) => n_0_64,
      A(7) => n_0_65,
      A(6) => n_0_66,
      A(5) => n_0_67,
      A(4) => n_0_68,
      A(3) => n_0_69,
      A(2) => n_0_70,
      A(1) => n_0_71,
      A(0) => n_0_72,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => n_0_9,
      B(15) => n_0_10,
      B(14) => n_0_11,
      B(13) => n_0_12,
      B(12) => n_0_13,
      B(11) => n_0_14,
      B(10) => n_0_15,
      B(9) => n_0_16,
      B(8) => n_0_17,
      B(7) => n_0_18,
      B(6) => n_0_19,
      B(5) => n_0_20,
      B(4) => n_0_21,
      B(3) => n_0_22,
      B(2) => n_0_23,
      B(1) => n_0_24,
      B(0) => n_0_25,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => b_reg0(40),
      A(28) => b_reg0(40),
      A(27) => b_reg0(40),
      A(26) => b_reg0(40),
      A(25) => b_reg0(40),
      A(24) => b_reg0(40),
      A(23 downto 0) => b_reg0(40 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => a_reg0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(23),
      A(28) => \buff1_reg__1\(23),
      A(27) => \buff1_reg__1\(23),
      A(26) => \buff1_reg__1\(23),
      A(25) => \buff1_reg__1\(23),
      A(24) => \buff1_reg__1\(23),
      A(23 downto 0) => \buff1_reg__1\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(23),
      A(28) => buff3_reg(23),
      A(27) => buff3_reg(23),
      A(26) => buff3_reg(23),
      A(25) => buff3_reg(23),
      A(24) => buff3_reg(23),
      A(23 downto 0) => buff3_reg(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36) => \buff7_reg__2_n_69\,
      P(35 downto 0) => buff7_reg(86 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => buff8(51),
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => buff8(52),
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => buff8(53),
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => buff8(54),
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => buff8(55),
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => buff8(56),
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => buff8(57),
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => buff8(58),
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => buff8(59),
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => buff8(60),
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => buff8(61),
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => buff8(62),
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => buff8(63),
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => buff8(64),
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => buff8(65),
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => buff8(66),
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => buff8(67),
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => buff8(68),
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => buff8(69),
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => buff8(70),
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => buff8(71),
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => buff8(72),
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => buff8(73),
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => buff8(74),
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => buff8(75),
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => buff8(76),
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => buff8(77),
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => buff8(78),
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => buff8(79),
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => buff8(80),
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => buff8(81),
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => buff8(82),
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => buff8(83),
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => buff8(84),
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => buff8(85),
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => buff8(86),
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => buff9(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => buff9(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => buff9(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => buff9(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => buff9(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => buff9(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => buff9(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => buff9(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => buff9(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => buff9(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => buff9(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => buff9(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => buff9(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => buff9(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => buff9(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => buff9(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => buff9(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => buff9(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => buff9(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => buff9(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => buff9(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => buff9(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => buff9(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => buff9(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => buff9(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => buff9(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => buff9(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => buff9(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => buff9(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => buff9(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => buff9(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => buff9(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => buff9(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => buff9(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => buff9(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => buff9(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => buff9(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => buff9(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => buff9(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => buff9(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => buff9(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => buff9(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => buff9(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => buff9(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => buff9(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => buff9(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(51),
      Q => buff9(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(52),
      Q => buff9(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(53),
      Q => buff9(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(54),
      Q => buff9(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(55),
      Q => buff9(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(56),
      Q => buff9(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(57),
      Q => buff9(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(58),
      Q => buff9(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(59),
      Q => buff9(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => buff9(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(60),
      Q => buff9(60),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(61),
      Q => buff9(61),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(62),
      Q => buff9(62),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(63),
      Q => buff9(63),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(64),
      Q => buff9(64),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(65),
      Q => buff9(65),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(66),
      Q => buff9(66),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(67),
      Q => buff9(67),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(68),
      Q => buff9(68),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(69),
      Q => buff9(69),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => buff9(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(70),
      Q => buff9(70),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(71),
      Q => buff9(71),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(72),
      Q => buff9(72),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(73),
      Q => buff9(73),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(74),
      Q => buff9(74),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(75),
      Q => buff9(75),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(76),
      Q => buff9(76),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(77),
      Q => buff9(77),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(78),
      Q => buff9(78),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(79),
      Q => buff9(79),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => buff9(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(80),
      Q => buff9(80),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(81),
      Q => buff9(81),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(82),
      Q => buff9(82),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(83),
      Q => buff9(83),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(84),
      Q => buff9(84),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(85),
      Q => buff9(85),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff8(86),
      Q => buff9(86),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => buff9(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => buff9(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_60
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_61
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_62
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_63
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_64
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_65
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_66
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_67
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_68
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_69
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_70
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_71
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_72
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1 is
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[24]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[24]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 87 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff8_reg_n_0_[51]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[52]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[53]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[54]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[55]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[56]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[58]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[59]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[60]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[61]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[62]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[63]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[64]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[65]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[66]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[67]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[68]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[69]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[70]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[71]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[72]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[73]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[74]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[75]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[76]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[77]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[78]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[79]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[80]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[81]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[82]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[83]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[84]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[85]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[86]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[87]\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => \a_reg0_reg_n_0_[10]\,
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => \a_reg0_reg_n_0_[11]\,
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => \a_reg0_reg_n_0_[12]\,
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => \a_reg0_reg_n_0_[13]\,
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => \a_reg0_reg_n_0_[14]\,
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => \a_reg0_reg_n_0_[15]\,
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => \a_reg0_reg_n_0_[16]\,
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_38,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_37,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_36,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_35,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_34,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_33,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_32,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_31,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_30,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_29,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_28,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_27,
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_26,
      Q => \a_reg0_reg_n_0_[33]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => \a_reg0_reg_n_0_[8]\,
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => \a_reg0_reg_n_0_[9]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[33]\,
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[34]\,
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[35]\,
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[36]\,
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[37]\,
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[38]\,
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[39]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[40]\,
      R => '0'
    );
\b_reg0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[41]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[0]\,
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[10]\,
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[11]\,
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[12]\,
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[13]\,
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[14]\,
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[15]\,
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[33]\,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[16]\,
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[33]\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[34]\,
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[35]\,
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[36]\,
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[1]\,
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[37]\,
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[38]\,
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[39]\,
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[40]\,
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[41]\,
      Q => \buff0_reg_n_0_[24]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[2]\,
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[3]\,
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[4]\,
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[5]\,
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[6]\,
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[7]\,
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[8]\,
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[9]\,
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_25,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_15,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_14,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_13,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_24,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[24]\,
      Q => \buff1_reg__1\(24),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_23,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_22,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_21,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_20,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_19,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_18,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_17,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_16,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_43,
      A(15) => n_0_44,
      A(14) => n_0_45,
      A(13) => n_0_46,
      A(12) => n_0_47,
      A(11) => n_0_48,
      A(10) => n_0_49,
      A(9) => n_0_50,
      A(8) => n_0_51,
      A(7) => n_0_52,
      A(6) => n_0_53,
      A(5) => n_0_54,
      A(4) => n_0_55,
      A(3) => n_0_56,
      A(2) => n_0_57,
      A(1) => n_0_58,
      A(0) => n_0_59,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(24),
      Q => \buff2_reg_n_0_[24]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[24]\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \b_reg0_reg_n_0_[41]\,
      A(28) => \b_reg0_reg_n_0_[41]\,
      A(27) => \b_reg0_reg_n_0_[41]\,
      A(26) => \b_reg0_reg_n_0_[41]\,
      A(25) => \b_reg0_reg_n_0_[41]\,
      A(24) => \b_reg0_reg_n_0_[41]\,
      A(23) => \b_reg0_reg_n_0_[40]\,
      A(22) => \b_reg0_reg_n_0_[39]\,
      A(21) => \b_reg0_reg_n_0_[38]\,
      A(20) => \b_reg0_reg_n_0_[37]\,
      A(19) => \b_reg0_reg_n_0_[36]\,
      A(18) => \b_reg0_reg_n_0_[35]\,
      A(17) => \b_reg0_reg_n_0_[34]\,
      A(16) => \b_reg0_reg_n_0_[33]\,
      A(15) => \b_reg0_reg_n_0_[32]\,
      A(14) => \b_reg0_reg_n_0_[31]\,
      A(13) => \b_reg0_reg_n_0_[30]\,
      A(12) => \b_reg0_reg_n_0_[29]\,
      A(11) => \b_reg0_reg_n_0_[28]\,
      A(10) => \b_reg0_reg_n_0_[27]\,
      A(9) => \b_reg0_reg_n_0_[26]\,
      A(8) => \b_reg0_reg_n_0_[25]\,
      A(7) => \b_reg0_reg_n_0_[24]\,
      A(6) => \b_reg0_reg_n_0_[23]\,
      A(5) => \b_reg0_reg_n_0_[22]\,
      A(4) => \b_reg0_reg_n_0_[21]\,
      A(3) => \b_reg0_reg_n_0_[20]\,
      A(2) => \b_reg0_reg_n_0_[19]\,
      A(1) => \b_reg0_reg_n_0_[18]\,
      A(0) => \b_reg0_reg_n_0_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \a_reg0_reg_n_0_[16]\,
      B(15) => \a_reg0_reg_n_0_[15]\,
      B(14) => \a_reg0_reg_n_0_[14]\,
      B(13) => \a_reg0_reg_n_0_[13]\,
      B(12) => \a_reg0_reg_n_0_[12]\,
      B(11) => \a_reg0_reg_n_0_[11]\,
      B(10) => \a_reg0_reg_n_0_[10]\,
      B(9) => \a_reg0_reg_n_0_[9]\,
      B(8) => \a_reg0_reg_n_0_[8]\,
      B(7) => \a_reg0_reg_n_0_[7]\,
      B(6) => \a_reg0_reg_n_0_[6]\,
      B(5) => \a_reg0_reg_n_0_[5]\,
      B(4) => \a_reg0_reg_n_0_[4]\,
      B(3) => \a_reg0_reg_n_0_[3]\,
      B(2) => \a_reg0_reg_n_0_[2]\,
      B(1) => \a_reg0_reg_n_0_[1]\,
      B(0) => \a_reg0_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(24),
      A(28) => \buff1_reg__1\(24),
      A(27) => \buff1_reg__1\(24),
      A(26) => \buff1_reg__1\(24),
      A(25) => \buff1_reg__1\(24),
      A(24 downto 0) => \buff1_reg__1\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(24),
      A(28) => buff3_reg(24),
      A(27) => buff3_reg(24),
      A(26) => buff3_reg(24),
      A(25) => buff3_reg(24),
      A(24 downto 0) => buff3_reg(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36 downto 0) => buff7_reg(87 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => \buff8_reg_n_0_[51]\,
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => \buff8_reg_n_0_[52]\,
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => \buff8_reg_n_0_[53]\,
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => \buff8_reg_n_0_[54]\,
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => \buff8_reg_n_0_[55]\,
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => \buff8_reg_n_0_[56]\,
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => \buff8_reg_n_0_[57]\,
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => \buff8_reg_n_0_[58]\,
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => \buff8_reg_n_0_[59]\,
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => \buff8_reg_n_0_[60]\,
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => \buff8_reg_n_0_[61]\,
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => \buff8_reg_n_0_[62]\,
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => \buff8_reg_n_0_[63]\,
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => \buff8_reg_n_0_[64]\,
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => \buff8_reg_n_0_[65]\,
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => \buff8_reg_n_0_[66]\,
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => \buff8_reg_n_0_[67]\,
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => \buff8_reg_n_0_[68]\,
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => \buff8_reg_n_0_[69]\,
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => \buff8_reg_n_0_[70]\,
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => \buff8_reg_n_0_[71]\,
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => \buff8_reg_n_0_[72]\,
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => \buff8_reg_n_0_[73]\,
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => \buff8_reg_n_0_[74]\,
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => \buff8_reg_n_0_[75]\,
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => \buff8_reg_n_0_[76]\,
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => \buff8_reg_n_0_[77]\,
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => \buff8_reg_n_0_[78]\,
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => \buff8_reg_n_0_[79]\,
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => \buff8_reg_n_0_[80]\,
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => \buff8_reg_n_0_[81]\,
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => \buff8_reg_n_0_[82]\,
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => \buff8_reg_n_0_[83]\,
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => \buff8_reg_n_0_[84]\,
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => \buff8_reg_n_0_[85]\,
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => \buff8_reg_n_0_[86]\,
      R => '0'
    );
\buff8_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(87),
      Q => \buff8_reg_n_0_[87]\,
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => D(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => D(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => D(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => D(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => D(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => D(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => D(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => D(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => D(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => D(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => D(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => D(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => D(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => D(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => D(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => D(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => D(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => D(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => D(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => D(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => D(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => D(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => D(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => D(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => D(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => D(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => D(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => D(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => D(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => D(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => D(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => D(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => D(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => D(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => D(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => D(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => D(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => D(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => D(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => D(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => D(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => D(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => D(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => D(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => D(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => D(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[51]\,
      Q => D(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[52]\,
      Q => D(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[53]\,
      Q => D(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[54]\,
      Q => D(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[55]\,
      Q => D(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[56]\,
      Q => D(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[57]\,
      Q => D(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[58]\,
      Q => D(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[59]\,
      Q => D(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => D(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[60]\,
      Q => Q(0),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[61]\,
      Q => Q(1),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[62]\,
      Q => Q(2),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[63]\,
      Q => Q(3),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[64]\,
      Q => Q(4),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[65]\,
      Q => Q(5),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[66]\,
      Q => Q(6),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[67]\,
      Q => Q(7),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[68]\,
      Q => Q(8),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[69]\,
      Q => Q(9),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => D(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[70]\,
      Q => Q(10),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[71]\,
      Q => Q(11),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[72]\,
      Q => Q(12),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[73]\,
      Q => Q(13),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[74]\,
      Q => Q(14),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[75]\,
      Q => Q(15),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[76]\,
      Q => Q(16),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[77]\,
      Q => Q(17),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[78]\,
      Q => Q(18),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[79]\,
      Q => Q(19),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => D(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[80]\,
      Q => Q(20),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[81]\,
      Q => Q(21),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[82]\,
      Q => Q(22),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[83]\,
      Q => Q(23),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[84]\,
      Q => Q(24),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[85]\,
      Q => Q(25),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[86]\,
      Q => Q(26),
      R => '0'
    );
\buff9_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[87]\,
      Q => Q(27),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => D(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16 : entity is "mixer_mul_47ns_42cud_MulnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16 is
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[24]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[24]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 87 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff8_reg_n_0_[51]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[52]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[53]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[54]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[55]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[56]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[58]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[59]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[60]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[61]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[62]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[63]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[64]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[65]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[66]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[67]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[68]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[69]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[70]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[71]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[72]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[73]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[74]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[75]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[76]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[77]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[78]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[79]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[80]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[81]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[82]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[83]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[84]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[85]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[86]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[87]\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => \a_reg0_reg_n_0_[10]\,
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => \a_reg0_reg_n_0_[11]\,
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => \a_reg0_reg_n_0_[12]\,
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => \a_reg0_reg_n_0_[13]\,
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => \a_reg0_reg_n_0_[14]\,
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => \a_reg0_reg_n_0_[15]\,
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => \a_reg0_reg_n_0_[16]\,
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_38,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_37,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_36,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_35,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_34,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_33,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_32,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_31,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_30,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_29,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_28,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_27,
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_26,
      Q => \a_reg0_reg_n_0_[33]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => \a_reg0_reg_n_0_[8]\,
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => \a_reg0_reg_n_0_[9]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[33]\,
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[34]\,
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[35]\,
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[36]\,
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[37]\,
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[38]\,
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[39]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[40]\,
      R => '0'
    );
\b_reg0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[41]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[0]\,
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[10]\,
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[11]\,
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[12]\,
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[13]\,
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[14]\,
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[15]\,
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[33]\,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[16]\,
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[33]\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[34]\,
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[35]\,
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[36]\,
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[1]\,
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[37]\,
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[38]\,
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[39]\,
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[40]\,
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[41]\,
      Q => \buff0_reg_n_0_[24]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[2]\,
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[3]\,
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[4]\,
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[5]\,
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[6]\,
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[7]\,
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[8]\,
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[9]\,
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_25,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_15,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_14,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_13,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_24,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[24]\,
      Q => \buff1_reg__1\(24),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_23,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_22,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_21,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_20,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_19,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_18,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_17,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_16,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_43,
      A(15) => n_0_44,
      A(14) => n_0_45,
      A(13) => n_0_46,
      A(12) => n_0_47,
      A(11) => n_0_48,
      A(10) => n_0_49,
      A(9) => n_0_50,
      A(8) => n_0_51,
      A(7) => n_0_52,
      A(6) => n_0_53,
      A(5) => n_0_54,
      A(4) => n_0_55,
      A(3) => n_0_56,
      A(2) => n_0_57,
      A(1) => n_0_58,
      A(0) => n_0_59,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(24),
      Q => \buff2_reg_n_0_[24]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[24]\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \b_reg0_reg_n_0_[41]\,
      A(28) => \b_reg0_reg_n_0_[41]\,
      A(27) => \b_reg0_reg_n_0_[41]\,
      A(26) => \b_reg0_reg_n_0_[41]\,
      A(25) => \b_reg0_reg_n_0_[41]\,
      A(24) => \b_reg0_reg_n_0_[41]\,
      A(23) => \b_reg0_reg_n_0_[40]\,
      A(22) => \b_reg0_reg_n_0_[39]\,
      A(21) => \b_reg0_reg_n_0_[38]\,
      A(20) => \b_reg0_reg_n_0_[37]\,
      A(19) => \b_reg0_reg_n_0_[36]\,
      A(18) => \b_reg0_reg_n_0_[35]\,
      A(17) => \b_reg0_reg_n_0_[34]\,
      A(16) => \b_reg0_reg_n_0_[33]\,
      A(15) => \b_reg0_reg_n_0_[32]\,
      A(14) => \b_reg0_reg_n_0_[31]\,
      A(13) => \b_reg0_reg_n_0_[30]\,
      A(12) => \b_reg0_reg_n_0_[29]\,
      A(11) => \b_reg0_reg_n_0_[28]\,
      A(10) => \b_reg0_reg_n_0_[27]\,
      A(9) => \b_reg0_reg_n_0_[26]\,
      A(8) => \b_reg0_reg_n_0_[25]\,
      A(7) => \b_reg0_reg_n_0_[24]\,
      A(6) => \b_reg0_reg_n_0_[23]\,
      A(5) => \b_reg0_reg_n_0_[22]\,
      A(4) => \b_reg0_reg_n_0_[21]\,
      A(3) => \b_reg0_reg_n_0_[20]\,
      A(2) => \b_reg0_reg_n_0_[19]\,
      A(1) => \b_reg0_reg_n_0_[18]\,
      A(0) => \b_reg0_reg_n_0_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \a_reg0_reg_n_0_[16]\,
      B(15) => \a_reg0_reg_n_0_[15]\,
      B(14) => \a_reg0_reg_n_0_[14]\,
      B(13) => \a_reg0_reg_n_0_[13]\,
      B(12) => \a_reg0_reg_n_0_[12]\,
      B(11) => \a_reg0_reg_n_0_[11]\,
      B(10) => \a_reg0_reg_n_0_[10]\,
      B(9) => \a_reg0_reg_n_0_[9]\,
      B(8) => \a_reg0_reg_n_0_[8]\,
      B(7) => \a_reg0_reg_n_0_[7]\,
      B(6) => \a_reg0_reg_n_0_[6]\,
      B(5) => \a_reg0_reg_n_0_[5]\,
      B(4) => \a_reg0_reg_n_0_[4]\,
      B(3) => \a_reg0_reg_n_0_[3]\,
      B(2) => \a_reg0_reg_n_0_[2]\,
      B(1) => \a_reg0_reg_n_0_[1]\,
      B(0) => \a_reg0_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(24),
      A(28) => \buff1_reg__1\(24),
      A(27) => \buff1_reg__1\(24),
      A(26) => \buff1_reg__1\(24),
      A(25) => \buff1_reg__1\(24),
      A(24 downto 0) => \buff1_reg__1\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(24),
      A(28) => buff3_reg(24),
      A(27) => buff3_reg(24),
      A(26) => buff3_reg(24),
      A(25) => buff3_reg(24),
      A(24 downto 0) => buff3_reg(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36 downto 0) => buff7_reg(87 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => \buff8_reg_n_0_[51]\,
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => \buff8_reg_n_0_[52]\,
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => \buff8_reg_n_0_[53]\,
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => \buff8_reg_n_0_[54]\,
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => \buff8_reg_n_0_[55]\,
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => \buff8_reg_n_0_[56]\,
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => \buff8_reg_n_0_[57]\,
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => \buff8_reg_n_0_[58]\,
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => \buff8_reg_n_0_[59]\,
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => \buff8_reg_n_0_[60]\,
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => \buff8_reg_n_0_[61]\,
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => \buff8_reg_n_0_[62]\,
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => \buff8_reg_n_0_[63]\,
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => \buff8_reg_n_0_[64]\,
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => \buff8_reg_n_0_[65]\,
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => \buff8_reg_n_0_[66]\,
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => \buff8_reg_n_0_[67]\,
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => \buff8_reg_n_0_[68]\,
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => \buff8_reg_n_0_[69]\,
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => \buff8_reg_n_0_[70]\,
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => \buff8_reg_n_0_[71]\,
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => \buff8_reg_n_0_[72]\,
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => \buff8_reg_n_0_[73]\,
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => \buff8_reg_n_0_[74]\,
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => \buff8_reg_n_0_[75]\,
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => \buff8_reg_n_0_[76]\,
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => \buff8_reg_n_0_[77]\,
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => \buff8_reg_n_0_[78]\,
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => \buff8_reg_n_0_[79]\,
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => \buff8_reg_n_0_[80]\,
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => \buff8_reg_n_0_[81]\,
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => \buff8_reg_n_0_[82]\,
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => \buff8_reg_n_0_[83]\,
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => \buff8_reg_n_0_[84]\,
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => \buff8_reg_n_0_[85]\,
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => \buff8_reg_n_0_[86]\,
      R => '0'
    );
\buff8_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(87),
      Q => \buff8_reg_n_0_[87]\,
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => D(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => D(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => D(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => D(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => D(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => D(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => D(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => D(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => D(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => D(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => D(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => D(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => D(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => D(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => D(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => D(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => D(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => D(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => D(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => D(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => D(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => D(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => D(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => D(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => D(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => D(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => D(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => D(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => D(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => D(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => D(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => D(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => D(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => D(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => D(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => D(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => D(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => D(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => D(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => D(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => D(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => D(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => D(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => D(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => D(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => D(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[51]\,
      Q => D(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[52]\,
      Q => D(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[53]\,
      Q => D(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[54]\,
      Q => D(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[55]\,
      Q => D(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[56]\,
      Q => D(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[57]\,
      Q => D(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[58]\,
      Q => D(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[59]\,
      Q => D(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => D(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[60]\,
      Q => Q(0),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[61]\,
      Q => Q(1),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[62]\,
      Q => Q(2),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[63]\,
      Q => Q(3),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[64]\,
      Q => Q(4),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[65]\,
      Q => Q(5),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[66]\,
      Q => Q(6),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[67]\,
      Q => Q(7),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[68]\,
      Q => Q(8),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[69]\,
      Q => Q(9),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => D(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[70]\,
      Q => Q(10),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[71]\,
      Q => Q(11),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[72]\,
      Q => Q(12),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[73]\,
      Q => Q(13),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[74]\,
      Q => Q(14),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[75]\,
      Q => Q(15),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[76]\,
      Q => Q(16),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[77]\,
      Q => Q(17),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[78]\,
      Q => Q(18),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[79]\,
      Q => Q(19),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => D(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[80]\,
      Q => Q(20),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[81]\,
      Q => Q(21),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[82]\,
      Q => Q(22),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[83]\,
      Q => Q(23),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[84]\,
      Q => Q(24),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[85]\,
      Q => Q(25),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[86]\,
      Q => Q(26),
      R => '0'
    );
\buff9_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[87]\,
      Q => Q(27),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => D(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17 : entity is "mixer_mul_47ns_42cud_MulnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17 is
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[24]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[24]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 87 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff8_reg_n_0_[51]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[52]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[53]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[54]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[55]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[56]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[58]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[59]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[60]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[61]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[62]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[63]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[64]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[65]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[66]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[67]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[68]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[69]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[70]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[71]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[72]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[73]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[74]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[75]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[76]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[77]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[78]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[79]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[80]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[81]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[82]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[83]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[84]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[85]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[86]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[87]\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => \a_reg0_reg_n_0_[10]\,
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => \a_reg0_reg_n_0_[11]\,
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => \a_reg0_reg_n_0_[12]\,
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => \a_reg0_reg_n_0_[13]\,
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => \a_reg0_reg_n_0_[14]\,
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => \a_reg0_reg_n_0_[15]\,
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => \a_reg0_reg_n_0_[16]\,
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_38,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_37,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_36,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_35,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_34,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_33,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_32,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_31,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_30,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_29,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_28,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_27,
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_26,
      Q => \a_reg0_reg_n_0_[33]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => \a_reg0_reg_n_0_[8]\,
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => \a_reg0_reg_n_0_[9]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[33]\,
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[34]\,
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[35]\,
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[36]\,
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[37]\,
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[38]\,
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[39]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[40]\,
      R => '0'
    );
\b_reg0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[41]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[0]\,
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[10]\,
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[11]\,
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[12]\,
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[13]\,
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[14]\,
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[15]\,
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[33]\,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[16]\,
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[33]\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[34]\,
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[35]\,
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[36]\,
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[1]\,
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[37]\,
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[38]\,
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[39]\,
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[40]\,
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[41]\,
      Q => \buff0_reg_n_0_[24]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[2]\,
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[3]\,
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[4]\,
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[5]\,
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[6]\,
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[7]\,
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[8]\,
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[9]\,
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_25,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_15,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_14,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_13,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_24,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[24]\,
      Q => \buff1_reg__1\(24),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_23,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_22,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_21,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_20,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_19,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_18,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_17,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_16,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_43,
      A(15) => n_0_44,
      A(14) => n_0_45,
      A(13) => n_0_46,
      A(12) => n_0_47,
      A(11) => n_0_48,
      A(10) => n_0_49,
      A(9) => n_0_50,
      A(8) => n_0_51,
      A(7) => n_0_52,
      A(6) => n_0_53,
      A(5) => n_0_54,
      A(4) => n_0_55,
      A(3) => n_0_56,
      A(2) => n_0_57,
      A(1) => n_0_58,
      A(0) => n_0_59,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(24),
      Q => \buff2_reg_n_0_[24]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[24]\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \b_reg0_reg_n_0_[41]\,
      A(28) => \b_reg0_reg_n_0_[41]\,
      A(27) => \b_reg0_reg_n_0_[41]\,
      A(26) => \b_reg0_reg_n_0_[41]\,
      A(25) => \b_reg0_reg_n_0_[41]\,
      A(24) => \b_reg0_reg_n_0_[41]\,
      A(23) => \b_reg0_reg_n_0_[40]\,
      A(22) => \b_reg0_reg_n_0_[39]\,
      A(21) => \b_reg0_reg_n_0_[38]\,
      A(20) => \b_reg0_reg_n_0_[37]\,
      A(19) => \b_reg0_reg_n_0_[36]\,
      A(18) => \b_reg0_reg_n_0_[35]\,
      A(17) => \b_reg0_reg_n_0_[34]\,
      A(16) => \b_reg0_reg_n_0_[33]\,
      A(15) => \b_reg0_reg_n_0_[32]\,
      A(14) => \b_reg0_reg_n_0_[31]\,
      A(13) => \b_reg0_reg_n_0_[30]\,
      A(12) => \b_reg0_reg_n_0_[29]\,
      A(11) => \b_reg0_reg_n_0_[28]\,
      A(10) => \b_reg0_reg_n_0_[27]\,
      A(9) => \b_reg0_reg_n_0_[26]\,
      A(8) => \b_reg0_reg_n_0_[25]\,
      A(7) => \b_reg0_reg_n_0_[24]\,
      A(6) => \b_reg0_reg_n_0_[23]\,
      A(5) => \b_reg0_reg_n_0_[22]\,
      A(4) => \b_reg0_reg_n_0_[21]\,
      A(3) => \b_reg0_reg_n_0_[20]\,
      A(2) => \b_reg0_reg_n_0_[19]\,
      A(1) => \b_reg0_reg_n_0_[18]\,
      A(0) => \b_reg0_reg_n_0_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \a_reg0_reg_n_0_[16]\,
      B(15) => \a_reg0_reg_n_0_[15]\,
      B(14) => \a_reg0_reg_n_0_[14]\,
      B(13) => \a_reg0_reg_n_0_[13]\,
      B(12) => \a_reg0_reg_n_0_[12]\,
      B(11) => \a_reg0_reg_n_0_[11]\,
      B(10) => \a_reg0_reg_n_0_[10]\,
      B(9) => \a_reg0_reg_n_0_[9]\,
      B(8) => \a_reg0_reg_n_0_[8]\,
      B(7) => \a_reg0_reg_n_0_[7]\,
      B(6) => \a_reg0_reg_n_0_[6]\,
      B(5) => \a_reg0_reg_n_0_[5]\,
      B(4) => \a_reg0_reg_n_0_[4]\,
      B(3) => \a_reg0_reg_n_0_[3]\,
      B(2) => \a_reg0_reg_n_0_[2]\,
      B(1) => \a_reg0_reg_n_0_[1]\,
      B(0) => \a_reg0_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(24),
      A(28) => \buff1_reg__1\(24),
      A(27) => \buff1_reg__1\(24),
      A(26) => \buff1_reg__1\(24),
      A(25) => \buff1_reg__1\(24),
      A(24 downto 0) => \buff1_reg__1\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(24),
      A(28) => buff3_reg(24),
      A(27) => buff3_reg(24),
      A(26) => buff3_reg(24),
      A(25) => buff3_reg(24),
      A(24 downto 0) => buff3_reg(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36 downto 0) => buff7_reg(87 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => \buff8_reg_n_0_[51]\,
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => \buff8_reg_n_0_[52]\,
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => \buff8_reg_n_0_[53]\,
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => \buff8_reg_n_0_[54]\,
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => \buff8_reg_n_0_[55]\,
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => \buff8_reg_n_0_[56]\,
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => \buff8_reg_n_0_[57]\,
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => \buff8_reg_n_0_[58]\,
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => \buff8_reg_n_0_[59]\,
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => \buff8_reg_n_0_[60]\,
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => \buff8_reg_n_0_[61]\,
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => \buff8_reg_n_0_[62]\,
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => \buff8_reg_n_0_[63]\,
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => \buff8_reg_n_0_[64]\,
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => \buff8_reg_n_0_[65]\,
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => \buff8_reg_n_0_[66]\,
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => \buff8_reg_n_0_[67]\,
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => \buff8_reg_n_0_[68]\,
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => \buff8_reg_n_0_[69]\,
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => \buff8_reg_n_0_[70]\,
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => \buff8_reg_n_0_[71]\,
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => \buff8_reg_n_0_[72]\,
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => \buff8_reg_n_0_[73]\,
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => \buff8_reg_n_0_[74]\,
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => \buff8_reg_n_0_[75]\,
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => \buff8_reg_n_0_[76]\,
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => \buff8_reg_n_0_[77]\,
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => \buff8_reg_n_0_[78]\,
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => \buff8_reg_n_0_[79]\,
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => \buff8_reg_n_0_[80]\,
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => \buff8_reg_n_0_[81]\,
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => \buff8_reg_n_0_[82]\,
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => \buff8_reg_n_0_[83]\,
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => \buff8_reg_n_0_[84]\,
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => \buff8_reg_n_0_[85]\,
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => \buff8_reg_n_0_[86]\,
      R => '0'
    );
\buff8_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(87),
      Q => \buff8_reg_n_0_[87]\,
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => D(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => D(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => D(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => D(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => D(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => D(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => D(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => D(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => D(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => D(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => D(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => D(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => D(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => D(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => D(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => D(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => D(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => D(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => D(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => D(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => D(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => D(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => D(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => D(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => D(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => D(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => D(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => D(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => D(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => D(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => D(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => D(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => D(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => D(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => D(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => D(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => D(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => D(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => D(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => D(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => D(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => D(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => D(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => D(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => D(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => D(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[51]\,
      Q => D(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[52]\,
      Q => D(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[53]\,
      Q => D(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[54]\,
      Q => D(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[55]\,
      Q => D(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[56]\,
      Q => D(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[57]\,
      Q => D(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[58]\,
      Q => D(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[59]\,
      Q => D(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => D(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[60]\,
      Q => Q(0),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[61]\,
      Q => Q(1),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[62]\,
      Q => Q(2),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[63]\,
      Q => Q(3),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[64]\,
      Q => Q(4),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[65]\,
      Q => Q(5),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[66]\,
      Q => Q(6),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[67]\,
      Q => Q(7),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[68]\,
      Q => Q(8),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[69]\,
      Q => Q(9),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => D(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[70]\,
      Q => Q(10),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[71]\,
      Q => Q(11),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[72]\,
      Q => Q(12),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[73]\,
      Q => Q(13),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[74]\,
      Q => Q(14),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[75]\,
      Q => Q(15),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[76]\,
      Q => Q(16),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[77]\,
      Q => Q(17),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[78]\,
      Q => Q(18),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[79]\,
      Q => Q(19),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => D(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[80]\,
      Q => Q(20),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[81]\,
      Q => Q(21),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[82]\,
      Q => Q(22),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[83]\,
      Q => Q(23),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[84]\,
      Q => Q(24),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[85]\,
      Q => Q(25),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[86]\,
      Q => Q(26),
      R => '0'
    );
\buff9_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[87]\,
      Q => Q(27),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => D(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18 : entity is "mixer_mul_47ns_42cud_MulnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18 is
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[24]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[24]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 87 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff8_reg_n_0_[51]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[52]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[53]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[54]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[55]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[56]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[58]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[59]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[60]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[61]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[62]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[63]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[64]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[65]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[66]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[67]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[68]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[69]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[70]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[71]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[72]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[73]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[74]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[75]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[76]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[77]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[78]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[79]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[80]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[81]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[82]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[83]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[84]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[85]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[86]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[87]\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => \a_reg0_reg_n_0_[10]\,
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => \a_reg0_reg_n_0_[11]\,
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => \a_reg0_reg_n_0_[12]\,
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => \a_reg0_reg_n_0_[13]\,
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => \a_reg0_reg_n_0_[14]\,
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => \a_reg0_reg_n_0_[15]\,
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => \a_reg0_reg_n_0_[16]\,
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_38,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_37,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_36,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_35,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_34,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_33,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_32,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_31,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_30,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_29,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_28,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_27,
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_26,
      Q => \a_reg0_reg_n_0_[33]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => \a_reg0_reg_n_0_[8]\,
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => \a_reg0_reg_n_0_[9]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[33]\,
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[34]\,
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[35]\,
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[36]\,
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[37]\,
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[38]\,
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[39]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[40]\,
      R => '0'
    );
\b_reg0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[41]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[0]\,
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[10]\,
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[11]\,
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[12]\,
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[13]\,
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[14]\,
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[15]\,
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[33]\,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[16]\,
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[33]\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[34]\,
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[35]\,
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[36]\,
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[1]\,
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[37]\,
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[38]\,
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[39]\,
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[40]\,
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[41]\,
      Q => \buff0_reg_n_0_[24]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[2]\,
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[3]\,
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[4]\,
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[5]\,
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[6]\,
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[7]\,
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[8]\,
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[9]\,
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_25,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_15,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_14,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_13,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_24,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[24]\,
      Q => \buff1_reg__1\(24),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_23,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_22,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_21,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_20,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_19,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_18,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_17,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_16,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_43,
      A(15) => n_0_44,
      A(14) => n_0_45,
      A(13) => n_0_46,
      A(12) => n_0_47,
      A(11) => n_0_48,
      A(10) => n_0_49,
      A(9) => n_0_50,
      A(8) => n_0_51,
      A(7) => n_0_52,
      A(6) => n_0_53,
      A(5) => n_0_54,
      A(4) => n_0_55,
      A(3) => n_0_56,
      A(2) => n_0_57,
      A(1) => n_0_58,
      A(0) => n_0_59,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(24),
      Q => \buff2_reg_n_0_[24]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[24]\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \b_reg0_reg_n_0_[41]\,
      A(28) => \b_reg0_reg_n_0_[41]\,
      A(27) => \b_reg0_reg_n_0_[41]\,
      A(26) => \b_reg0_reg_n_0_[41]\,
      A(25) => \b_reg0_reg_n_0_[41]\,
      A(24) => \b_reg0_reg_n_0_[41]\,
      A(23) => \b_reg0_reg_n_0_[40]\,
      A(22) => \b_reg0_reg_n_0_[39]\,
      A(21) => \b_reg0_reg_n_0_[38]\,
      A(20) => \b_reg0_reg_n_0_[37]\,
      A(19) => \b_reg0_reg_n_0_[36]\,
      A(18) => \b_reg0_reg_n_0_[35]\,
      A(17) => \b_reg0_reg_n_0_[34]\,
      A(16) => \b_reg0_reg_n_0_[33]\,
      A(15) => \b_reg0_reg_n_0_[32]\,
      A(14) => \b_reg0_reg_n_0_[31]\,
      A(13) => \b_reg0_reg_n_0_[30]\,
      A(12) => \b_reg0_reg_n_0_[29]\,
      A(11) => \b_reg0_reg_n_0_[28]\,
      A(10) => \b_reg0_reg_n_0_[27]\,
      A(9) => \b_reg0_reg_n_0_[26]\,
      A(8) => \b_reg0_reg_n_0_[25]\,
      A(7) => \b_reg0_reg_n_0_[24]\,
      A(6) => \b_reg0_reg_n_0_[23]\,
      A(5) => \b_reg0_reg_n_0_[22]\,
      A(4) => \b_reg0_reg_n_0_[21]\,
      A(3) => \b_reg0_reg_n_0_[20]\,
      A(2) => \b_reg0_reg_n_0_[19]\,
      A(1) => \b_reg0_reg_n_0_[18]\,
      A(0) => \b_reg0_reg_n_0_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \a_reg0_reg_n_0_[16]\,
      B(15) => \a_reg0_reg_n_0_[15]\,
      B(14) => \a_reg0_reg_n_0_[14]\,
      B(13) => \a_reg0_reg_n_0_[13]\,
      B(12) => \a_reg0_reg_n_0_[12]\,
      B(11) => \a_reg0_reg_n_0_[11]\,
      B(10) => \a_reg0_reg_n_0_[10]\,
      B(9) => \a_reg0_reg_n_0_[9]\,
      B(8) => \a_reg0_reg_n_0_[8]\,
      B(7) => \a_reg0_reg_n_0_[7]\,
      B(6) => \a_reg0_reg_n_0_[6]\,
      B(5) => \a_reg0_reg_n_0_[5]\,
      B(4) => \a_reg0_reg_n_0_[4]\,
      B(3) => \a_reg0_reg_n_0_[3]\,
      B(2) => \a_reg0_reg_n_0_[2]\,
      B(1) => \a_reg0_reg_n_0_[1]\,
      B(0) => \a_reg0_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(24),
      A(28) => \buff1_reg__1\(24),
      A(27) => \buff1_reg__1\(24),
      A(26) => \buff1_reg__1\(24),
      A(25) => \buff1_reg__1\(24),
      A(24 downto 0) => \buff1_reg__1\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(24),
      A(28) => buff3_reg(24),
      A(27) => buff3_reg(24),
      A(26) => buff3_reg(24),
      A(25) => buff3_reg(24),
      A(24 downto 0) => buff3_reg(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36 downto 0) => buff7_reg(87 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => \buff8_reg_n_0_[51]\,
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => \buff8_reg_n_0_[52]\,
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => \buff8_reg_n_0_[53]\,
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => \buff8_reg_n_0_[54]\,
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => \buff8_reg_n_0_[55]\,
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => \buff8_reg_n_0_[56]\,
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => \buff8_reg_n_0_[57]\,
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => \buff8_reg_n_0_[58]\,
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => \buff8_reg_n_0_[59]\,
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => \buff8_reg_n_0_[60]\,
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => \buff8_reg_n_0_[61]\,
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => \buff8_reg_n_0_[62]\,
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => \buff8_reg_n_0_[63]\,
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => \buff8_reg_n_0_[64]\,
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => \buff8_reg_n_0_[65]\,
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => \buff8_reg_n_0_[66]\,
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => \buff8_reg_n_0_[67]\,
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => \buff8_reg_n_0_[68]\,
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => \buff8_reg_n_0_[69]\,
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => \buff8_reg_n_0_[70]\,
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => \buff8_reg_n_0_[71]\,
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => \buff8_reg_n_0_[72]\,
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => \buff8_reg_n_0_[73]\,
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => \buff8_reg_n_0_[74]\,
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => \buff8_reg_n_0_[75]\,
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => \buff8_reg_n_0_[76]\,
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => \buff8_reg_n_0_[77]\,
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => \buff8_reg_n_0_[78]\,
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => \buff8_reg_n_0_[79]\,
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => \buff8_reg_n_0_[80]\,
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => \buff8_reg_n_0_[81]\,
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => \buff8_reg_n_0_[82]\,
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => \buff8_reg_n_0_[83]\,
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => \buff8_reg_n_0_[84]\,
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => \buff8_reg_n_0_[85]\,
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => \buff8_reg_n_0_[86]\,
      R => '0'
    );
\buff8_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(87),
      Q => \buff8_reg_n_0_[87]\,
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => D(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => D(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => D(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => D(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => D(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => D(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => D(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => D(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => D(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => D(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => D(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => D(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => D(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => D(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => D(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => D(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => D(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => D(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => D(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => D(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => D(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => D(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => D(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => D(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => D(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => D(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => D(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => D(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => D(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => D(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => D(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => D(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => D(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => D(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => D(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => D(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => D(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => D(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => D(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => D(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => D(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => D(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => D(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => D(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => D(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => D(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[51]\,
      Q => D(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[52]\,
      Q => D(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[53]\,
      Q => D(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[54]\,
      Q => D(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[55]\,
      Q => D(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[56]\,
      Q => D(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[57]\,
      Q => D(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[58]\,
      Q => D(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[59]\,
      Q => D(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => D(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[60]\,
      Q => Q(0),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[61]\,
      Q => Q(1),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[62]\,
      Q => Q(2),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[63]\,
      Q => Q(3),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[64]\,
      Q => Q(4),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[65]\,
      Q => Q(5),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[66]\,
      Q => Q(6),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[67]\,
      Q => Q(7),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[68]\,
      Q => Q(8),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[69]\,
      Q => Q(9),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => D(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[70]\,
      Q => Q(10),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[71]\,
      Q => Q(11),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[72]\,
      Q => Q(12),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[73]\,
      Q => Q(13),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[74]\,
      Q => Q(14),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[75]\,
      Q => Q(15),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[76]\,
      Q => Q(16),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[77]\,
      Q => Q(17),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[78]\,
      Q => Q(18),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[79]\,
      Q => Q(19),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => D(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[80]\,
      Q => Q(20),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[81]\,
      Q => Q(21),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[82]\,
      Q => Q(22),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[83]\,
      Q => Q(23),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[84]\,
      Q => Q(24),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[85]\,
      Q => Q(25),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[86]\,
      Q => Q(26),
      R => '0'
    );
\buff9_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[87]\,
      Q => Q(27),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => D(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19 : entity is "mixer_mul_47ns_42cud_MulnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19 is
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[17]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[24]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[13]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__1_srl3_n_0\ : STD_LOGIC;
  signal \buff1_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff1_reg__1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^buff2_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buff2_reg[0]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[0]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[17]__0_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__1_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]__2_n_0\ : STD_LOGIC;
  signal \buff2_reg_n_0_[18]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[19]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[20]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[22]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[23]\ : STD_LOGIC;
  signal \buff2_reg_n_0_[24]\ : STD_LOGIC;
  signal buff2_reg_n_100 : STD_LOGIC;
  signal buff2_reg_n_101 : STD_LOGIC;
  signal buff2_reg_n_102 : STD_LOGIC;
  signal buff2_reg_n_103 : STD_LOGIC;
  signal buff2_reg_n_104 : STD_LOGIC;
  signal buff2_reg_n_105 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal buff2_reg_n_95 : STD_LOGIC;
  signal buff2_reg_n_96 : STD_LOGIC;
  signal buff2_reg_n_97 : STD_LOGIC;
  signal buff2_reg_n_98 : STD_LOGIC;
  signal buff2_reg_n_99 : STD_LOGIC;
  signal buff3_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_100\ : STD_LOGIC;
  signal \buff4_reg__0_n_101\ : STD_LOGIC;
  signal \buff4_reg__0_n_102\ : STD_LOGIC;
  signal \buff4_reg__0_n_103\ : STD_LOGIC;
  signal \buff4_reg__0_n_104\ : STD_LOGIC;
  signal \buff4_reg__0_n_105\ : STD_LOGIC;
  signal \buff4_reg__0_n_106\ : STD_LOGIC;
  signal \buff4_reg__0_n_107\ : STD_LOGIC;
  signal \buff4_reg__0_n_108\ : STD_LOGIC;
  signal \buff4_reg__0_n_109\ : STD_LOGIC;
  signal \buff4_reg__0_n_110\ : STD_LOGIC;
  signal \buff4_reg__0_n_111\ : STD_LOGIC;
  signal \buff4_reg__0_n_112\ : STD_LOGIC;
  signal \buff4_reg__0_n_113\ : STD_LOGIC;
  signal \buff4_reg__0_n_114\ : STD_LOGIC;
  signal \buff4_reg__0_n_115\ : STD_LOGIC;
  signal \buff4_reg__0_n_116\ : STD_LOGIC;
  signal \buff4_reg__0_n_117\ : STD_LOGIC;
  signal \buff4_reg__0_n_118\ : STD_LOGIC;
  signal \buff4_reg__0_n_119\ : STD_LOGIC;
  signal \buff4_reg__0_n_120\ : STD_LOGIC;
  signal \buff4_reg__0_n_121\ : STD_LOGIC;
  signal \buff4_reg__0_n_122\ : STD_LOGIC;
  signal \buff4_reg__0_n_123\ : STD_LOGIC;
  signal \buff4_reg__0_n_124\ : STD_LOGIC;
  signal \buff4_reg__0_n_125\ : STD_LOGIC;
  signal \buff4_reg__0_n_126\ : STD_LOGIC;
  signal \buff4_reg__0_n_127\ : STD_LOGIC;
  signal \buff4_reg__0_n_128\ : STD_LOGIC;
  signal \buff4_reg__0_n_129\ : STD_LOGIC;
  signal \buff4_reg__0_n_130\ : STD_LOGIC;
  signal \buff4_reg__0_n_131\ : STD_LOGIC;
  signal \buff4_reg__0_n_132\ : STD_LOGIC;
  signal \buff4_reg__0_n_133\ : STD_LOGIC;
  signal \buff4_reg__0_n_134\ : STD_LOGIC;
  signal \buff4_reg__0_n_135\ : STD_LOGIC;
  signal \buff4_reg__0_n_136\ : STD_LOGIC;
  signal \buff4_reg__0_n_137\ : STD_LOGIC;
  signal \buff4_reg__0_n_138\ : STD_LOGIC;
  signal \buff4_reg__0_n_139\ : STD_LOGIC;
  signal \buff4_reg__0_n_140\ : STD_LOGIC;
  signal \buff4_reg__0_n_141\ : STD_LOGIC;
  signal \buff4_reg__0_n_142\ : STD_LOGIC;
  signal \buff4_reg__0_n_143\ : STD_LOGIC;
  signal \buff4_reg__0_n_144\ : STD_LOGIC;
  signal \buff4_reg__0_n_145\ : STD_LOGIC;
  signal \buff4_reg__0_n_146\ : STD_LOGIC;
  signal \buff4_reg__0_n_147\ : STD_LOGIC;
  signal \buff4_reg__0_n_148\ : STD_LOGIC;
  signal \buff4_reg__0_n_149\ : STD_LOGIC;
  signal \buff4_reg__0_n_150\ : STD_LOGIC;
  signal \buff4_reg__0_n_151\ : STD_LOGIC;
  signal \buff4_reg__0_n_152\ : STD_LOGIC;
  signal \buff4_reg__0_n_153\ : STD_LOGIC;
  signal \buff4_reg__0_n_58\ : STD_LOGIC;
  signal \buff4_reg__0_n_59\ : STD_LOGIC;
  signal \buff4_reg__0_n_60\ : STD_LOGIC;
  signal \buff4_reg__0_n_61\ : STD_LOGIC;
  signal \buff4_reg__0_n_62\ : STD_LOGIC;
  signal \buff4_reg__0_n_63\ : STD_LOGIC;
  signal \buff4_reg__0_n_64\ : STD_LOGIC;
  signal \buff4_reg__0_n_65\ : STD_LOGIC;
  signal \buff4_reg__0_n_66\ : STD_LOGIC;
  signal \buff4_reg__0_n_67\ : STD_LOGIC;
  signal \buff4_reg__0_n_68\ : STD_LOGIC;
  signal \buff4_reg__0_n_69\ : STD_LOGIC;
  signal \buff4_reg__0_n_70\ : STD_LOGIC;
  signal \buff4_reg__0_n_71\ : STD_LOGIC;
  signal \buff4_reg__0_n_72\ : STD_LOGIC;
  signal \buff4_reg__0_n_73\ : STD_LOGIC;
  signal \buff4_reg__0_n_74\ : STD_LOGIC;
  signal \buff4_reg__0_n_75\ : STD_LOGIC;
  signal \buff4_reg__0_n_76\ : STD_LOGIC;
  signal \buff4_reg__0_n_77\ : STD_LOGIC;
  signal \buff4_reg__0_n_78\ : STD_LOGIC;
  signal \buff4_reg__0_n_79\ : STD_LOGIC;
  signal \buff4_reg__0_n_80\ : STD_LOGIC;
  signal \buff4_reg__0_n_81\ : STD_LOGIC;
  signal \buff4_reg__0_n_82\ : STD_LOGIC;
  signal \buff4_reg__0_n_83\ : STD_LOGIC;
  signal \buff4_reg__0_n_84\ : STD_LOGIC;
  signal \buff4_reg__0_n_85\ : STD_LOGIC;
  signal \buff4_reg__0_n_86\ : STD_LOGIC;
  signal \buff4_reg__0_n_87\ : STD_LOGIC;
  signal \buff4_reg__0_n_88\ : STD_LOGIC;
  signal \buff4_reg__0_n_89\ : STD_LOGIC;
  signal \buff4_reg__0_n_90\ : STD_LOGIC;
  signal \buff4_reg__0_n_91\ : STD_LOGIC;
  signal \buff4_reg__0_n_92\ : STD_LOGIC;
  signal \buff4_reg__0_n_93\ : STD_LOGIC;
  signal \buff4_reg__0_n_94\ : STD_LOGIC;
  signal \buff4_reg__0_n_95\ : STD_LOGIC;
  signal \buff4_reg__0_n_96\ : STD_LOGIC;
  signal \buff4_reg__0_n_97\ : STD_LOGIC;
  signal \buff4_reg__0_n_98\ : STD_LOGIC;
  signal \buff4_reg__0_n_99\ : STD_LOGIC;
  signal \buff5_reg__1_n_106\ : STD_LOGIC;
  signal \buff5_reg__1_n_107\ : STD_LOGIC;
  signal \buff5_reg__1_n_108\ : STD_LOGIC;
  signal \buff5_reg__1_n_109\ : STD_LOGIC;
  signal \buff5_reg__1_n_110\ : STD_LOGIC;
  signal \buff5_reg__1_n_111\ : STD_LOGIC;
  signal \buff5_reg__1_n_112\ : STD_LOGIC;
  signal \buff5_reg__1_n_113\ : STD_LOGIC;
  signal \buff5_reg__1_n_114\ : STD_LOGIC;
  signal \buff5_reg__1_n_115\ : STD_LOGIC;
  signal \buff5_reg__1_n_116\ : STD_LOGIC;
  signal \buff5_reg__1_n_117\ : STD_LOGIC;
  signal \buff5_reg__1_n_118\ : STD_LOGIC;
  signal \buff5_reg__1_n_119\ : STD_LOGIC;
  signal \buff5_reg__1_n_120\ : STD_LOGIC;
  signal \buff5_reg__1_n_121\ : STD_LOGIC;
  signal \buff5_reg__1_n_122\ : STD_LOGIC;
  signal \buff5_reg__1_n_123\ : STD_LOGIC;
  signal \buff5_reg__1_n_124\ : STD_LOGIC;
  signal \buff5_reg__1_n_125\ : STD_LOGIC;
  signal \buff5_reg__1_n_126\ : STD_LOGIC;
  signal \buff5_reg__1_n_127\ : STD_LOGIC;
  signal \buff5_reg__1_n_128\ : STD_LOGIC;
  signal \buff5_reg__1_n_129\ : STD_LOGIC;
  signal \buff5_reg__1_n_130\ : STD_LOGIC;
  signal \buff5_reg__1_n_131\ : STD_LOGIC;
  signal \buff5_reg__1_n_132\ : STD_LOGIC;
  signal \buff5_reg__1_n_133\ : STD_LOGIC;
  signal \buff5_reg__1_n_134\ : STD_LOGIC;
  signal \buff5_reg__1_n_135\ : STD_LOGIC;
  signal \buff5_reg__1_n_136\ : STD_LOGIC;
  signal \buff5_reg__1_n_137\ : STD_LOGIC;
  signal \buff5_reg__1_n_138\ : STD_LOGIC;
  signal \buff5_reg__1_n_139\ : STD_LOGIC;
  signal \buff5_reg__1_n_140\ : STD_LOGIC;
  signal \buff5_reg__1_n_141\ : STD_LOGIC;
  signal \buff5_reg__1_n_142\ : STD_LOGIC;
  signal \buff5_reg__1_n_143\ : STD_LOGIC;
  signal \buff5_reg__1_n_144\ : STD_LOGIC;
  signal \buff5_reg__1_n_145\ : STD_LOGIC;
  signal \buff5_reg__1_n_146\ : STD_LOGIC;
  signal \buff5_reg__1_n_147\ : STD_LOGIC;
  signal \buff5_reg__1_n_148\ : STD_LOGIC;
  signal \buff5_reg__1_n_149\ : STD_LOGIC;
  signal \buff5_reg__1_n_150\ : STD_LOGIC;
  signal \buff5_reg__1_n_151\ : STD_LOGIC;
  signal \buff5_reg__1_n_152\ : STD_LOGIC;
  signal \buff5_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_10\ : STD_LOGIC;
  signal \buff6_reg__1_n_100\ : STD_LOGIC;
  signal \buff6_reg__1_n_101\ : STD_LOGIC;
  signal \buff6_reg__1_n_102\ : STD_LOGIC;
  signal \buff6_reg__1_n_103\ : STD_LOGIC;
  signal \buff6_reg__1_n_104\ : STD_LOGIC;
  signal \buff6_reg__1_n_105\ : STD_LOGIC;
  signal \buff6_reg__1_n_106\ : STD_LOGIC;
  signal \buff6_reg__1_n_107\ : STD_LOGIC;
  signal \buff6_reg__1_n_108\ : STD_LOGIC;
  signal \buff6_reg__1_n_109\ : STD_LOGIC;
  signal \buff6_reg__1_n_11\ : STD_LOGIC;
  signal \buff6_reg__1_n_110\ : STD_LOGIC;
  signal \buff6_reg__1_n_111\ : STD_LOGIC;
  signal \buff6_reg__1_n_112\ : STD_LOGIC;
  signal \buff6_reg__1_n_113\ : STD_LOGIC;
  signal \buff6_reg__1_n_114\ : STD_LOGIC;
  signal \buff6_reg__1_n_115\ : STD_LOGIC;
  signal \buff6_reg__1_n_116\ : STD_LOGIC;
  signal \buff6_reg__1_n_117\ : STD_LOGIC;
  signal \buff6_reg__1_n_118\ : STD_LOGIC;
  signal \buff6_reg__1_n_119\ : STD_LOGIC;
  signal \buff6_reg__1_n_12\ : STD_LOGIC;
  signal \buff6_reg__1_n_120\ : STD_LOGIC;
  signal \buff6_reg__1_n_121\ : STD_LOGIC;
  signal \buff6_reg__1_n_122\ : STD_LOGIC;
  signal \buff6_reg__1_n_123\ : STD_LOGIC;
  signal \buff6_reg__1_n_124\ : STD_LOGIC;
  signal \buff6_reg__1_n_125\ : STD_LOGIC;
  signal \buff6_reg__1_n_126\ : STD_LOGIC;
  signal \buff6_reg__1_n_127\ : STD_LOGIC;
  signal \buff6_reg__1_n_128\ : STD_LOGIC;
  signal \buff6_reg__1_n_129\ : STD_LOGIC;
  signal \buff6_reg__1_n_13\ : STD_LOGIC;
  signal \buff6_reg__1_n_130\ : STD_LOGIC;
  signal \buff6_reg__1_n_131\ : STD_LOGIC;
  signal \buff6_reg__1_n_132\ : STD_LOGIC;
  signal \buff6_reg__1_n_133\ : STD_LOGIC;
  signal \buff6_reg__1_n_134\ : STD_LOGIC;
  signal \buff6_reg__1_n_135\ : STD_LOGIC;
  signal \buff6_reg__1_n_136\ : STD_LOGIC;
  signal \buff6_reg__1_n_137\ : STD_LOGIC;
  signal \buff6_reg__1_n_138\ : STD_LOGIC;
  signal \buff6_reg__1_n_139\ : STD_LOGIC;
  signal \buff6_reg__1_n_14\ : STD_LOGIC;
  signal \buff6_reg__1_n_140\ : STD_LOGIC;
  signal \buff6_reg__1_n_141\ : STD_LOGIC;
  signal \buff6_reg__1_n_142\ : STD_LOGIC;
  signal \buff6_reg__1_n_143\ : STD_LOGIC;
  signal \buff6_reg__1_n_144\ : STD_LOGIC;
  signal \buff6_reg__1_n_145\ : STD_LOGIC;
  signal \buff6_reg__1_n_146\ : STD_LOGIC;
  signal \buff6_reg__1_n_147\ : STD_LOGIC;
  signal \buff6_reg__1_n_148\ : STD_LOGIC;
  signal \buff6_reg__1_n_149\ : STD_LOGIC;
  signal \buff6_reg__1_n_15\ : STD_LOGIC;
  signal \buff6_reg__1_n_150\ : STD_LOGIC;
  signal \buff6_reg__1_n_151\ : STD_LOGIC;
  signal \buff6_reg__1_n_152\ : STD_LOGIC;
  signal \buff6_reg__1_n_153\ : STD_LOGIC;
  signal \buff6_reg__1_n_16\ : STD_LOGIC;
  signal \buff6_reg__1_n_17\ : STD_LOGIC;
  signal \buff6_reg__1_n_18\ : STD_LOGIC;
  signal \buff6_reg__1_n_19\ : STD_LOGIC;
  signal \buff6_reg__1_n_20\ : STD_LOGIC;
  signal \buff6_reg__1_n_21\ : STD_LOGIC;
  signal \buff6_reg__1_n_22\ : STD_LOGIC;
  signal \buff6_reg__1_n_23\ : STD_LOGIC;
  signal \buff6_reg__1_n_58\ : STD_LOGIC;
  signal \buff6_reg__1_n_59\ : STD_LOGIC;
  signal \buff6_reg__1_n_6\ : STD_LOGIC;
  signal \buff6_reg__1_n_60\ : STD_LOGIC;
  signal \buff6_reg__1_n_61\ : STD_LOGIC;
  signal \buff6_reg__1_n_62\ : STD_LOGIC;
  signal \buff6_reg__1_n_63\ : STD_LOGIC;
  signal \buff6_reg__1_n_64\ : STD_LOGIC;
  signal \buff6_reg__1_n_65\ : STD_LOGIC;
  signal \buff6_reg__1_n_66\ : STD_LOGIC;
  signal \buff6_reg__1_n_67\ : STD_LOGIC;
  signal \buff6_reg__1_n_68\ : STD_LOGIC;
  signal \buff6_reg__1_n_69\ : STD_LOGIC;
  signal \buff6_reg__1_n_7\ : STD_LOGIC;
  signal \buff6_reg__1_n_70\ : STD_LOGIC;
  signal \buff6_reg__1_n_71\ : STD_LOGIC;
  signal \buff6_reg__1_n_72\ : STD_LOGIC;
  signal \buff6_reg__1_n_73\ : STD_LOGIC;
  signal \buff6_reg__1_n_74\ : STD_LOGIC;
  signal \buff6_reg__1_n_75\ : STD_LOGIC;
  signal \buff6_reg__1_n_76\ : STD_LOGIC;
  signal \buff6_reg__1_n_77\ : STD_LOGIC;
  signal \buff6_reg__1_n_78\ : STD_LOGIC;
  signal \buff6_reg__1_n_79\ : STD_LOGIC;
  signal \buff6_reg__1_n_8\ : STD_LOGIC;
  signal \buff6_reg__1_n_80\ : STD_LOGIC;
  signal \buff6_reg__1_n_81\ : STD_LOGIC;
  signal \buff6_reg__1_n_82\ : STD_LOGIC;
  signal \buff6_reg__1_n_83\ : STD_LOGIC;
  signal \buff6_reg__1_n_84\ : STD_LOGIC;
  signal \buff6_reg__1_n_85\ : STD_LOGIC;
  signal \buff6_reg__1_n_86\ : STD_LOGIC;
  signal \buff6_reg__1_n_87\ : STD_LOGIC;
  signal \buff6_reg__1_n_88\ : STD_LOGIC;
  signal \buff6_reg__1_n_89\ : STD_LOGIC;
  signal \buff6_reg__1_n_9\ : STD_LOGIC;
  signal \buff6_reg__1_n_90\ : STD_LOGIC;
  signal \buff6_reg__1_n_91\ : STD_LOGIC;
  signal \buff6_reg__1_n_92\ : STD_LOGIC;
  signal \buff6_reg__1_n_93\ : STD_LOGIC;
  signal \buff6_reg__1_n_94\ : STD_LOGIC;
  signal \buff6_reg__1_n_95\ : STD_LOGIC;
  signal \buff6_reg__1_n_96\ : STD_LOGIC;
  signal \buff6_reg__1_n_97\ : STD_LOGIC;
  signal \buff6_reg__1_n_98\ : STD_LOGIC;
  signal \buff6_reg__1_n_99\ : STD_LOGIC;
  signal buff7_reg : STD_LOGIC_VECTOR ( 87 downto 51 );
  signal \buff7_reg__2_n_58\ : STD_LOGIC;
  signal \buff7_reg__2_n_59\ : STD_LOGIC;
  signal \buff7_reg__2_n_60\ : STD_LOGIC;
  signal \buff7_reg__2_n_61\ : STD_LOGIC;
  signal \buff7_reg__2_n_62\ : STD_LOGIC;
  signal \buff7_reg__2_n_63\ : STD_LOGIC;
  signal \buff7_reg__2_n_64\ : STD_LOGIC;
  signal \buff7_reg__2_n_65\ : STD_LOGIC;
  signal \buff7_reg__2_n_66\ : STD_LOGIC;
  signal \buff7_reg__2_n_67\ : STD_LOGIC;
  signal \buff7_reg__2_n_68\ : STD_LOGIC;
  signal \buff8_reg_n_0_[51]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[52]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[53]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[54]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[55]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[56]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[58]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[59]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[60]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[61]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[62]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[63]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[64]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[65]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[66]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[67]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[68]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[69]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[70]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[71]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[72]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[73]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[74]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[75]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[76]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[77]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[78]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[79]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[80]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[81]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[82]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[83]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[84]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[85]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[86]\ : STD_LOGIC;
  signal \buff8_reg_n_0_[87]\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_45 : STD_LOGIC;
  attribute RTL_KEEP of n_0_45 : signal is "true";
  signal n_0_46 : STD_LOGIC;
  attribute RTL_KEEP of n_0_46 : signal is "true";
  signal n_0_47 : STD_LOGIC;
  attribute RTL_KEEP of n_0_47 : signal is "true";
  signal n_0_48 : STD_LOGIC;
  attribute RTL_KEEP of n_0_48 : signal is "true";
  signal n_0_49 : STD_LOGIC;
  attribute RTL_KEEP of n_0_49 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_50 : STD_LOGIC;
  attribute RTL_KEEP of n_0_50 : signal is "true";
  signal n_0_51 : STD_LOGIC;
  attribute RTL_KEEP of n_0_51 : signal is "true";
  signal n_0_52 : STD_LOGIC;
  attribute RTL_KEEP of n_0_52 : signal is "true";
  signal n_0_53 : STD_LOGIC;
  attribute RTL_KEEP of n_0_53 : signal is "true";
  signal n_0_54 : STD_LOGIC;
  attribute RTL_KEEP of n_0_54 : signal is "true";
  signal n_0_55 : STD_LOGIC;
  attribute RTL_KEEP of n_0_55 : signal is "true";
  signal n_0_56 : STD_LOGIC;
  attribute RTL_KEEP of n_0_56 : signal is "true";
  signal n_0_57 : STD_LOGIC;
  attribute RTL_KEEP of n_0_57 : signal is "true";
  signal n_0_58 : STD_LOGIC;
  attribute RTL_KEEP of n_0_58 : signal is "true";
  signal n_0_59 : STD_LOGIC;
  attribute RTL_KEEP of n_0_59 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_60 : STD_LOGIC;
  attribute RTL_KEEP of n_0_60 : signal is "true";
  signal n_0_61 : STD_LOGIC;
  attribute RTL_KEEP of n_0_61 : signal is "true";
  signal n_0_62 : STD_LOGIC;
  attribute RTL_KEEP of n_0_62 : signal is "true";
  signal n_0_63 : STD_LOGIC;
  attribute RTL_KEEP of n_0_63 : signal is "true";
  signal n_0_64 : STD_LOGIC;
  attribute RTL_KEEP of n_0_64 : signal is "true";
  signal n_0_65 : STD_LOGIC;
  attribute RTL_KEEP of n_0_65 : signal is "true";
  signal n_0_66 : STD_LOGIC;
  attribute RTL_KEEP of n_0_66 : signal is "true";
  signal n_0_67 : STD_LOGIC;
  attribute RTL_KEEP of n_0_67 : signal is "true";
  signal n_0_68 : STD_LOGIC;
  attribute RTL_KEEP of n_0_68 : signal is "true";
  signal n_0_69 : STD_LOGIC;
  attribute RTL_KEEP of n_0_69 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_70 : STD_LOGIC;
  attribute RTL_KEEP of n_0_70 : signal is "true";
  signal n_0_71 : STD_LOGIC;
  attribute RTL_KEEP of n_0_71 : signal is "true";
  signal n_0_72 : STD_LOGIC;
  attribute RTL_KEEP of n_0_72 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff3_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff5_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff5_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff5_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff6_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff7_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff7_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff7_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff1_reg[0]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[10]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[11]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[12]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[1]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[2]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[3]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[4]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[5]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[6]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[7]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[8]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 ";
  attribute srl_bus_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg ";
  attribute srl_name of \buff1_reg[9]__1_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 ";
  attribute srl_bus_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[0]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 ";
  attribute srl_bus_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[10]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 ";
  attribute srl_bus_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[11]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 ";
  attribute srl_bus_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[12]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 ";
  attribute srl_bus_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[13]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 ";
  attribute srl_bus_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[14]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 ";
  attribute srl_bus_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[15]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 ";
  attribute srl_bus_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[16]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 ";
  attribute srl_bus_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[17]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 ";
  attribute srl_bus_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[18]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 ";
  attribute srl_bus_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[19]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 ";
  attribute srl_bus_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[1]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 ";
  attribute srl_bus_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[20]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 ";
  attribute srl_bus_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[21]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 ";
  attribute srl_bus_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[22]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 ";
  attribute srl_bus_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[23]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 ";
  attribute srl_bus_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[24]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 ";
  attribute srl_bus_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[25]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 ";
  attribute srl_bus_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[26]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 ";
  attribute srl_bus_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[27]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 ";
  attribute srl_bus_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[28]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 ";
  attribute srl_bus_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[29]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 ";
  attribute srl_bus_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[2]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 ";
  attribute srl_bus_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[30]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 ";
  attribute srl_bus_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[31]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 ";
  attribute srl_bus_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[32]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 ";
  attribute srl_bus_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[33]_srl5\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 ";
  attribute srl_bus_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[34]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 ";
  attribute srl_bus_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[35]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 ";
  attribute srl_bus_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[36]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 ";
  attribute srl_bus_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[37]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 ";
  attribute srl_bus_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[38]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 ";
  attribute srl_bus_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[39]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 ";
  attribute srl_bus_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[3]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 ";
  attribute srl_bus_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[40]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 ";
  attribute srl_bus_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[41]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 ";
  attribute srl_bus_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[42]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 ";
  attribute srl_bus_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[43]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 ";
  attribute srl_bus_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[44]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 ";
  attribute srl_bus_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[45]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 ";
  attribute srl_bus_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[46]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 ";
  attribute srl_bus_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[47]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 ";
  attribute srl_bus_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[48]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 ";
  attribute srl_bus_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[49]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 ";
  attribute srl_bus_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[4]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 ";
  attribute srl_bus_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[50]_srl3\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 ";
  attribute srl_bus_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[5]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 ";
  attribute srl_bus_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[6]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 ";
  attribute srl_bus_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[7]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 ";
  attribute srl_bus_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[8]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 ";
  attribute srl_bus_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg ";
  attribute srl_name of \buff9_reg[9]_srl7\ : label is "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 ";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_72,
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_62,
      Q => \a_reg0_reg_n_0_[10]\,
      R => '0'
    );
\a_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_61,
      Q => \a_reg0_reg_n_0_[11]\,
      R => '0'
    );
\a_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_60,
      Q => \a_reg0_reg_n_0_[12]\,
      R => '0'
    );
\a_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_59,
      Q => \a_reg0_reg_n_0_[13]\,
      R => '0'
    );
\a_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_58,
      Q => \a_reg0_reg_n_0_[14]\,
      R => '0'
    );
\a_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_57,
      Q => \a_reg0_reg_n_0_[15]\,
      R => '0'
    );
\a_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_56,
      Q => \a_reg0_reg_n_0_[16]\,
      R => '0'
    );
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_55,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_54,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_53,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_71,
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_52,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_51,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_50,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_49,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_48,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_47,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_46,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_45,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_44,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_43,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_70,
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_42,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_41,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_40,
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_39,
      Q => \a_reg0_reg_n_0_[33]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_69,
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_68,
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_67,
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_66,
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_65,
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\a_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_64,
      Q => \a_reg0_reg_n_0_[8]\,
      R => '0'
    );
\a_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_63,
      Q => \a_reg0_reg_n_0_[9]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_25,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_15,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_14,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_24,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_23,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[33]\,
      R => '0'
    );
\b_reg0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[34]\,
      R => '0'
    );
\b_reg0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[35]\,
      R => '0'
    );
\b_reg0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[36]\,
      R => '0'
    );
\b_reg0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[37]\,
      R => '0'
    );
\b_reg0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[38]\,
      R => '0'
    );
\b_reg0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[39]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_22,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[40]\,
      R => '0'
    );
\b_reg0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[41]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_21,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_20,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_19,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_18,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_17,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_16,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[0]\,
      Q => \buff0_reg__2\(0),
      R => '0'
    );
\buff0_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__1_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[10]\,
      Q => \buff0_reg__2\(10),
      R => '0'
    );
\buff0_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__1_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[11]\,
      Q => \buff0_reg__2\(11),
      R => '0'
    );
\buff0_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__1_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[12]\,
      Q => \buff0_reg__2\(12),
      R => '0'
    );
\buff0_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__1_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[13]\,
      Q => \buff0_reg__2\(13),
      R => '0'
    );
\buff0_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__1_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[14]\,
      Q => \buff0_reg__2\(14),
      R => '0'
    );
\buff0_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__1_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[15]\,
      Q => \buff0_reg__2\(15),
      R => '0'
    );
\buff0_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__1_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[33]\,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[16]\,
      Q => \buff0_reg__2\(16),
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[33]\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[17]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[34]\,
      Q => \buff0_reg[17]__1_n_0\,
      R => '0'
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[35]\,
      Q => \buff0_reg_n_0_[18]\,
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[36]\,
      Q => \buff0_reg_n_0_[19]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[1]\,
      Q => \buff0_reg__2\(1),
      R => '0'
    );
\buff0_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__1_n_0\,
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[37]\,
      Q => \buff0_reg_n_0_[20]\,
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[38]\,
      Q => \buff0_reg_n_0_[21]\,
      R => '0'
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[39]\,
      Q => \buff0_reg_n_0_[22]\,
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[40]\,
      Q => \buff0_reg_n_0_[23]\,
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[41]\,
      Q => \buff0_reg_n_0_[24]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[2]\,
      Q => \buff0_reg__2\(2),
      R => '0'
    );
\buff0_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__1_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[3]\,
      Q => \buff0_reg__2\(3),
      R => '0'
    );
\buff0_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__1_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[4]\,
      Q => \buff0_reg__2\(4),
      R => '0'
    );
\buff0_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__1_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[5]\,
      Q => \buff0_reg__2\(5),
      R => '0'
    );
\buff0_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__1_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[6]\,
      Q => \buff0_reg__2\(6),
      R => '0'
    );
\buff0_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__1_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[7]\,
      Q => \buff0_reg__2\(7),
      R => '0'
    );
\buff0_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__1_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[8]\,
      Q => \buff0_reg__2\(8),
      R => '0'
    );
\buff0_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__1_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[9]\,
      Q => \buff0_reg__2\(9),
      R => '0'
    );
\buff0_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__1_n_0\,
      R => '0'
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[0]__1_n_0\,
      Q => \buff1_reg__1\(0),
      R => '0'
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[0]\,
      Q => \buff1_reg[0]__0_n_0\,
      R => '0'
    );
\buff1_reg[0]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_38,
      Q => \buff1_reg[0]__1_srl3_n_0\
    );
\buff1_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(0),
      Q => \buff1_reg[0]__2_n_0\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[10]__1_n_0\,
      Q => \buff1_reg__1\(10),
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[10]\,
      Q => \buff1_reg[10]__0_n_0\,
      R => '0'
    );
\buff1_reg[10]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_28,
      Q => \buff1_reg[10]__1_srl3_n_0\
    );
\buff1_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(10),
      Q => \buff1_reg[10]__2_n_0\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[11]__1_n_0\,
      Q => \buff1_reg__1\(11),
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[11]\,
      Q => \buff1_reg[11]__0_n_0\,
      R => '0'
    );
\buff1_reg[11]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_27,
      Q => \buff1_reg[11]__1_srl3_n_0\
    );
\buff1_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(11),
      Q => \buff1_reg[11]__2_n_0\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[12]__1_n_0\,
      Q => \buff1_reg__1\(12),
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[12]\,
      Q => \buff1_reg[12]__0_n_0\,
      R => '0'
    );
\buff1_reg[12]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_26,
      Q => \buff1_reg[12]__1_srl3_n_0\
    );
\buff1_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(12),
      Q => \buff1_reg[12]__2_n_0\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[13]__1_n_0\,
      Q => \buff1_reg__1\(13),
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[13]\,
      Q => \buff1_reg[13]__0_n_0\,
      R => '0'
    );
\buff1_reg[13]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(13),
      Q => \buff1_reg[13]__2_n_0\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[14]__1_n_0\,
      Q => \buff1_reg__1\(14),
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[14]\,
      Q => \buff1_reg[14]__0_n_0\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(14),
      Q => \buff1_reg[14]__1_n_0\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[15]__1_n_0\,
      Q => \buff1_reg__1\(15),
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[15]\,
      Q => \buff1_reg[15]__0_n_0\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(15),
      Q => \buff1_reg[15]__1_n_0\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[16]__1_n_0\,
      Q => \buff1_reg__1\(16),
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[16]\,
      Q => \buff1_reg[16]__0_n_0\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(16),
      Q => \buff1_reg[16]__1_n_0\,
      R => '0'
    );
\buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[17]__1_n_0\,
      Q => \buff1_reg__1\(17),
      R => '0'
    );
\buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[18]\,
      Q => \buff1_reg__1\(18),
      R => '0'
    );
\buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[19]\,
      Q => \buff1_reg__1\(19),
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[1]__1_n_0\,
      Q => \buff1_reg__1\(1),
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[1]\,
      Q => \buff1_reg[1]__0_n_0\,
      R => '0'
    );
\buff1_reg[1]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_37,
      Q => \buff1_reg[1]__1_srl3_n_0\
    );
\buff1_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(1),
      Q => \buff1_reg[1]__2_n_0\,
      R => '0'
    );
\buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[20]\,
      Q => \buff1_reg__1\(20),
      R => '0'
    );
\buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[21]\,
      Q => \buff1_reg__1\(21),
      R => '0'
    );
\buff1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[22]\,
      Q => \buff1_reg__1\(22),
      R => '0'
    );
\buff1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[23]\,
      Q => \buff1_reg__1\(23),
      R => '0'
    );
\buff1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[24]\,
      Q => \buff1_reg__1\(24),
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[2]__1_n_0\,
      Q => \buff1_reg__1\(2),
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[2]\,
      Q => \buff1_reg[2]__0_n_0\,
      R => '0'
    );
\buff1_reg[2]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_36,
      Q => \buff1_reg[2]__1_srl3_n_0\
    );
\buff1_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(2),
      Q => \buff1_reg[2]__2_n_0\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[3]__1_n_0\,
      Q => \buff1_reg__1\(3),
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[3]\,
      Q => \buff1_reg[3]__0_n_0\,
      R => '0'
    );
\buff1_reg[3]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_35,
      Q => \buff1_reg[3]__1_srl3_n_0\
    );
\buff1_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(3),
      Q => \buff1_reg[3]__2_n_0\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[4]__1_n_0\,
      Q => \buff1_reg__1\(4),
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[4]\,
      Q => \buff1_reg[4]__0_n_0\,
      R => '0'
    );
\buff1_reg[4]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_34,
      Q => \buff1_reg[4]__1_srl3_n_0\
    );
\buff1_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(4),
      Q => \buff1_reg[4]__2_n_0\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[5]__1_n_0\,
      Q => \buff1_reg__1\(5),
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[5]\,
      Q => \buff1_reg[5]__0_n_0\,
      R => '0'
    );
\buff1_reg[5]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_33,
      Q => \buff1_reg[5]__1_srl3_n_0\
    );
\buff1_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(5),
      Q => \buff1_reg[5]__2_n_0\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[6]__1_n_0\,
      Q => \buff1_reg__1\(6),
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[6]\,
      Q => \buff1_reg[6]__0_n_0\,
      R => '0'
    );
\buff1_reg[6]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_32,
      Q => \buff1_reg[6]__1_srl3_n_0\
    );
\buff1_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(6),
      Q => \buff1_reg[6]__2_n_0\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[7]__1_n_0\,
      Q => \buff1_reg__1\(7),
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[7]\,
      Q => \buff1_reg[7]__0_n_0\,
      R => '0'
    );
\buff1_reg[7]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_31,
      Q => \buff1_reg[7]__1_srl3_n_0\
    );
\buff1_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(7),
      Q => \buff1_reg[7]__2_n_0\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[8]__1_n_0\,
      Q => \buff1_reg__1\(8),
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[8]\,
      Q => \buff1_reg[8]__0_n_0\,
      R => '0'
    );
\buff1_reg[8]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_30,
      Q => \buff1_reg[8]__1_srl3_n_0\
    );
\buff1_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(8),
      Q => \buff1_reg[8]__2_n_0\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg[9]__1_n_0\,
      Q => \buff1_reg__1\(9),
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg_n_0_[9]\,
      Q => \buff1_reg[9]__0_n_0\,
      R => '0'
    );
\buff1_reg[9]__1_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => n_0_29,
      Q => \buff1_reg[9]__1_srl3_n_0\
    );
\buff1_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff0_reg__2\(9),
      Q => \buff1_reg[9]__2_n_0\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_56,
      A(15) => n_0_57,
      A(14) => n_0_58,
      A(13) => n_0_59,
      A(12) => n_0_60,
      A(11) => n_0_61,
      A(10) => n_0_62,
      A(9) => n_0_63,
      A(8) => n_0_64,
      A(7) => n_0_65,
      A(6) => n_0_66,
      A(5) => n_0_67,
      A(4) => n_0_68,
      A(3) => n_0_69,
      A(2) => n_0_70,
      A(1) => n_0_71,
      A(0) => n_0_72,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => n_0_9,
      B(15) => n_0_10,
      B(14) => n_0_11,
      B(13) => n_0_12,
      B(12) => n_0_13,
      B(11) => n_0_14,
      B(10) => n_0_15,
      B(9) => n_0_16,
      B(8) => n_0_17,
      B(7) => n_0_18,
      B(6) => n_0_19,
      B(5) => n_0_20,
      B(4) => n_0_21,
      B(3) => n_0_22,
      B(2) => n_0_23,
      B(1) => n_0_24,
      B(0) => n_0_25,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23) => buff2_reg_n_82,
      P(22) => buff2_reg_n_83,
      P(21) => buff2_reg_n_84,
      P(20) => buff2_reg_n_85,
      P(19) => buff2_reg_n_86,
      P(18) => buff2_reg_n_87,
      P(17) => buff2_reg_n_88,
      P(16) => buff2_reg_n_89,
      P(15) => buff2_reg_n_90,
      P(14) => buff2_reg_n_91,
      P(13) => buff2_reg_n_92,
      P(12) => buff2_reg_n_93,
      P(11) => buff2_reg_n_94,
      P(10) => buff2_reg_n_95,
      P(9) => buff2_reg_n_96,
      P(8) => buff2_reg_n_97,
      P(7) => buff2_reg_n_98,
      P(6) => buff2_reg_n_99,
      P(5) => buff2_reg_n_100,
      P(4) => buff2_reg_n_101,
      P(3) => buff2_reg_n_102,
      P(2) => buff2_reg_n_103,
      P(1) => buff2_reg_n_104,
      P(0) => buff2_reg_n_105,
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__2_n_0\,
      Q => \^buff2_reg\(0),
      R => '0'
    );
\buff2_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(0),
      Q => \buff2_reg[0]__1_n_0\,
      R => '0'
    );
\buff2_reg[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[0]__1_srl3_n_0\,
      Q => \buff2_reg[0]__2_n_0\,
      R => '0'
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__2_n_0\,
      Q => \^buff2_reg\(10),
      R => '0'
    );
\buff2_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(10),
      Q => \buff2_reg[10]__1_n_0\,
      R => '0'
    );
\buff2_reg[10]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[10]__1_srl3_n_0\,
      Q => \buff2_reg[10]__2_n_0\,
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__2_n_0\,
      Q => \^buff2_reg\(11),
      R => '0'
    );
\buff2_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(11),
      Q => \buff2_reg[11]__1_n_0\,
      R => '0'
    );
\buff2_reg[11]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[11]__1_srl3_n_0\,
      Q => \buff2_reg[11]__2_n_0\,
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__2_n_0\,
      Q => \^buff2_reg\(12),
      R => '0'
    );
\buff2_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(12),
      Q => \buff2_reg[12]__1_n_0\,
      R => '0'
    );
\buff2_reg[12]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[12]__1_srl3_n_0\,
      Q => \buff2_reg[12]__2_n_0\,
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[13]__2_n_0\,
      Q => \^buff2_reg\(13),
      R => '0'
    );
\buff2_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(13),
      Q => \buff2_reg[13]__1_n_0\,
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[14]__1_n_0\,
      Q => \^buff2_reg\(14),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(14),
      Q => \buff2_reg[14]__0_n_0\,
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[15]__1_n_0\,
      Q => \^buff2_reg\(15),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(15),
      Q => \buff2_reg[15]__0_n_0\,
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[16]__1_n_0\,
      Q => \^buff2_reg\(16),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(16),
      Q => \buff2_reg[16]__0_n_0\,
      R => '0'
    );
\buff2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(17),
      Q => \buff2_reg[17]__0_n_0\,
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(18),
      Q => \buff2_reg_n_0_[18]\,
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(19),
      Q => \buff2_reg_n_0_[19]\,
      R => '0'
    );
\buff2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__2_n_0\,
      Q => \^buff2_reg\(1),
      R => '0'
    );
\buff2_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(1),
      Q => \buff2_reg[1]__1_n_0\,
      R => '0'
    );
\buff2_reg[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[1]__1_srl3_n_0\,
      Q => \buff2_reg[1]__2_n_0\,
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(20),
      Q => \buff2_reg_n_0_[20]\,
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(21),
      Q => \buff2_reg_n_0_[21]\,
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(22),
      Q => \buff2_reg_n_0_[22]\,
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(23),
      Q => \buff2_reg_n_0_[23]\,
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(24),
      Q => \buff2_reg_n_0_[24]\,
      R => '0'
    );
\buff2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__2_n_0\,
      Q => \^buff2_reg\(2),
      R => '0'
    );
\buff2_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(2),
      Q => \buff2_reg[2]__1_n_0\,
      R => '0'
    );
\buff2_reg[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[2]__1_srl3_n_0\,
      Q => \buff2_reg[2]__2_n_0\,
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__2_n_0\,
      Q => \^buff2_reg\(3),
      R => '0'
    );
\buff2_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(3),
      Q => \buff2_reg[3]__1_n_0\,
      R => '0'
    );
\buff2_reg[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[3]__1_srl3_n_0\,
      Q => \buff2_reg[3]__2_n_0\,
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__2_n_0\,
      Q => \^buff2_reg\(4),
      R => '0'
    );
\buff2_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(4),
      Q => \buff2_reg[4]__1_n_0\,
      R => '0'
    );
\buff2_reg[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[4]__1_srl3_n_0\,
      Q => \buff2_reg[4]__2_n_0\,
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__2_n_0\,
      Q => \^buff2_reg\(5),
      R => '0'
    );
\buff2_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(5),
      Q => \buff2_reg[5]__1_n_0\,
      R => '0'
    );
\buff2_reg[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[5]__1_srl3_n_0\,
      Q => \buff2_reg[5]__2_n_0\,
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__2_n_0\,
      Q => \^buff2_reg\(6),
      R => '0'
    );
\buff2_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(6),
      Q => \buff2_reg[6]__1_n_0\,
      R => '0'
    );
\buff2_reg[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[6]__1_srl3_n_0\,
      Q => \buff2_reg[6]__2_n_0\,
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__2_n_0\,
      Q => \^buff2_reg\(7),
      R => '0'
    );
\buff2_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(7),
      Q => \buff2_reg[7]__1_n_0\,
      R => '0'
    );
\buff2_reg[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[7]__1_srl3_n_0\,
      Q => \buff2_reg[7]__2_n_0\,
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__2_n_0\,
      Q => \^buff2_reg\(8),
      R => '0'
    );
\buff2_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(8),
      Q => \buff2_reg[8]__1_n_0\,
      R => '0'
    );
\buff2_reg[8]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[8]__1_srl3_n_0\,
      Q => \buff2_reg[8]__2_n_0\,
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__2_n_0\,
      Q => \^buff2_reg\(9),
      R => '0'
    );
\buff2_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg__1\(9),
      Q => \buff2_reg[9]__1_n_0\,
      R => '0'
    );
\buff2_reg[9]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff1_reg[9]__1_srl3_n_0\,
      Q => \buff2_reg[9]__2_n_0\,
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[0]__1_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[10]__1_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[11]__1_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[12]__1_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[13]__1_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[14]__0_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[15]__0_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[16]__0_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[17]__0_n_0\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[18]\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[19]\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[1]__1_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[20]\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[21]\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[22]\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[23]\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg_n_0_[24]\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[2]__1_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[3]__1_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[4]__1_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[5]__1_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[6]__1_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[7]__1_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[8]__1_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff2_reg[9]__1_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \b_reg0_reg_n_0_[41]\,
      A(28) => \b_reg0_reg_n_0_[41]\,
      A(27) => \b_reg0_reg_n_0_[41]\,
      A(26) => \b_reg0_reg_n_0_[41]\,
      A(25) => \b_reg0_reg_n_0_[41]\,
      A(24) => \b_reg0_reg_n_0_[41]\,
      A(23) => \b_reg0_reg_n_0_[40]\,
      A(22) => \b_reg0_reg_n_0_[39]\,
      A(21) => \b_reg0_reg_n_0_[38]\,
      A(20) => \b_reg0_reg_n_0_[37]\,
      A(19) => \b_reg0_reg_n_0_[36]\,
      A(18) => \b_reg0_reg_n_0_[35]\,
      A(17) => \b_reg0_reg_n_0_[34]\,
      A(16) => \b_reg0_reg_n_0_[33]\,
      A(15) => \b_reg0_reg_n_0_[32]\,
      A(14) => \b_reg0_reg_n_0_[31]\,
      A(13) => \b_reg0_reg_n_0_[30]\,
      A(12) => \b_reg0_reg_n_0_[29]\,
      A(11) => \b_reg0_reg_n_0_[28]\,
      A(10) => \b_reg0_reg_n_0_[27]\,
      A(9) => \b_reg0_reg_n_0_[26]\,
      A(8) => \b_reg0_reg_n_0_[25]\,
      A(7) => \b_reg0_reg_n_0_[24]\,
      A(6) => \b_reg0_reg_n_0_[23]\,
      A(5) => \b_reg0_reg_n_0_[22]\,
      A(4) => \b_reg0_reg_n_0_[21]\,
      A(3) => \b_reg0_reg_n_0_[20]\,
      A(2) => \b_reg0_reg_n_0_[19]\,
      A(1) => \b_reg0_reg_n_0_[18]\,
      A(0) => \b_reg0_reg_n_0_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \a_reg0_reg_n_0_[16]\,
      B(15) => \a_reg0_reg_n_0_[15]\,
      B(14) => \a_reg0_reg_n_0_[14]\,
      B(13) => \a_reg0_reg_n_0_[13]\,
      B(12) => \a_reg0_reg_n_0_[12]\,
      B(11) => \a_reg0_reg_n_0_[11]\,
      B(10) => \a_reg0_reg_n_0_[10]\,
      B(9) => \a_reg0_reg_n_0_[9]\,
      B(8) => \a_reg0_reg_n_0_[8]\,
      B(7) => \a_reg0_reg_n_0_[7]\,
      B(6) => \a_reg0_reg_n_0_[6]\,
      B(5) => \a_reg0_reg_n_0_[5]\,
      B(4) => \a_reg0_reg_n_0_[4]\,
      B(3) => \a_reg0_reg_n_0_[3]\,
      B(2) => \a_reg0_reg_n_0_[2]\,
      B(1) => \a_reg0_reg_n_0_[1]\,
      B(0) => \a_reg0_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff3_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_n_0_[16]\,
      A(15) => \buff0_reg_n_0_[15]\,
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg_n_0_[10]\,
      A(9) => \buff0_reg_n_0_[9]\,
      A(8) => \buff0_reg_n_0_[8]\,
      A(7) => \buff0_reg_n_0_[7]\,
      A(6) => \buff0_reg_n_0_[6]\,
      A(5) => \buff0_reg_n_0_[5]\,
      A(4) => \buff0_reg_n_0_[4]\,
      A(3) => \buff0_reg_n_0_[3]\,
      A(2) => \buff0_reg_n_0_[2]\,
      A(1) => \buff0_reg_n_0_[1]\,
      A(0) => \buff0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff4_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__0_n_58\,
      P(46) => \buff4_reg__0_n_59\,
      P(45) => \buff4_reg__0_n_60\,
      P(44) => \buff4_reg__0_n_61\,
      P(43) => \buff4_reg__0_n_62\,
      P(42) => \buff4_reg__0_n_63\,
      P(41) => \buff4_reg__0_n_64\,
      P(40) => \buff4_reg__0_n_65\,
      P(39) => \buff4_reg__0_n_66\,
      P(38) => \buff4_reg__0_n_67\,
      P(37) => \buff4_reg__0_n_68\,
      P(36) => \buff4_reg__0_n_69\,
      P(35) => \buff4_reg__0_n_70\,
      P(34) => \buff4_reg__0_n_71\,
      P(33) => \buff4_reg__0_n_72\,
      P(32) => \buff4_reg__0_n_73\,
      P(31) => \buff4_reg__0_n_74\,
      P(30) => \buff4_reg__0_n_75\,
      P(29) => \buff4_reg__0_n_76\,
      P(28) => \buff4_reg__0_n_77\,
      P(27) => \buff4_reg__0_n_78\,
      P(26) => \buff4_reg__0_n_79\,
      P(25) => \buff4_reg__0_n_80\,
      P(24) => \buff4_reg__0_n_81\,
      P(23) => \buff4_reg__0_n_82\,
      P(22) => \buff4_reg__0_n_83\,
      P(21) => \buff4_reg__0_n_84\,
      P(20) => \buff4_reg__0_n_85\,
      P(19) => \buff4_reg__0_n_86\,
      P(18) => \buff4_reg__0_n_87\,
      P(17) => \buff4_reg__0_n_88\,
      P(16) => \buff4_reg__0_n_89\,
      P(15) => \buff4_reg__0_n_90\,
      P(14) => \buff4_reg__0_n_91\,
      P(13) => \buff4_reg__0_n_92\,
      P(12) => \buff4_reg__0_n_93\,
      P(11) => \buff4_reg__0_n_94\,
      P(10) => \buff4_reg__0_n_95\,
      P(9) => \buff4_reg__0_n_96\,
      P(8) => \buff4_reg__0_n_97\,
      P(7) => \buff4_reg__0_n_98\,
      P(6) => \buff4_reg__0_n_99\,
      P(5) => \buff4_reg__0_n_100\,
      P(4) => \buff4_reg__0_n_101\,
      P(3) => \buff4_reg__0_n_102\,
      P(2) => \buff4_reg__0_n_103\,
      P(1) => \buff4_reg__0_n_104\,
      P(0) => \buff4_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47) => \buff4_reg__0_n_106\,
      PCOUT(46) => \buff4_reg__0_n_107\,
      PCOUT(45) => \buff4_reg__0_n_108\,
      PCOUT(44) => \buff4_reg__0_n_109\,
      PCOUT(43) => \buff4_reg__0_n_110\,
      PCOUT(42) => \buff4_reg__0_n_111\,
      PCOUT(41) => \buff4_reg__0_n_112\,
      PCOUT(40) => \buff4_reg__0_n_113\,
      PCOUT(39) => \buff4_reg__0_n_114\,
      PCOUT(38) => \buff4_reg__0_n_115\,
      PCOUT(37) => \buff4_reg__0_n_116\,
      PCOUT(36) => \buff4_reg__0_n_117\,
      PCOUT(35) => \buff4_reg__0_n_118\,
      PCOUT(34) => \buff4_reg__0_n_119\,
      PCOUT(33) => \buff4_reg__0_n_120\,
      PCOUT(32) => \buff4_reg__0_n_121\,
      PCOUT(31) => \buff4_reg__0_n_122\,
      PCOUT(30) => \buff4_reg__0_n_123\,
      PCOUT(29) => \buff4_reg__0_n_124\,
      PCOUT(28) => \buff4_reg__0_n_125\,
      PCOUT(27) => \buff4_reg__0_n_126\,
      PCOUT(26) => \buff4_reg__0_n_127\,
      PCOUT(25) => \buff4_reg__0_n_128\,
      PCOUT(24) => \buff4_reg__0_n_129\,
      PCOUT(23) => \buff4_reg__0_n_130\,
      PCOUT(22) => \buff4_reg__0_n_131\,
      PCOUT(21) => \buff4_reg__0_n_132\,
      PCOUT(20) => \buff4_reg__0_n_133\,
      PCOUT(19) => \buff4_reg__0_n_134\,
      PCOUT(18) => \buff4_reg__0_n_135\,
      PCOUT(17) => \buff4_reg__0_n_136\,
      PCOUT(16) => \buff4_reg__0_n_137\,
      PCOUT(15) => \buff4_reg__0_n_138\,
      PCOUT(14) => \buff4_reg__0_n_139\,
      PCOUT(13) => \buff4_reg__0_n_140\,
      PCOUT(12) => \buff4_reg__0_n_141\,
      PCOUT(11) => \buff4_reg__0_n_142\,
      PCOUT(10) => \buff4_reg__0_n_143\,
      PCOUT(9) => \buff4_reg__0_n_144\,
      PCOUT(8) => \buff4_reg__0_n_145\,
      PCOUT(7) => \buff4_reg__0_n_146\,
      PCOUT(6) => \buff4_reg__0_n_147\,
      PCOUT(5) => \buff4_reg__0_n_148\,
      PCOUT(4) => \buff4_reg__0_n_149\,
      PCOUT(3) => \buff4_reg__0_n_150\,
      PCOUT(2) => \buff4_reg__0_n_151\,
      PCOUT(1) => \buff4_reg__0_n_152\,
      PCOUT(0) => \buff4_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff5_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff1_reg__1\(24),
      A(28) => \buff1_reg__1\(24),
      A(27) => \buff1_reg__1\(24),
      A(26) => \buff1_reg__1\(24),
      A(25) => \buff1_reg__1\(24),
      A(24 downto 0) => \buff1_reg__1\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff5_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff1_reg[16]__0_n_0\,
      B(15) => \buff1_reg[15]__0_n_0\,
      B(14) => \buff1_reg[14]__0_n_0\,
      B(13) => \buff1_reg[13]__0_n_0\,
      B(12) => \buff1_reg[12]__0_n_0\,
      B(11) => \buff1_reg[11]__0_n_0\,
      B(10) => \buff1_reg[10]__0_n_0\,
      B(9) => \buff1_reg[9]__0_n_0\,
      B(8) => \buff1_reg[8]__0_n_0\,
      B(7) => \buff1_reg[7]__0_n_0\,
      B(6) => \buff1_reg[6]__0_n_0\,
      B(5) => \buff1_reg[5]__0_n_0\,
      B(4) => \buff1_reg[4]__0_n_0\,
      B(3) => \buff1_reg[3]__0_n_0\,
      B(2) => \buff1_reg[2]__0_n_0\,
      B(1) => \buff1_reg[1]__0_n_0\,
      B(0) => \buff1_reg[0]__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff5_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff5_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff5_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff5_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff4_reg__0_n_106\,
      PCIN(46) => \buff4_reg__0_n_107\,
      PCIN(45) => \buff4_reg__0_n_108\,
      PCIN(44) => \buff4_reg__0_n_109\,
      PCIN(43) => \buff4_reg__0_n_110\,
      PCIN(42) => \buff4_reg__0_n_111\,
      PCIN(41) => \buff4_reg__0_n_112\,
      PCIN(40) => \buff4_reg__0_n_113\,
      PCIN(39) => \buff4_reg__0_n_114\,
      PCIN(38) => \buff4_reg__0_n_115\,
      PCIN(37) => \buff4_reg__0_n_116\,
      PCIN(36) => \buff4_reg__0_n_117\,
      PCIN(35) => \buff4_reg__0_n_118\,
      PCIN(34) => \buff4_reg__0_n_119\,
      PCIN(33) => \buff4_reg__0_n_120\,
      PCIN(32) => \buff4_reg__0_n_121\,
      PCIN(31) => \buff4_reg__0_n_122\,
      PCIN(30) => \buff4_reg__0_n_123\,
      PCIN(29) => \buff4_reg__0_n_124\,
      PCIN(28) => \buff4_reg__0_n_125\,
      PCIN(27) => \buff4_reg__0_n_126\,
      PCIN(26) => \buff4_reg__0_n_127\,
      PCIN(25) => \buff4_reg__0_n_128\,
      PCIN(24) => \buff4_reg__0_n_129\,
      PCIN(23) => \buff4_reg__0_n_130\,
      PCIN(22) => \buff4_reg__0_n_131\,
      PCIN(21) => \buff4_reg__0_n_132\,
      PCIN(20) => \buff4_reg__0_n_133\,
      PCIN(19) => \buff4_reg__0_n_134\,
      PCIN(18) => \buff4_reg__0_n_135\,
      PCIN(17) => \buff4_reg__0_n_136\,
      PCIN(16) => \buff4_reg__0_n_137\,
      PCIN(15) => \buff4_reg__0_n_138\,
      PCIN(14) => \buff4_reg__0_n_139\,
      PCIN(13) => \buff4_reg__0_n_140\,
      PCIN(12) => \buff4_reg__0_n_141\,
      PCIN(11) => \buff4_reg__0_n_142\,
      PCIN(10) => \buff4_reg__0_n_143\,
      PCIN(9) => \buff4_reg__0_n_144\,
      PCIN(8) => \buff4_reg__0_n_145\,
      PCIN(7) => \buff4_reg__0_n_146\,
      PCIN(6) => \buff4_reg__0_n_147\,
      PCIN(5) => \buff4_reg__0_n_148\,
      PCIN(4) => \buff4_reg__0_n_149\,
      PCIN(3) => \buff4_reg__0_n_150\,
      PCIN(2) => \buff4_reg__0_n_151\,
      PCIN(1) => \buff4_reg__0_n_152\,
      PCIN(0) => \buff4_reg__0_n_153\,
      PCOUT(47) => \buff5_reg__1_n_106\,
      PCOUT(46) => \buff5_reg__1_n_107\,
      PCOUT(45) => \buff5_reg__1_n_108\,
      PCOUT(44) => \buff5_reg__1_n_109\,
      PCOUT(43) => \buff5_reg__1_n_110\,
      PCOUT(42) => \buff5_reg__1_n_111\,
      PCOUT(41) => \buff5_reg__1_n_112\,
      PCOUT(40) => \buff5_reg__1_n_113\,
      PCOUT(39) => \buff5_reg__1_n_114\,
      PCOUT(38) => \buff5_reg__1_n_115\,
      PCOUT(37) => \buff5_reg__1_n_116\,
      PCOUT(36) => \buff5_reg__1_n_117\,
      PCOUT(35) => \buff5_reg__1_n_118\,
      PCOUT(34) => \buff5_reg__1_n_119\,
      PCOUT(33) => \buff5_reg__1_n_120\,
      PCOUT(32) => \buff5_reg__1_n_121\,
      PCOUT(31) => \buff5_reg__1_n_122\,
      PCOUT(30) => \buff5_reg__1_n_123\,
      PCOUT(29) => \buff5_reg__1_n_124\,
      PCOUT(28) => \buff5_reg__1_n_125\,
      PCOUT(27) => \buff5_reg__1_n_126\,
      PCOUT(26) => \buff5_reg__1_n_127\,
      PCOUT(25) => \buff5_reg__1_n_128\,
      PCOUT(24) => \buff5_reg__1_n_129\,
      PCOUT(23) => \buff5_reg__1_n_130\,
      PCOUT(22) => \buff5_reg__1_n_131\,
      PCOUT(21) => \buff5_reg__1_n_132\,
      PCOUT(20) => \buff5_reg__1_n_133\,
      PCOUT(19) => \buff5_reg__1_n_134\,
      PCOUT(18) => \buff5_reg__1_n_135\,
      PCOUT(17) => \buff5_reg__1_n_136\,
      PCOUT(16) => \buff5_reg__1_n_137\,
      PCOUT(15) => \buff5_reg__1_n_138\,
      PCOUT(14) => \buff5_reg__1_n_139\,
      PCOUT(13) => \buff5_reg__1_n_140\,
      PCOUT(12) => \buff5_reg__1_n_141\,
      PCOUT(11) => \buff5_reg__1_n_142\,
      PCOUT(10) => \buff5_reg__1_n_143\,
      PCOUT(9) => \buff5_reg__1_n_144\,
      PCOUT(8) => \buff5_reg__1_n_145\,
      PCOUT(7) => \buff5_reg__1_n_146\,
      PCOUT(6) => \buff5_reg__1_n_147\,
      PCOUT(5) => \buff5_reg__1_n_148\,
      PCOUT(4) => \buff5_reg__1_n_149\,
      PCOUT(3) => \buff5_reg__1_n_150\,
      PCOUT(2) => \buff5_reg__1_n_151\,
      PCOUT(1) => \buff5_reg__1_n_152\,
      PCOUT(0) => \buff5_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff6_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^buff2_reg\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff6_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \buff2_reg[12]__2_n_0\,
      B(11) => \buff2_reg[11]__2_n_0\,
      B(10) => \buff2_reg[10]__2_n_0\,
      B(9) => \buff2_reg[9]__2_n_0\,
      B(8) => \buff2_reg[8]__2_n_0\,
      B(7) => \buff2_reg[7]__2_n_0\,
      B(6) => \buff2_reg[6]__2_n_0\,
      B(5) => \buff2_reg[5]__2_n_0\,
      B(4) => \buff2_reg[4]__2_n_0\,
      B(3) => \buff2_reg[3]__2_n_0\,
      B(2) => \buff2_reg[2]__2_n_0\,
      B(1) => \buff2_reg[1]__2_n_0\,
      B(0) => \buff2_reg[0]__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \buff6_reg__1_n_6\,
      BCOUT(16) => \buff6_reg__1_n_7\,
      BCOUT(15) => \buff6_reg__1_n_8\,
      BCOUT(14) => \buff6_reg__1_n_9\,
      BCOUT(13) => \buff6_reg__1_n_10\,
      BCOUT(12) => \buff6_reg__1_n_11\,
      BCOUT(11) => \buff6_reg__1_n_12\,
      BCOUT(10) => \buff6_reg__1_n_13\,
      BCOUT(9) => \buff6_reg__1_n_14\,
      BCOUT(8) => \buff6_reg__1_n_15\,
      BCOUT(7) => \buff6_reg__1_n_16\,
      BCOUT(6) => \buff6_reg__1_n_17\,
      BCOUT(5) => \buff6_reg__1_n_18\,
      BCOUT(4) => \buff6_reg__1_n_19\,
      BCOUT(3) => \buff6_reg__1_n_20\,
      BCOUT(2) => \buff6_reg__1_n_21\,
      BCOUT(1) => \buff6_reg__1_n_22\,
      BCOUT(0) => \buff6_reg__1_n_23\,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff6_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff6_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff6_reg__1_n_58\,
      P(46) => \buff6_reg__1_n_59\,
      P(45) => \buff6_reg__1_n_60\,
      P(44) => \buff6_reg__1_n_61\,
      P(43) => \buff6_reg__1_n_62\,
      P(42) => \buff6_reg__1_n_63\,
      P(41) => \buff6_reg__1_n_64\,
      P(40) => \buff6_reg__1_n_65\,
      P(39) => \buff6_reg__1_n_66\,
      P(38) => \buff6_reg__1_n_67\,
      P(37) => \buff6_reg__1_n_68\,
      P(36) => \buff6_reg__1_n_69\,
      P(35) => \buff6_reg__1_n_70\,
      P(34) => \buff6_reg__1_n_71\,
      P(33) => \buff6_reg__1_n_72\,
      P(32) => \buff6_reg__1_n_73\,
      P(31) => \buff6_reg__1_n_74\,
      P(30) => \buff6_reg__1_n_75\,
      P(29) => \buff6_reg__1_n_76\,
      P(28) => \buff6_reg__1_n_77\,
      P(27) => \buff6_reg__1_n_78\,
      P(26) => \buff6_reg__1_n_79\,
      P(25) => \buff6_reg__1_n_80\,
      P(24) => \buff6_reg__1_n_81\,
      P(23) => \buff6_reg__1_n_82\,
      P(22) => \buff6_reg__1_n_83\,
      P(21) => \buff6_reg__1_n_84\,
      P(20) => \buff6_reg__1_n_85\,
      P(19) => \buff6_reg__1_n_86\,
      P(18) => \buff6_reg__1_n_87\,
      P(17) => \buff6_reg__1_n_88\,
      P(16) => \buff6_reg__1_n_89\,
      P(15) => \buff6_reg__1_n_90\,
      P(14) => \buff6_reg__1_n_91\,
      P(13) => \buff6_reg__1_n_92\,
      P(12) => \buff6_reg__1_n_93\,
      P(11) => \buff6_reg__1_n_94\,
      P(10) => \buff6_reg__1_n_95\,
      P(9) => \buff6_reg__1_n_96\,
      P(8) => \buff6_reg__1_n_97\,
      P(7) => \buff6_reg__1_n_98\,
      P(6) => \buff6_reg__1_n_99\,
      P(5) => \buff6_reg__1_n_100\,
      P(4) => \buff6_reg__1_n_101\,
      P(3) => \buff6_reg__1_n_102\,
      P(2) => \buff6_reg__1_n_103\,
      P(1) => \buff6_reg__1_n_104\,
      P(0) => \buff6_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff5_reg__1_n_106\,
      PCIN(46) => \buff5_reg__1_n_107\,
      PCIN(45) => \buff5_reg__1_n_108\,
      PCIN(44) => \buff5_reg__1_n_109\,
      PCIN(43) => \buff5_reg__1_n_110\,
      PCIN(42) => \buff5_reg__1_n_111\,
      PCIN(41) => \buff5_reg__1_n_112\,
      PCIN(40) => \buff5_reg__1_n_113\,
      PCIN(39) => \buff5_reg__1_n_114\,
      PCIN(38) => \buff5_reg__1_n_115\,
      PCIN(37) => \buff5_reg__1_n_116\,
      PCIN(36) => \buff5_reg__1_n_117\,
      PCIN(35) => \buff5_reg__1_n_118\,
      PCIN(34) => \buff5_reg__1_n_119\,
      PCIN(33) => \buff5_reg__1_n_120\,
      PCIN(32) => \buff5_reg__1_n_121\,
      PCIN(31) => \buff5_reg__1_n_122\,
      PCIN(30) => \buff5_reg__1_n_123\,
      PCIN(29) => \buff5_reg__1_n_124\,
      PCIN(28) => \buff5_reg__1_n_125\,
      PCIN(27) => \buff5_reg__1_n_126\,
      PCIN(26) => \buff5_reg__1_n_127\,
      PCIN(25) => \buff5_reg__1_n_128\,
      PCIN(24) => \buff5_reg__1_n_129\,
      PCIN(23) => \buff5_reg__1_n_130\,
      PCIN(22) => \buff5_reg__1_n_131\,
      PCIN(21) => \buff5_reg__1_n_132\,
      PCIN(20) => \buff5_reg__1_n_133\,
      PCIN(19) => \buff5_reg__1_n_134\,
      PCIN(18) => \buff5_reg__1_n_135\,
      PCIN(17) => \buff5_reg__1_n_136\,
      PCIN(16) => \buff5_reg__1_n_137\,
      PCIN(15) => \buff5_reg__1_n_138\,
      PCIN(14) => \buff5_reg__1_n_139\,
      PCIN(13) => \buff5_reg__1_n_140\,
      PCIN(12) => \buff5_reg__1_n_141\,
      PCIN(11) => \buff5_reg__1_n_142\,
      PCIN(10) => \buff5_reg__1_n_143\,
      PCIN(9) => \buff5_reg__1_n_144\,
      PCIN(8) => \buff5_reg__1_n_145\,
      PCIN(7) => \buff5_reg__1_n_146\,
      PCIN(6) => \buff5_reg__1_n_147\,
      PCIN(5) => \buff5_reg__1_n_148\,
      PCIN(4) => \buff5_reg__1_n_149\,
      PCIN(3) => \buff5_reg__1_n_150\,
      PCIN(2) => \buff5_reg__1_n_151\,
      PCIN(1) => \buff5_reg__1_n_152\,
      PCIN(0) => \buff5_reg__1_n_153\,
      PCOUT(47) => \buff6_reg__1_n_106\,
      PCOUT(46) => \buff6_reg__1_n_107\,
      PCOUT(45) => \buff6_reg__1_n_108\,
      PCOUT(44) => \buff6_reg__1_n_109\,
      PCOUT(43) => \buff6_reg__1_n_110\,
      PCOUT(42) => \buff6_reg__1_n_111\,
      PCOUT(41) => \buff6_reg__1_n_112\,
      PCOUT(40) => \buff6_reg__1_n_113\,
      PCOUT(39) => \buff6_reg__1_n_114\,
      PCOUT(38) => \buff6_reg__1_n_115\,
      PCOUT(37) => \buff6_reg__1_n_116\,
      PCOUT(36) => \buff6_reg__1_n_117\,
      PCOUT(35) => \buff6_reg__1_n_118\,
      PCOUT(34) => \buff6_reg__1_n_119\,
      PCOUT(33) => \buff6_reg__1_n_120\,
      PCOUT(32) => \buff6_reg__1_n_121\,
      PCOUT(31) => \buff6_reg__1_n_122\,
      PCOUT(30) => \buff6_reg__1_n_123\,
      PCOUT(29) => \buff6_reg__1_n_124\,
      PCOUT(28) => \buff6_reg__1_n_125\,
      PCOUT(27) => \buff6_reg__1_n_126\,
      PCOUT(26) => \buff6_reg__1_n_127\,
      PCOUT(25) => \buff6_reg__1_n_128\,
      PCOUT(24) => \buff6_reg__1_n_129\,
      PCOUT(23) => \buff6_reg__1_n_130\,
      PCOUT(22) => \buff6_reg__1_n_131\,
      PCOUT(21) => \buff6_reg__1_n_132\,
      PCOUT(20) => \buff6_reg__1_n_133\,
      PCOUT(19) => \buff6_reg__1_n_134\,
      PCOUT(18) => \buff6_reg__1_n_135\,
      PCOUT(17) => \buff6_reg__1_n_136\,
      PCOUT(16) => \buff6_reg__1_n_137\,
      PCOUT(15) => \buff6_reg__1_n_138\,
      PCOUT(14) => \buff6_reg__1_n_139\,
      PCOUT(13) => \buff6_reg__1_n_140\,
      PCOUT(12) => \buff6_reg__1_n_141\,
      PCOUT(11) => \buff6_reg__1_n_142\,
      PCOUT(10) => \buff6_reg__1_n_143\,
      PCOUT(9) => \buff6_reg__1_n_144\,
      PCOUT(8) => \buff6_reg__1_n_145\,
      PCOUT(7) => \buff6_reg__1_n_146\,
      PCOUT(6) => \buff6_reg__1_n_147\,
      PCOUT(5) => \buff6_reg__1_n_148\,
      PCOUT(4) => \buff6_reg__1_n_149\,
      PCOUT(3) => \buff6_reg__1_n_150\,
      PCOUT(2) => \buff6_reg__1_n_151\,
      PCOUT(1) => \buff6_reg__1_n_152\,
      PCOUT(0) => \buff6_reg__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff7_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => buff3_reg(24),
      A(28) => buff3_reg(24),
      A(27) => buff3_reg(24),
      A(26) => buff3_reg(24),
      A(25) => buff3_reg(24),
      A(24 downto 0) => buff3_reg(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff7_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => \buff6_reg__1_n_6\,
      BCIN(16) => \buff6_reg__1_n_7\,
      BCIN(15) => \buff6_reg__1_n_8\,
      BCIN(14) => \buff6_reg__1_n_9\,
      BCIN(13) => \buff6_reg__1_n_10\,
      BCIN(12) => \buff6_reg__1_n_11\,
      BCIN(11) => \buff6_reg__1_n_12\,
      BCIN(10) => \buff6_reg__1_n_13\,
      BCIN(9) => \buff6_reg__1_n_14\,
      BCIN(8) => \buff6_reg__1_n_15\,
      BCIN(7) => \buff6_reg__1_n_16\,
      BCIN(6) => \buff6_reg__1_n_17\,
      BCIN(5) => \buff6_reg__1_n_18\,
      BCIN(4) => \buff6_reg__1_n_19\,
      BCIN(3) => \buff6_reg__1_n_20\,
      BCIN(2) => \buff6_reg__1_n_21\,
      BCIN(1) => \buff6_reg__1_n_22\,
      BCIN(0) => \buff6_reg__1_n_23\,
      BCOUT(17 downto 0) => \NLW_buff7_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff7_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff7_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff7_reg__2_n_58\,
      P(46) => \buff7_reg__2_n_59\,
      P(45) => \buff7_reg__2_n_60\,
      P(44) => \buff7_reg__2_n_61\,
      P(43) => \buff7_reg__2_n_62\,
      P(42) => \buff7_reg__2_n_63\,
      P(41) => \buff7_reg__2_n_64\,
      P(40) => \buff7_reg__2_n_65\,
      P(39) => \buff7_reg__2_n_66\,
      P(38) => \buff7_reg__2_n_67\,
      P(37) => \buff7_reg__2_n_68\,
      P(36 downto 0) => buff7_reg(87 downto 51),
      PATTERNBDETECT => \NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff6_reg__1_n_106\,
      PCIN(46) => \buff6_reg__1_n_107\,
      PCIN(45) => \buff6_reg__1_n_108\,
      PCIN(44) => \buff6_reg__1_n_109\,
      PCIN(43) => \buff6_reg__1_n_110\,
      PCIN(42) => \buff6_reg__1_n_111\,
      PCIN(41) => \buff6_reg__1_n_112\,
      PCIN(40) => \buff6_reg__1_n_113\,
      PCIN(39) => \buff6_reg__1_n_114\,
      PCIN(38) => \buff6_reg__1_n_115\,
      PCIN(37) => \buff6_reg__1_n_116\,
      PCIN(36) => \buff6_reg__1_n_117\,
      PCIN(35) => \buff6_reg__1_n_118\,
      PCIN(34) => \buff6_reg__1_n_119\,
      PCIN(33) => \buff6_reg__1_n_120\,
      PCIN(32) => \buff6_reg__1_n_121\,
      PCIN(31) => \buff6_reg__1_n_122\,
      PCIN(30) => \buff6_reg__1_n_123\,
      PCIN(29) => \buff6_reg__1_n_124\,
      PCIN(28) => \buff6_reg__1_n_125\,
      PCIN(27) => \buff6_reg__1_n_126\,
      PCIN(26) => \buff6_reg__1_n_127\,
      PCIN(25) => \buff6_reg__1_n_128\,
      PCIN(24) => \buff6_reg__1_n_129\,
      PCIN(23) => \buff6_reg__1_n_130\,
      PCIN(22) => \buff6_reg__1_n_131\,
      PCIN(21) => \buff6_reg__1_n_132\,
      PCIN(20) => \buff6_reg__1_n_133\,
      PCIN(19) => \buff6_reg__1_n_134\,
      PCIN(18) => \buff6_reg__1_n_135\,
      PCIN(17) => \buff6_reg__1_n_136\,
      PCIN(16) => \buff6_reg__1_n_137\,
      PCIN(15) => \buff6_reg__1_n_138\,
      PCIN(14) => \buff6_reg__1_n_139\,
      PCIN(13) => \buff6_reg__1_n_140\,
      PCIN(12) => \buff6_reg__1_n_141\,
      PCIN(11) => \buff6_reg__1_n_142\,
      PCIN(10) => \buff6_reg__1_n_143\,
      PCIN(9) => \buff6_reg__1_n_144\,
      PCIN(8) => \buff6_reg__1_n_145\,
      PCIN(7) => \buff6_reg__1_n_146\,
      PCIN(6) => \buff6_reg__1_n_147\,
      PCIN(5) => \buff6_reg__1_n_148\,
      PCIN(4) => \buff6_reg__1_n_149\,
      PCIN(3) => \buff6_reg__1_n_150\,
      PCIN(2) => \buff6_reg__1_n_151\,
      PCIN(1) => \buff6_reg__1_n_152\,
      PCIN(0) => \buff6_reg__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff7_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff8_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(51),
      Q => \buff8_reg_n_0_[51]\,
      R => '0'
    );
\buff8_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(52),
      Q => \buff8_reg_n_0_[52]\,
      R => '0'
    );
\buff8_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(53),
      Q => \buff8_reg_n_0_[53]\,
      R => '0'
    );
\buff8_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(54),
      Q => \buff8_reg_n_0_[54]\,
      R => '0'
    );
\buff8_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(55),
      Q => \buff8_reg_n_0_[55]\,
      R => '0'
    );
\buff8_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(56),
      Q => \buff8_reg_n_0_[56]\,
      R => '0'
    );
\buff8_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(57),
      Q => \buff8_reg_n_0_[57]\,
      R => '0'
    );
\buff8_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(58),
      Q => \buff8_reg_n_0_[58]\,
      R => '0'
    );
\buff8_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(59),
      Q => \buff8_reg_n_0_[59]\,
      R => '0'
    );
\buff8_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(60),
      Q => \buff8_reg_n_0_[60]\,
      R => '0'
    );
\buff8_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(61),
      Q => \buff8_reg_n_0_[61]\,
      R => '0'
    );
\buff8_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(62),
      Q => \buff8_reg_n_0_[62]\,
      R => '0'
    );
\buff8_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(63),
      Q => \buff8_reg_n_0_[63]\,
      R => '0'
    );
\buff8_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(64),
      Q => \buff8_reg_n_0_[64]\,
      R => '0'
    );
\buff8_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(65),
      Q => \buff8_reg_n_0_[65]\,
      R => '0'
    );
\buff8_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(66),
      Q => \buff8_reg_n_0_[66]\,
      R => '0'
    );
\buff8_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(67),
      Q => \buff8_reg_n_0_[67]\,
      R => '0'
    );
\buff8_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(68),
      Q => \buff8_reg_n_0_[68]\,
      R => '0'
    );
\buff8_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(69),
      Q => \buff8_reg_n_0_[69]\,
      R => '0'
    );
\buff8_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(70),
      Q => \buff8_reg_n_0_[70]\,
      R => '0'
    );
\buff8_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(71),
      Q => \buff8_reg_n_0_[71]\,
      R => '0'
    );
\buff8_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(72),
      Q => \buff8_reg_n_0_[72]\,
      R => '0'
    );
\buff8_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(73),
      Q => \buff8_reg_n_0_[73]\,
      R => '0'
    );
\buff8_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(74),
      Q => \buff8_reg_n_0_[74]\,
      R => '0'
    );
\buff8_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(75),
      Q => \buff8_reg_n_0_[75]\,
      R => '0'
    );
\buff8_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(76),
      Q => \buff8_reg_n_0_[76]\,
      R => '0'
    );
\buff8_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(77),
      Q => \buff8_reg_n_0_[77]\,
      R => '0'
    );
\buff8_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(78),
      Q => \buff8_reg_n_0_[78]\,
      R => '0'
    );
\buff8_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(79),
      Q => \buff8_reg_n_0_[79]\,
      R => '0'
    );
\buff8_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(80),
      Q => \buff8_reg_n_0_[80]\,
      R => '0'
    );
\buff8_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(81),
      Q => \buff8_reg_n_0_[81]\,
      R => '0'
    );
\buff8_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(82),
      Q => \buff8_reg_n_0_[82]\,
      R => '0'
    );
\buff8_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(83),
      Q => \buff8_reg_n_0_[83]\,
      R => '0'
    );
\buff8_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(84),
      Q => \buff8_reg_n_0_[84]\,
      R => '0'
    );
\buff8_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(85),
      Q => \buff8_reg_n_0_[85]\,
      R => '0'
    );
\buff8_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(86),
      Q => \buff8_reg_n_0_[86]\,
      R => '0'
    );
\buff8_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => buff7_reg(87),
      Q => \buff8_reg_n_0_[87]\,
      R => '0'
    );
\buff9_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_105,
      Q => D(0)
    );
\buff9_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_95,
      Q => D(10)
    );
\buff9_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_94,
      Q => D(11)
    );
\buff9_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_93,
      Q => D(12)
    );
\buff9_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_92,
      Q => D(13)
    );
\buff9_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_91,
      Q => D(14)
    );
\buff9_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_90,
      Q => D(15)
    );
\buff9_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_89,
      Q => D(16)
    );
\buff9_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_105\,
      Q => D(17)
    );
\buff9_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_104\,
      Q => D(18)
    );
\buff9_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_103\,
      Q => D(19)
    );
\buff9_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_104,
      Q => D(1)
    );
\buff9_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_102\,
      Q => D(20)
    );
\buff9_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_101\,
      Q => D(21)
    );
\buff9_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_100\,
      Q => D(22)
    );
\buff9_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_99\,
      Q => D(23)
    );
\buff9_reg[24]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_98\,
      Q => D(24)
    );
\buff9_reg[25]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_97\,
      Q => D(25)
    );
\buff9_reg[26]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_96\,
      Q => D(26)
    );
\buff9_reg[27]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_95\,
      Q => D(27)
    );
\buff9_reg[28]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_94\,
      Q => D(28)
    );
\buff9_reg[29]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_93\,
      Q => D(29)
    );
\buff9_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_103,
      Q => D(2)
    );
\buff9_reg[30]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_92\,
      Q => D(30)
    );
\buff9_reg[31]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_91\,
      Q => D(31)
    );
\buff9_reg[32]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_90\,
      Q => D(32)
    );
\buff9_reg[33]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff4_reg__0_n_89\,
      Q => D(33)
    );
\buff9_reg[34]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_105\,
      Q => D(34)
    );
\buff9_reg[35]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_104\,
      Q => D(35)
    );
\buff9_reg[36]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_103\,
      Q => D(36)
    );
\buff9_reg[37]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_102\,
      Q => D(37)
    );
\buff9_reg[38]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_101\,
      Q => D(38)
    );
\buff9_reg[39]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_100\,
      Q => D(39)
    );
\buff9_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_102,
      Q => D(3)
    );
\buff9_reg[40]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_99\,
      Q => D(40)
    );
\buff9_reg[41]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_98\,
      Q => D(41)
    );
\buff9_reg[42]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_97\,
      Q => D(42)
    );
\buff9_reg[43]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_96\,
      Q => D(43)
    );
\buff9_reg[44]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_95\,
      Q => D(44)
    );
\buff9_reg[45]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_94\,
      Q => D(45)
    );
\buff9_reg[46]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_93\,
      Q => D(46)
    );
\buff9_reg[47]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_92\,
      Q => D(47)
    );
\buff9_reg[48]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_91\,
      Q => D(48)
    );
\buff9_reg[49]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_90\,
      Q => D(49)
    );
\buff9_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_101,
      Q => D(4)
    );
\buff9_reg[50]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => \buff6_reg__1_n_89\,
      Q => D(50)
    );
\buff9_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[51]\,
      Q => D(51),
      R => '0'
    );
\buff9_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[52]\,
      Q => D(52),
      R => '0'
    );
\buff9_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[53]\,
      Q => D(53),
      R => '0'
    );
\buff9_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[54]\,
      Q => D(54),
      R => '0'
    );
\buff9_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[55]\,
      Q => D(55),
      R => '0'
    );
\buff9_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[56]\,
      Q => D(56),
      R => '0'
    );
\buff9_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[57]\,
      Q => D(57),
      R => '0'
    );
\buff9_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[58]\,
      Q => D(58),
      R => '0'
    );
\buff9_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[59]\,
      Q => D(59),
      R => '0'
    );
\buff9_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_100,
      Q => D(5)
    );
\buff9_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[60]\,
      Q => Q(0),
      R => '0'
    );
\buff9_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[61]\,
      Q => Q(1),
      R => '0'
    );
\buff9_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[62]\,
      Q => Q(2),
      R => '0'
    );
\buff9_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[63]\,
      Q => Q(3),
      R => '0'
    );
\buff9_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[64]\,
      Q => Q(4),
      R => '0'
    );
\buff9_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[65]\,
      Q => Q(5),
      R => '0'
    );
\buff9_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[66]\,
      Q => Q(6),
      R => '0'
    );
\buff9_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[67]\,
      Q => Q(7),
      R => '0'
    );
\buff9_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[68]\,
      Q => Q(8),
      R => '0'
    );
\buff9_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[69]\,
      Q => Q(9),
      R => '0'
    );
\buff9_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_99,
      Q => D(6)
    );
\buff9_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[70]\,
      Q => Q(10),
      R => '0'
    );
\buff9_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[71]\,
      Q => Q(11),
      R => '0'
    );
\buff9_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[72]\,
      Q => Q(12),
      R => '0'
    );
\buff9_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[73]\,
      Q => Q(13),
      R => '0'
    );
\buff9_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[74]\,
      Q => Q(14),
      R => '0'
    );
\buff9_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[75]\,
      Q => Q(15),
      R => '0'
    );
\buff9_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[76]\,
      Q => Q(16),
      R => '0'
    );
\buff9_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[77]\,
      Q => Q(17),
      R => '0'
    );
\buff9_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[78]\,
      Q => Q(18),
      R => '0'
    );
\buff9_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[79]\,
      Q => Q(19),
      R => '0'
    );
\buff9_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_98,
      Q => D(7)
    );
\buff9_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[80]\,
      Q => Q(20),
      R => '0'
    );
\buff9_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[81]\,
      Q => Q(21),
      R => '0'
    );
\buff9_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[82]\,
      Q => Q(22),
      R => '0'
    );
\buff9_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[83]\,
      Q => Q(23),
      R => '0'
    );
\buff9_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[84]\,
      Q => Q(24),
      R => '0'
    );
\buff9_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[85]\,
      Q => Q(25),
      R => '0'
    );
\buff9_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[86]\,
      Q => Q(26),
      R => '0'
    );
\buff9_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff8_reg_n_0_[87]\,
      Q => Q(27),
      R => '0'
    );
\buff9_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_97,
      Q => D(8)
    );
\buff9_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff2_reg_n_96,
      Q => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_44
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_45
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_46
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_47
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_48
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_49
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_50
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_51
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_52
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_53
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_54
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_55
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_56
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_57
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_58
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_59
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_60
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_61
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_62
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_63
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_64
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_65
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_66
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_67
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_68
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_69
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_70
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_71
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_72
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_1190_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1 is
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => n_0_0,
      A(12) => n_0_1,
      A(11) => n_0_2,
      A(10) => n_0_3,
      A(9) => n_0_4,
      A(8) => n_0_5,
      A(7) => n_0_6,
      A(6) => n_0_7,
      A(5) => n_0_8,
      A(4) => n_0_9,
      A(3) => n_0_10,
      A(2) => n_0_11,
      A(1) => n_0_12,
      A(0) => n_0_13,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15) => Q(13),
      B(14) => Q(13),
      B(13 downto 0) => Q(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_1190_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_1190_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1190_ce,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => D(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_1184_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0 is
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => n_0_0,
      A(28) => n_0_0,
      A(27) => n_0_0,
      A(26) => n_0_0,
      A(25) => n_0_0,
      A(24) => n_0_0,
      A(23) => n_0_0,
      A(22) => n_0_0,
      A(21) => n_0_0,
      A(20) => n_0_0,
      A(19) => n_0_0,
      A(18) => n_0_0,
      A(17) => n_0_0,
      A(16) => n_0_0,
      A(15) => n_0_0,
      A(14) => n_0_0,
      A(13) => n_0_0,
      A(12) => n_0_1,
      A(11) => n_0_2,
      A(10) => n_0_3,
      A(9) => n_0_4,
      A(8) => n_0_5,
      A(7) => n_0_6,
      A(6) => n_0_7,
      A(5) => n_0_8,
      A(4) => n_0_9,
      A(3) => n_0_10,
      A(2) => n_0_11,
      A(1) => n_0_12,
      A(0) => n_0_13,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15) => Q(13),
      B(14) => Q(13),
      B(13 downto 0) => Q(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_1184_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_1184_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1184_ce,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => D(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0\ is
  port (
    s : out STD_LOGIC_VECTOR ( 26 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0\ : entity is "mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0\ is
  signal \neg_mul2_reg_1409_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[62]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[66]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[66]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[66]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[66]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[70]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[70]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[70]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[70]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[74]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[74]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[74]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[74]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[78]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[78]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[78]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[78]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[82]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[82]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[82]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[82]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[86]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[86]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul2_reg_1409_reg[86]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul2_reg_1409_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_mul2_reg_1409_reg[62]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul2_reg_1409_reg[62]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul2_reg_1409_reg[62]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul2_reg_1409_reg[62]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul2_reg_1409_reg[86]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul2_reg_1409_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[62]_i_2_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[62]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[62]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[62]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => s(2 downto 0),
      O(0) => \NLW_neg_mul2_reg_1409_reg[62]_i_1_O_UNCONNECTED\(0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul2_reg_1409_reg[62]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[62]_i_3_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[62]_i_2_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[62]_i_2_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[62]_i_2_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[62]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul2_reg_1409_reg[62]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul2_reg_1409_reg[62]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[62]_i_4_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[62]_i_3_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[62]_i_3_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[62]_i_3_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[62]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul2_reg_1409_reg[62]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul2_reg_1409_reg[62]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[62]_i_5_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[62]_i_4_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[62]_i_4_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[62]_i_4_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[62]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul2_reg_1409_reg[62]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul2_reg_1409_reg[62]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul2_reg_1409_reg[62]_i_5_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[62]_i_5_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[62]_i_5_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[62]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul2_reg_1409_reg[62]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul2_reg_1409_reg[66]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[62]_i_1_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[66]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[66]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[66]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[66]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(6 downto 3),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul2_reg_1409_reg[70]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[66]_i_1_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[70]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[70]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[70]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[70]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(10 downto 7),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul2_reg_1409_reg[74]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[70]_i_1_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[74]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[74]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[74]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[74]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(14 downto 11),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul2_reg_1409_reg[78]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[74]_i_1_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[78]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[78]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[78]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[78]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(18 downto 15),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul2_reg_1409_reg[82]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[78]_i_1_n_0\,
      CO(3) => \neg_mul2_reg_1409_reg[82]_i_1_n_0\,
      CO(2) => \neg_mul2_reg_1409_reg[82]_i_1_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[82]_i_1_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[82]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(22 downto 19),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul2_reg_1409_reg[86]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul2_reg_1409_reg[82]_i_1_n_0\,
      CO(3) => \NLW_neg_mul2_reg_1409_reg[86]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul2_reg_1409_reg[86]_i_2_n_1\,
      CO(1) => \neg_mul2_reg_1409_reg[86]_i_2_n_2\,
      CO(0) => \neg_mul2_reg_1409_reg[86]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(26 downto 23),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder is
  signal \neg_mul1_reg_1439_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul1_reg_1439_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul1_reg_1439_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul1_reg_1439_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul1_reg_1439_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul1_reg_1439_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul1_reg_1439_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul1_reg_1439_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[63]_i_2_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[63]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[63]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[63]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(3 downto 0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul1_reg_1439_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[63]_i_3_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[63]_i_2_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[63]_i_2_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[63]_i_2_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul1_reg_1439_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul1_reg_1439_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[63]_i_4_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[63]_i_3_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[63]_i_3_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[63]_i_3_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul1_reg_1439_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul1_reg_1439_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[63]_i_5_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[63]_i_4_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[63]_i_4_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[63]_i_4_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul1_reg_1439_reg[63]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul1_reg_1439_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul1_reg_1439_reg[63]_i_5_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[63]_i_5_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[63]_i_5_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[63]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul1_reg_1439_reg[63]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul1_reg_1439_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[63]_i_1_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[67]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[67]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[67]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(7 downto 4),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul1_reg_1439_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[67]_i_1_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[71]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[71]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[71]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(11 downto 8),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul1_reg_1439_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[71]_i_1_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[75]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[75]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[75]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(15 downto 12),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul1_reg_1439_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[75]_i_1_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[79]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[79]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[79]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(19 downto 16),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul1_reg_1439_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[79]_i_1_n_0\,
      CO(3) => \neg_mul1_reg_1439_reg[83]_i_1_n_0\,
      CO(2) => \neg_mul1_reg_1439_reg[83]_i_1_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[83]_i_1_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(23 downto 20),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul1_reg_1439_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul1_reg_1439_reg[83]_i_1_n_0\,
      CO(3) => \NLW_neg_mul1_reg_1439_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul1_reg_1439_reg[87]_i_2_n_1\,
      CO(1) => \neg_mul1_reg_1439_reg[87]_i_2_n_2\,
      CO(0) => \neg_mul1_reg_1439_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(27 downto 24),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11 is
  signal \neg_mul_reg_1592_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul_reg_1592_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul_reg_1592_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul_reg_1592_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul_reg_1592_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul_reg_1592_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul_reg_1592_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul_reg_1592_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[63]_i_2_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[63]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[63]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[63]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(3 downto 0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul_reg_1592_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[63]_i_3_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[63]_i_2_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[63]_i_2_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[63]_i_2_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul_reg_1592_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul_reg_1592_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[63]_i_4_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[63]_i_3_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[63]_i_3_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[63]_i_3_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul_reg_1592_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul_reg_1592_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[63]_i_5_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[63]_i_4_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[63]_i_4_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[63]_i_4_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul_reg_1592_reg[63]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul_reg_1592_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul_reg_1592_reg[63]_i_5_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[63]_i_5_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[63]_i_5_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[63]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul_reg_1592_reg[63]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul_reg_1592_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[63]_i_1_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[67]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[67]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[67]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(7 downto 4),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul_reg_1592_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[67]_i_1_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[71]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[71]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[71]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(11 downto 8),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul_reg_1592_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[71]_i_1_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[75]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[75]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[75]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(15 downto 12),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul_reg_1592_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[75]_i_1_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[79]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[79]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[79]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(19 downto 16),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul_reg_1592_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[79]_i_1_n_0\,
      CO(3) => \neg_mul_reg_1592_reg[83]_i_1_n_0\,
      CO(2) => \neg_mul_reg_1592_reg[83]_i_1_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[83]_i_1_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(23 downto 20),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul_reg_1592_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul_reg_1592_reg[83]_i_1_n_0\,
      CO(3) => \NLW_neg_mul_reg_1592_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul_reg_1592_reg[87]_i_2_n_1\,
      CO(1) => \neg_mul_reg_1592_reg[87]_i_2_n_2\,
      CO(0) => \neg_mul_reg_1592_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(27 downto 24),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13 is
  signal \neg_mul5_reg_1551_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul5_reg_1551_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul5_reg_1551_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul5_reg_1551_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul5_reg_1551_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul5_reg_1551_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul5_reg_1551_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul5_reg_1551_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[63]_i_2_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[63]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[63]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[63]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(3 downto 0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul5_reg_1551_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[63]_i_3_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[63]_i_2_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[63]_i_2_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[63]_i_2_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul5_reg_1551_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul5_reg_1551_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[63]_i_4_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[63]_i_3_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[63]_i_3_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[63]_i_3_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul5_reg_1551_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul5_reg_1551_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[63]_i_5_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[63]_i_4_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[63]_i_4_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[63]_i_4_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul5_reg_1551_reg[63]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul5_reg_1551_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul5_reg_1551_reg[63]_i_5_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[63]_i_5_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[63]_i_5_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[63]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul5_reg_1551_reg[63]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul5_reg_1551_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[63]_i_1_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[67]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[67]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[67]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(7 downto 4),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul5_reg_1551_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[67]_i_1_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[71]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[71]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[71]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(11 downto 8),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul5_reg_1551_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[71]_i_1_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[75]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[75]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[75]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(15 downto 12),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul5_reg_1551_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[75]_i_1_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[79]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[79]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[79]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(19 downto 16),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul5_reg_1551_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[79]_i_1_n_0\,
      CO(3) => \neg_mul5_reg_1551_reg[83]_i_1_n_0\,
      CO(2) => \neg_mul5_reg_1551_reg[83]_i_1_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[83]_i_1_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(23 downto 20),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul5_reg_1551_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul5_reg_1551_reg[83]_i_1_n_0\,
      CO(3) => \NLW_neg_mul5_reg_1551_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul5_reg_1551_reg[87]_i_2_n_1\,
      CO(1) => \neg_mul5_reg_1551_reg[87]_i_2_n_2\,
      CO(0) => \neg_mul5_reg_1551_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(27 downto 24),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15 is
  signal \neg_mul3_reg_1499_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul3_reg_1499_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul3_reg_1499_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul3_reg_1499_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul3_reg_1499_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul3_reg_1499_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul3_reg_1499_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul3_reg_1499_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[63]_i_2_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[63]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[63]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[63]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(3 downto 0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul3_reg_1499_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[63]_i_3_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[63]_i_2_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[63]_i_2_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[63]_i_2_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul3_reg_1499_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul3_reg_1499_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[63]_i_4_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[63]_i_3_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[63]_i_3_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[63]_i_3_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul3_reg_1499_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul3_reg_1499_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[63]_i_5_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[63]_i_4_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[63]_i_4_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[63]_i_4_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul3_reg_1499_reg[63]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul3_reg_1499_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul3_reg_1499_reg[63]_i_5_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[63]_i_5_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[63]_i_5_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[63]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul3_reg_1499_reg[63]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul3_reg_1499_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[63]_i_1_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[67]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[67]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[67]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(7 downto 4),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul3_reg_1499_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[67]_i_1_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[71]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[71]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[71]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(11 downto 8),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul3_reg_1499_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[71]_i_1_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[75]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[75]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[75]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(15 downto 12),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul3_reg_1499_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[75]_i_1_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[79]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[79]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[79]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(19 downto 16),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul3_reg_1499_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[79]_i_1_n_0\,
      CO(3) => \neg_mul3_reg_1499_reg[83]_i_1_n_0\,
      CO(2) => \neg_mul3_reg_1499_reg[83]_i_1_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[83]_i_1_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(23 downto 20),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul3_reg_1499_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul3_reg_1499_reg[83]_i_1_n_0\,
      CO(3) => \NLW_neg_mul3_reg_1499_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul3_reg_1499_reg[87]_i_2_n_1\,
      CO(1) => \neg_mul3_reg_1499_reg[87]_i_2_n_2\,
      CO(0) => \neg_mul3_reg_1499_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(27 downto 24),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9 is
  signal \neg_mul4_reg_1434_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \neg_mul4_reg_1434_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_neg_mul4_reg_1434_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul4_reg_1434_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul4_reg_1434_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul4_reg_1434_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_mul4_reg_1434_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\neg_mul4_reg_1434_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[63]_i_2_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[63]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[63]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[63]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(3 downto 0),
      S(3 downto 0) => Q(19 downto 16)
    );
\neg_mul4_reg_1434_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[63]_i_3_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[63]_i_2_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[63]_i_2_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[63]_i_2_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul4_reg_1434_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(15 downto 12)
    );
\neg_mul4_reg_1434_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[63]_i_4_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[63]_i_3_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[63]_i_3_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[63]_i_3_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul4_reg_1434_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(11 downto 8)
    );
\neg_mul4_reg_1434_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[63]_i_5_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[63]_i_4_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[63]_i_4_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[63]_i_4_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul4_reg_1434_reg[63]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Q(7 downto 4)
    );
\neg_mul4_reg_1434_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_mul4_reg_1434_reg[63]_i_5_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[63]_i_5_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[63]_i_5_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[63]_i_5_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_mul4_reg_1434_reg[63]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => carry_s1
    );
\neg_mul4_reg_1434_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[63]_i_1_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[67]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[67]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[67]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(7 downto 4),
      S(3 downto 0) => Q(23 downto 20)
    );
\neg_mul4_reg_1434_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[67]_i_1_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[71]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[71]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[71]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(11 downto 8),
      S(3 downto 0) => Q(27 downto 24)
    );
\neg_mul4_reg_1434_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[71]_i_1_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[75]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[75]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[75]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(15 downto 12),
      S(3 downto 0) => Q(31 downto 28)
    );
\neg_mul4_reg_1434_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[75]_i_1_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[79]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[79]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[79]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(19 downto 16),
      S(3 downto 0) => Q(35 downto 32)
    );
\neg_mul4_reg_1434_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[79]_i_1_n_0\,
      CO(3) => \neg_mul4_reg_1434_reg[83]_i_1_n_0\,
      CO(2) => \neg_mul4_reg_1434_reg[83]_i_1_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[83]_i_1_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(23 downto 20),
      S(3 downto 0) => Q(39 downto 36)
    );
\neg_mul4_reg_1434_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_mul4_reg_1434_reg[83]_i_1_n_0\,
      CO(3) => \NLW_neg_mul4_reg_1434_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \neg_mul4_reg_1434_reg[87]_i_2_n_1\,
      CO(1) => \neg_mul4_reg_1434_reg[87]_i_2_n_2\,
      CO(0) => \neg_mul4_reg_1434_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s(27 downto 24),
      S(3 downto 0) => Q(43 downto 40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_7_reg_1237_reg[0]\ : out STD_LOGIC;
    \rdata_reg[31]_i_4\ : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \int_regs_in_V_shift_reg[0]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \rdata_reg[31]_i_4_0\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    full_n_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    \reg_232_reg[0]_i_2\ : in STD_LOGIC;
    \reg_232_reg[13]_i_4\ : in STD_LOGIC;
    \reg_232_reg[0]_i_3\ : in STD_LOGIC;
    \reg_232_reg[1]_i_2\ : in STD_LOGIC;
    \reg_232_reg[1]_i_3\ : in STD_LOGIC;
    \reg_232_reg[2]_i_2\ : in STD_LOGIC;
    \reg_232_reg[2]_i_3\ : in STD_LOGIC;
    \reg_232_reg[3]_i_2\ : in STD_LOGIC;
    \reg_232_reg[3]_i_3\ : in STD_LOGIC;
    \reg_232_reg[4]_i_2\ : in STD_LOGIC;
    \reg_232_reg[4]_i_3\ : in STD_LOGIC;
    \reg_232_reg[5]_i_2\ : in STD_LOGIC;
    \reg_232_reg[5]_i_3\ : in STD_LOGIC;
    \reg_232_reg[6]_i_2\ : in STD_LOGIC;
    \reg_232_reg[6]_i_3\ : in STD_LOGIC;
    \reg_232_reg[7]_i_2\ : in STD_LOGIC;
    \reg_232_reg[7]_i_3\ : in STD_LOGIC;
    \reg_232_reg[8]_i_2\ : in STD_LOGIC;
    \reg_232_reg[8]_i_3\ : in STD_LOGIC;
    \reg_232_reg[9]_i_2\ : in STD_LOGIC;
    \reg_232_reg[9]_i_3\ : in STD_LOGIC;
    \reg_232_reg[10]_i_2\ : in STD_LOGIC;
    \reg_232_reg[10]_i_3\ : in STD_LOGIC;
    \reg_232_reg[11]_i_2\ : in STD_LOGIC;
    \reg_232_reg[11]_i_3\ : in STD_LOGIC;
    \reg_232_reg[12]_i_2\ : in STD_LOGIC;
    \reg_232_reg[12]_i_3\ : in STD_LOGIC;
    \reg_232_reg[13]_i_3\ : in STD_LOGIC;
    \reg_232_reg[13]_i_5\ : in STD_LOGIC;
    \rdata_reg[0]_i_3\ : in STD_LOGIC;
    \rdata_reg[1]_i_3\ : in STD_LOGIC;
    \rdata_reg[2]_i_3\ : in STD_LOGIC;
    \rdata_reg[3]_i_3\ : in STD_LOGIC;
    \rdata_reg[7]_i_4\ : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi is
  signal \^doado\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_regs_in_V_n_60 : STD_LOGIC;
  signal int_regs_in_V_n_61 : STD_LOGIC;
  signal int_regs_in_V_n_62 : STD_LOGIC;
  signal int_regs_in_V_n_63 : STD_LOGIC;
  signal int_regs_in_V_n_64 : STD_LOGIC;
  signal int_regs_in_V_n_65 : STD_LOGIC;
  signal int_regs_in_V_n_66 : STD_LOGIC;
  signal int_regs_in_V_n_67 : STD_LOGIC;
  signal int_regs_in_V_n_68 : STD_LOGIC;
  signal int_regs_in_V_n_69 : STD_LOGIC;
  signal int_regs_in_V_n_70 : STD_LOGIC;
  signal int_regs_in_V_n_71 : STD_LOGIC;
  signal int_regs_in_V_n_72 : STD_LOGIC;
  signal int_regs_in_V_n_73 : STD_LOGIC;
  signal int_regs_in_V_n_74 : STD_LOGIC;
  signal int_regs_in_V_n_75 : STD_LOGIC;
  signal int_regs_in_V_n_76 : STD_LOGIC;
  signal int_regs_in_V_n_77 : STD_LOGIC;
  signal int_regs_in_V_n_78 : STD_LOGIC;
  signal int_regs_in_V_n_79 : STD_LOGIC;
  signal int_regs_in_V_n_80 : STD_LOGIC;
  signal int_regs_in_V_n_81 : STD_LOGIC;
  signal int_regs_in_V_n_82 : STD_LOGIC;
  signal int_regs_in_V_n_83 : STD_LOGIC;
  signal int_regs_in_V_n_84 : STD_LOGIC;
  signal int_regs_in_V_n_85 : STD_LOGIC;
  signal int_regs_in_V_n_86 : STD_LOGIC;
  signal int_regs_in_V_n_87 : STD_LOGIC;
  signal int_regs_in_V_n_88 : STD_LOGIC;
  signal int_regs_in_V_n_89 : STD_LOGIC;
  signal int_regs_in_V_n_90 : STD_LOGIC;
  signal int_regs_in_V_n_91 : STD_LOGIC;
  signal int_regs_in_V_read : STD_LOGIC;
  signal int_regs_in_V_read0 : STD_LOGIC;
  signal int_regs_in_V_write_i_1_n_0 : STD_LOGIC;
  signal int_regs_in_V_write_reg_n_0 : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_7_reg_1237_reg[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_V_AWREADY_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_regs_in_V_read_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_ARREADY_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_AWREADY_INST_0 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_WREADY_INST_0 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair5";
begin
  DOADO(27 downto 0) <= \^doado\(27 downto 0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_start <= \^ap_start\;
  \tmp_7_reg_1237_reg[0]\ <= \^tmp_7_reg_1237_reg[0]\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => full_n_reg,
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_reg_ioackin_m_V_AWREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => \^ap_start\,
      O => ap_block_pp0_stage0_01001
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => int_ap_done_i_2_n_0,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => rstate(0),
      I4 => rstate(1),
      I5 => s_axi_AXILiteS_ARADDR(1),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => int_ap_idle_i_2_n_0,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter2,
      O => int_ap_idle_i_2_n_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => SR(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_ready,
      Q => int_ap_ready,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A8CCCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_enable_reg_pp0_iter10,
      I5 => int_ap_start3_out,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => s_axi_AXILiteS_WVALID,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[1]\,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => SR(0)
    );
int_regs_in_V: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
     port map (
      D(4) => int_regs_in_V_n_87,
      D(3) => int_regs_in_V_n_88,
      D(2) => int_regs_in_V_n_89,
      D(1) => int_regs_in_V_n_90,
      D(0) => int_regs_in_V_n_91,
      DOADO(27 downto 0) => \^doado\(27 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(1 downto 0) => Q(3 downto 2),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      int_ap_done_reg => \rdata[1]_i_2_n_0\,
      int_ap_idle_reg => \rdata[2]_i_2_n_0\,
      int_ap_ready_reg => \rdata[3]_i_2_n_0\,
      int_auto_restart_reg => \rdata[7]_i_2_n_0\,
      \int_isr_reg[0]\ => \rdata[0]_i_2_n_0\,
      int_regs_in_V_write_reg => int_regs_in_V_write_reg_n_0,
      \rdata_reg[0]_i_3\ => \rdata_reg[0]_i_3\,
      \rdata_reg[10]\ => int_regs_in_V_n_65,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2\,
      \rdata_reg[11]\ => int_regs_in_V_n_66,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2\,
      \rdata_reg[12]\ => int_regs_in_V_n_67,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2\,
      \rdata_reg[13]\ => int_regs_in_V_n_68,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2\,
      \rdata_reg[14]\ => int_regs_in_V_n_69,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2\,
      \rdata_reg[15]\ => int_regs_in_V_n_70,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2\,
      \rdata_reg[16]\ => int_regs_in_V_n_71,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2\,
      \rdata_reg[17]\ => int_regs_in_V_n_72,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2\,
      \rdata_reg[18]\ => int_regs_in_V_n_73,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2\,
      \rdata_reg[19]\ => int_regs_in_V_n_74,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2\,
      \rdata_reg[1]_i_3\ => \rdata_reg[1]_i_3\,
      \rdata_reg[20]\ => int_regs_in_V_n_75,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2\,
      \rdata_reg[21]\ => int_regs_in_V_n_76,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2\,
      \rdata_reg[22]\ => int_regs_in_V_n_77,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2\,
      \rdata_reg[23]\ => int_regs_in_V_n_78,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2\,
      \rdata_reg[24]\ => int_regs_in_V_n_79,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2\,
      \rdata_reg[25]\ => int_regs_in_V_n_80,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2\,
      \rdata_reg[26]\ => int_regs_in_V_n_81,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2\,
      \rdata_reg[27]\ => int_regs_in_V_n_82,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2\,
      \rdata_reg[28]\ => int_regs_in_V_n_83,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2\,
      \rdata_reg[29]\ => int_regs_in_V_n_84,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2\,
      \rdata_reg[2]_i_3\ => \rdata_reg[2]_i_3\,
      \rdata_reg[30]\ => int_regs_in_V_n_85,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2\,
      \rdata_reg[31]\ => int_regs_in_V_n_86,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5\,
      \rdata_reg[3]_i_3\ => \rdata_reg[3]_i_3\,
      \rdata_reg[4]\ => int_regs_in_V_n_60,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2\,
      \rdata_reg[5]\ => int_regs_in_V_n_61,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2\,
      \rdata_reg[6]\ => int_regs_in_V_n_62,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2\,
      \rdata_reg[7]_i_4\ => \rdata_reg[7]_i_4\,
      \rdata_reg[8]\ => int_regs_in_V_n_63,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2\,
      \rdata_reg[9]\ => int_regs_in_V_n_64,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_AXILiteS_ARADDR(1) => s_axi_AXILiteS_ARADDR(4),
      s_axi_AXILiteS_ARADDR(0) => s_axi_AXILiteS_ARADDR(2),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      \waddr_reg[2]\(0) => \waddr_reg_n_0_[2]\
    );
int_regs_in_V_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => int_regs_in_V_read0
    );
int_regs_in_V_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_regs_in_V_read0,
      Q => int_regs_in_V_read,
      R => SR(0)
    );
\int_regs_in_V_shift[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \int_regs_in_V_shift_reg[0]_0\
    );
\int_regs_in_V_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[3]\,
      Q => \^tmp_7_reg_1237_reg[0]\,
      R => '0'
    );
int_regs_in_V_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_AXILiteS_AWADDR(4),
      I1 => aw_hs,
      I2 => s_axi_AXILiteS_AWADDR(3),
      I3 => s_axi_AXILiteS_WVALID,
      I4 => int_regs_in_V_write_reg_n_0,
      O => int_regs_in_V_write_i_1_n_0
    );
int_regs_in_V_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_regs_in_V_write_i_1_n_0,
      Q => int_regs_in_V_write_reg_n_0,
      R => SR(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => \int_isr_reg_n_0_[1]\,
      O => interrupt
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => int_ap_done,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \int_ier_reg_n_0_[1]\,
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \int_isr_reg_n_0_[1]\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_idle,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => int_regs_in_V_read,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => int_regs_in_V_write_reg_n_0,
      I2 => rstate(1),
      I3 => rstate(0),
      I4 => s_axi_AXILiteS_ARVALID,
      O => \rdata_reg[31]_i_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_ready,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => data0(7),
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_91,
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_65,
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_66,
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_67,
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_68,
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_69,
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_70,
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_71,
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_72,
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_73,
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_74,
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_90,
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_75,
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_76,
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_77,
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_78,
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_79,
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_80,
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_81,
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_82,
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_83,
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_84,
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_89,
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_85,
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_86,
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_88,
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_60,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_61,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_62,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_87,
      Q => s_axi_AXILiteS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_63,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_64,
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\reg_232[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \reg_232_reg[0]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(0),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[0]_i_3\,
      O => D(0)
    );
\reg_232[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \reg_232_reg[10]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(10),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[10]_i_3\,
      O => D(10)
    );
\reg_232[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \reg_232_reg[11]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(11),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[11]_i_3\,
      O => D(11)
    );
\reg_232[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \reg_232_reg[12]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(12),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[12]_i_3\,
      O => D(12)
    );
\reg_232[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \reg_232_reg[13]_i_3\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(13),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[13]_i_5\,
      O => D(13)
    );
\reg_232[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \reg_232_reg[1]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(1),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[1]_i_3\,
      O => D(1)
    );
\reg_232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \reg_232_reg[2]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(2),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[2]_i_3\,
      O => D(2)
    );
\reg_232[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \reg_232_reg[3]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(3),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[3]_i_3\,
      O => D(3)
    );
\reg_232[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \reg_232_reg[4]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(4),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[4]_i_3\,
      O => D(4)
    );
\reg_232[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \reg_232_reg[5]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(5),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[5]_i_3\,
      O => D(5)
    );
\reg_232[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \reg_232_reg[6]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(6),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[6]_i_3\,
      O => D(6)
    );
\reg_232[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \reg_232_reg[7]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(7),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[7]_i_3\,
      O => D(7)
    );
\reg_232[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \reg_232_reg[8]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(8),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[8]_i_3\,
      O => D(8)
    );
\reg_232[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \reg_232_reg[9]_i_2\,
      I2 => \^tmp_7_reg_1237_reg[0]\,
      I3 => \^doado\(9),
      I4 => \reg_232_reg[13]_i_4\,
      I5 => \reg_232_reg[9]_i_3\,
      O => D(9)
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE2E"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => s_axi_AXILiteS_RREADY,
      I3 => int_regs_in_V_read,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => SR(0)
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => SR(0)
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_AWREADY
    );
s_axi_AXILiteS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_BVALID
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rstate(0),
      I1 => int_regs_in_V_read,
      I2 => rstate(1),
      O => s_axi_AXILiteS_RVALID
    );
s_axi_AXILiteS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXILiteS_WREADY
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => wstate(0),
      I3 => s_axi_AXILiteS_WVALID,
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0838"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_AXILiteS_BREADY,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => SR(0)
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read is
  port (
    m_axi_m_V_RREADY : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read is
  signal buff_rdata_n_1 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(0) => buff_rdata_n_15,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_1,
      S(2) => buff_rdata_n_2,
      S(1) => buff_rdata_n_3,
      S(0) => buff_rdata_n_4,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_16,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_14,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[7]_0\(2) => buff_rdata_n_11,
      \usedw_reg[7]_0\(1) => buff_rdata_n_12,
      \usedw_reg[7]_0\(0) => buff_rdata_n_13
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_15,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_1,
      S(2) => buff_rdata_n_2,
      S(1) => buff_rdata_n_3,
      S(0) => buff_rdata_n_4
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_11,
      S(1) => buff_rdata_n_12,
      S(0) => buff_rdata_n_13
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      rdata_ack_t => rdata_ack_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_BREADY : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WLAST : out STD_LOGIC;
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    \mul1_reg_1399_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_Val2_12_4_reg_1587_reg[14]\ : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_reg_1221_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    \p_Val2_12_1_reg_1536_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_5_reg_1670_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_3_reg_1660_reg[14]\ : out STD_LOGIC;
    \p_Val2_12_2_reg_1639_reg[14]\ : out STD_LOGIC;
    \p_Val2_7_reg_1597_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_7_reg_1237_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \p_Val2_12_1_reg_1536_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bin_s1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul5_reg_1551_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_3_reg_1660_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_12_5_reg_1670_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul1_reg_1439_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1489_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1419_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_2_reg_1639_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul3_reg_1499_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1546_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul4_reg_1434_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1479_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul_reg_1592_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti4_reg_1582_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_4_reg_1587_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_m_V_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \neg_ti_reg_1634_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul2_reg_1409_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_7_reg_1597_reg[3]\ : out STD_LOGIC;
    grp_fu_1184_ce : out STD_LOGIC;
    grp_fu_1190_ce : out STD_LOGIC;
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_1 : in STD_LOGIC;
    ap_block_pp0_stage0_01001 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    p_Val2_s_10_reg_1525 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_15_reg_1561 : in STD_LOGIC;
    \p_Val2_12_3_reg_1660_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_4_reg_1587_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_5_reg_1670_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_Val2_11_1_reg_1453 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_1_reg_1494 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_59_reg_1347 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    p_Val2_11_3_reg_1618 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_3_reg_1644 : in STD_LOGIC;
    \p_Val2_11_5_reg_1649_reg[28]\ : in STD_LOGIC;
    tmp_22_5_reg_1665 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_13_reg_1300 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_51_reg_1248 : in STD_LOGIC;
    p_Val2_11_2_reg_1566 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_2_reg_1613 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_55_reg_1336 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_63_reg_1282 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_67_reg_1358 : in STD_LOGIC;
    p_Val2_11_4_reg_1504 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_4_reg_1556 : in STD_LOGIC;
    \p_Val2_7_reg_1597_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_1_reg_1536_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_2_reg_1639_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[6]_0\ : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \align_len0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[3]\ : STD_LOGIC;
  signal ap_block_pp0_stage1_11001 : STD_LOGIC;
  signal ap_condition_691 : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 3 to 3 );
  signal buff_wdata_n_100 : STD_LOGIC;
  signal buff_wdata_n_101 : STD_LOGIC;
  signal buff_wdata_n_102 : STD_LOGIC;
  signal buff_wdata_n_103 : STD_LOGIC;
  signal buff_wdata_n_104 : STD_LOGIC;
  signal buff_wdata_n_105 : STD_LOGIC;
  signal buff_wdata_n_106 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_61 : STD_LOGIC;
  signal buff_wdata_n_62 : STD_LOGIC;
  signal buff_wdata_n_63 : STD_LOGIC;
  signal buff_wdata_n_70 : STD_LOGIC;
  signal buff_wdata_n_71 : STD_LOGIC;
  signal buff_wdata_n_72 : STD_LOGIC;
  signal buff_wdata_n_73 : STD_LOGIC;
  signal buff_wdata_n_82 : STD_LOGIC;
  signal buff_wdata_n_84 : STD_LOGIC;
  signal buff_wdata_n_85 : STD_LOGIC;
  signal buff_wdata_n_86 : STD_LOGIC;
  signal buff_wdata_n_87 : STD_LOGIC;
  signal buff_wdata_n_88 : STD_LOGIC;
  signal buff_wdata_n_89 : STD_LOGIC;
  signal buff_wdata_n_90 : STD_LOGIC;
  signal buff_wdata_n_91 : STD_LOGIC;
  signal buff_wdata_n_92 : STD_LOGIC;
  signal buff_wdata_n_93 : STD_LOGIC;
  signal buff_wdata_n_94 : STD_LOGIC;
  signal buff_wdata_n_95 : STD_LOGIC;
  signal buff_wdata_n_96 : STD_LOGIC;
  signal buff_wdata_n_97 : STD_LOGIC;
  signal buff_wdata_n_98 : STD_LOGIC;
  signal buff_wdata_n_99 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf2_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf3_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf5_out\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_57\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_58\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.next_pad\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \end_addr_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_resp_to_user_n_10 : STD_LOGIC;
  signal fifo_resp_to_user_n_11 : STD_LOGIC;
  signal fifo_resp_to_user_n_12 : STD_LOGIC;
  signal fifo_resp_to_user_n_13 : STD_LOGIC;
  signal fifo_resp_to_user_n_14 : STD_LOGIC;
  signal fifo_resp_to_user_n_15 : STD_LOGIC;
  signal fifo_resp_to_user_n_16 : STD_LOGIC;
  signal fifo_resp_to_user_n_17 : STD_LOGIC;
  signal fifo_resp_to_user_n_3 : STD_LOGIC;
  signal fifo_resp_to_user_n_4 : STD_LOGIC;
  signal fifo_resp_to_user_n_5 : STD_LOGIC;
  signal fifo_resp_to_user_n_6 : STD_LOGIC;
  signal fifo_resp_to_user_n_7 : STD_LOGIC;
  signal fifo_resp_to_user_n_8 : STD_LOGIC;
  signal fifo_resp_to_user_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_2 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf0 : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal m_V_BVALID : STD_LOGIC;
  signal m_V_WREADY : STD_LOGIC;
  signal m_V_WVALID : STD_LOGIC;
  signal \^m_axi_m_v_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_m_v_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_m_v_bready\ : STD_LOGIC;
  signal \^m_axi_m_v_wlast\ : STD_LOGIC;
  signal \^m_axi_m_v_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_m_v_wvalid\ : STD_LOGIC;
  signal \^mul1_reg_1399_reg[0]\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal \^p_val2_12_4_reg_1587_reg[14]\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal \q__0\ : STD_LOGIC_VECTOR ( 29 downto 3 );
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_valid : STD_LOGIC;
  signal rs_wreq_n_5 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[0]_0\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair43";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  m_axi_m_V_AWADDR(29 downto 0) <= \^m_axi_m_v_awaddr\(29 downto 0);
  \m_axi_m_V_AWLEN[3]\(3 downto 0) <= \^m_axi_m_v_awlen[3]\(3 downto 0);
  m_axi_m_V_BREADY <= \^m_axi_m_v_bready\;
  m_axi_m_V_WLAST <= \^m_axi_m_v_wlast\;
  m_axi_m_V_WSTRB(3 downto 0) <= \^m_axi_m_v_wstrb\(3 downto 0);
  m_axi_m_V_WVALID <= \^m_axi_m_v_wvalid\;
  \mul1_reg_1399_reg[0]\ <= \^mul1_reg_1399_reg[0]\;
  \p_Val2_12_4_reg_1587_reg[14]\ <= \^p_val2_12_4_reg_1587_reg[14]\;
  \throttl_cnt_reg[0]_0\ <= \^throttl_cnt_reg[0]_0\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_0\,
      CO(2) => \align_len0_inferred__1/i__carry_n_1\,
      CO(1) => \align_len0_inferred__1/i__carry_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(34 downto 33),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => \align_len0__0\(3 downto 1),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_13,
      S(2) => fifo_wreq_n_14,
      S(1 downto 0) => B"11"
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_0\,
      CO(3 downto 0) => \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \align_len0__0\(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(1),
      Q => \align_len_reg_n_0_[1]\,
      R => fifo_wreq_n_2
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(2),
      Q => \align_len_reg_n_0_[2]\,
      R => fifo_wreq_n_2
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_0_[31]\,
      R => fifo_wreq_n_2
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(3),
      Q => \align_len_reg_n_0_[3]\,
      R => fifo_wreq_n_2
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[31]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
     port map (
      D(13) => fifo_resp_to_user_n_4,
      D(12) => fifo_resp_to_user_n_5,
      D(11) => fifo_resp_to_user_n_6,
      D(10) => fifo_resp_to_user_n_7,
      D(9) => fifo_resp_to_user_n_8,
      D(8) => fifo_resp_to_user_n_9,
      D(7) => fifo_resp_to_user_n_10,
      D(6) => fifo_resp_to_user_n_11,
      D(5) => fifo_resp_to_user_n_12,
      D(4) => fifo_resp_to_user_n_13,
      D(3) => fifo_resp_to_user_n_14,
      D(2) => fifo_resp_to_user_n_15,
      D(1) => fifo_resp_to_user_n_16,
      D(0) => fifo_resp_to_user_n_17,
      DI(0) => buff_wdata_n_84,
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      S(2) => buff_wdata_n_61,
      S(1) => buff_wdata_n_62,
      S(0) => buff_wdata_n_63,
      SR(0) => \^sr\(0),
      WEA(0) => m_V_WVALID,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[5]\(5 downto 0) => D(5 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp0_stage1_11001 => ap_block_pp0_stage1_11001,
      ap_clk => ap_clk,
      ap_condition_691 => ap_condition_691,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter4_reg => fifo_resp_to_user_n_3,
      ap_enable_reg_pp0_iter4_reg_0 => rs_wreq_n_5,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter2_tmp_51_reg_1248 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      ap_reg_pp0_iter2_tmp_63_reg_1282 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      ap_reg_pp0_iter3_tmp_13_reg_1300 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      ap_reg_pp0_iter3_tmp_55_reg_1336 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      ap_reg_pp0_iter3_tmp_59_reg_1347 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      ap_reg_pp0_iter3_tmp_67_reg_1358 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bin_s1_reg[0]\(0) => \bin_s1_reg[0]\(0),
      \bin_s1_reg[0]_0\(0) => \bin_s1_reg[0]_0\(0),
      \bin_s1_reg[0]_1\(0) => \bin_s1_reg[0]_1\(0),
      \bin_s1_reg[0]_2\(0) => \bin_s1_reg[0]_2\(0),
      \bin_s1_reg[0]_3\(0) => \bin_s1_reg[0]_3\(0),
      \bin_s1_reg[0]_4\(0) => \bin_s1_reg[0]_4\(0),
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => buff_wdata_n_85,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_m_v_wvalid\,
      \bus_wide_gen.WVALID_Dummy_reg_1\(0) => \bus_wide_gen.data_buf5_out\,
      \bus_wide_gen.WVALID_Dummy_reg_2\(0) => \bus_wide_gen.data_buf2_out\,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf3_out\,
      \bus_wide_gen.data_buf_reg[15]\(15) => buff_wdata_n_91,
      \bus_wide_gen.data_buf_reg[15]\(14) => buff_wdata_n_92,
      \bus_wide_gen.data_buf_reg[15]\(13) => buff_wdata_n_93,
      \bus_wide_gen.data_buf_reg[15]\(12) => buff_wdata_n_94,
      \bus_wide_gen.data_buf_reg[15]\(11) => buff_wdata_n_95,
      \bus_wide_gen.data_buf_reg[15]\(10) => buff_wdata_n_96,
      \bus_wide_gen.data_buf_reg[15]\(9) => buff_wdata_n_97,
      \bus_wide_gen.data_buf_reg[15]\(8) => buff_wdata_n_98,
      \bus_wide_gen.data_buf_reg[15]\(7) => buff_wdata_n_99,
      \bus_wide_gen.data_buf_reg[15]\(6) => buff_wdata_n_100,
      \bus_wide_gen.data_buf_reg[15]\(5) => buff_wdata_n_101,
      \bus_wide_gen.data_buf_reg[15]\(4) => buff_wdata_n_102,
      \bus_wide_gen.data_buf_reg[15]\(3) => buff_wdata_n_103,
      \bus_wide_gen.data_buf_reg[15]\(2) => buff_wdata_n_104,
      \bus_wide_gen.data_buf_reg[15]\(1) => buff_wdata_n_105,
      \bus_wide_gen.data_buf_reg[15]\(0) => buff_wdata_n_106,
      \bus_wide_gen.data_buf_reg[16]\(0) => \bus_wide_gen.data_buf\,
      \bus_wide_gen.first_pad_reg\ => buff_wdata_n_86,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[0]\(0) => p_51_in,
      \bus_wide_gen.next_pad\ => \bus_wide_gen.next_pad\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.strb_buf_reg[0]\ => buff_wdata_n_88,
      \bus_wide_gen.strb_buf_reg[1]\ => buff_wdata_n_87,
      \bus_wide_gen.strb_buf_reg[2]\ => buff_wdata_n_90,
      \bus_wide_gen.strb_buf_reg[3]\ => buff_wdata_n_89,
      data_valid => data_valid,
      full_n_reg_0 => \^mul1_reg_1399_reg[0]\,
      grp_fu_1184_ce => grp_fu_1184_ce,
      grp_fu_1190_ce => grp_fu_1190_ce,
      grp_fu_308_ce => grp_fu_308_ce,
      \int_regs_in_V_shift_reg[0]\ => \int_regs_in_V_shift_reg[0]\,
      \int_regs_in_V_shift_reg[0]_0\ => \int_regs_in_V_shift_reg[0]_0\,
      m_V_BVALID => m_V_BVALID,
      m_V_WREADY => m_V_WREADY,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => \^m_axi_m_v_wstrb\(3 downto 0),
      \neg_mul1_reg_1439_reg[60]\(0) => \neg_mul1_reg_1439_reg[60]\(0),
      \neg_mul3_reg_1499_reg[60]\(0) => \neg_mul3_reg_1499_reg[60]\(0),
      \neg_mul4_reg_1434_reg[60]\(0) => \neg_mul4_reg_1434_reg[60]\(0),
      \neg_mul5_reg_1551_reg[60]\(0) => \neg_mul5_reg_1551_reg[60]\(0),
      \neg_mul_reg_1592_reg[60]\(0) => \neg_mul_reg_1592_reg[60]\(0),
      \neg_ti1_reg_1489_reg[13]\(0) => \neg_ti1_reg_1489_reg[13]\(0),
      \neg_ti2_reg_1419_reg[12]\(0) => \neg_ti2_reg_1419_reg[12]\(0),
      \neg_ti3_reg_1546_reg[13]\(0) => \neg_ti3_reg_1546_reg[13]\(0),
      \neg_ti4_reg_1582_reg[13]\(0) => \neg_ti4_reg_1582_reg[13]\(0),
      \neg_ti9_reg_1479_reg[13]\(0) => \neg_ti9_reg_1479_reg[13]\(0),
      p_Val2_11_1_reg_1453(0) => p_Val2_11_1_reg_1453(0),
      p_Val2_11_2_reg_1566(0) => p_Val2_11_2_reg_1566(0),
      p_Val2_11_3_reg_1618(0) => p_Val2_11_3_reg_1618(0),
      p_Val2_11_4_reg_1504(0) => p_Val2_11_4_reg_1504(0),
      \p_Val2_11_5_reg_1649_reg[28]\ => \p_Val2_11_5_reg_1649_reg[28]\,
      \p_Val2_12_1_reg_1536_reg[14]\ => \p_Val2_12_1_reg_1536_reg[14]\,
      \p_Val2_12_1_reg_1536_reg[15]\(1 downto 0) => \p_Val2_12_1_reg_1536_reg[15]\(1 downto 0),
      \p_Val2_12_1_reg_1536_reg[15]_0\(13 downto 0) => \p_Val2_12_1_reg_1536_reg[15]_0\(13 downto 0),
      \p_Val2_12_2_reg_1639_reg[14]\ => \p_Val2_12_2_reg_1639_reg[14]\,
      \p_Val2_12_2_reg_1639_reg[15]\(1 downto 0) => \p_Val2_12_2_reg_1639_reg[15]\(1 downto 0),
      \p_Val2_12_2_reg_1639_reg[15]_0\(13 downto 0) => \p_Val2_12_2_reg_1639_reg[15]_0\(13 downto 0),
      \p_Val2_12_3_reg_1660_reg[14]\ => \p_Val2_12_3_reg_1660_reg[14]\,
      \p_Val2_12_3_reg_1660_reg[15]\(1 downto 0) => \p_Val2_12_3_reg_1660_reg[15]\(1 downto 0),
      \p_Val2_12_4_reg_1587_reg[14]\ => \^p_val2_12_4_reg_1587_reg[14]\,
      \p_Val2_12_4_reg_1587_reg[15]\(1 downto 0) => \p_Val2_12_4_reg_1587_reg[15]\(1 downto 0),
      \p_Val2_12_5_reg_1670_reg[14]\ => \p_Val2_12_5_reg_1670_reg[14]\,
      \p_Val2_12_5_reg_1670_reg[2]\(1 downto 0) => \p_Val2_12_5_reg_1670_reg[2]\(1 downto 0),
      \p_Val2_7_reg_1597_reg[15]\(13 downto 0) => \p_Val2_7_reg_1597_reg[15]_0\(13 downto 0),
      pop0 => pop0,
      \q_reg[8]\ => \bus_wide_gen.fifo_burst_n_12\,
      \q_reg[9]\ => buff_wdata_n_82,
      \q_reg[9]_0\ => \bus_wide_gen.fifo_burst_n_2\,
      \q_tmp_reg[10]_0\ => buff_wdata_n_55,
      \q_tmp_reg[11]_0\ => buff_wdata_n_56,
      \q_tmp_reg[12]_0\ => buff_wdata_n_57,
      \q_tmp_reg[13]_0\ => buff_wdata_n_58,
      \q_tmp_reg[14]_0\ => buff_wdata_n_59,
      \q_tmp_reg[15]_0\ => buff_wdata_n_60,
      \q_tmp_reg[2]_0\ => buff_wdata_n_47,
      \q_tmp_reg[3]_0\ => buff_wdata_n_48,
      \q_tmp_reg[4]_0\ => buff_wdata_n_49,
      \q_tmp_reg[5]_0\ => buff_wdata_n_50,
      \q_tmp_reg[6]_0\ => buff_wdata_n_51,
      \q_tmp_reg[7]_0\ => buff_wdata_n_52,
      \q_tmp_reg[8]_0\ => buff_wdata_n_53,
      \q_tmp_reg[9]_0\ => buff_wdata_n_54,
      regs_in_V_ce0 => regs_in_V_ce0,
      \tmp_1_reg_1221_reg[0]\(0) => \tmp_1_reg_1221_reg[0]\(0),
      tmp_22_1_reg_1494 => tmp_22_1_reg_1494,
      tmp_22_2_reg_1613 => tmp_22_2_reg_1613,
      tmp_22_3_reg_1644 => tmp_22_3_reg_1644,
      tmp_22_4_reg_1556 => tmp_22_4_reg_1556,
      tmp_22_5_reg_1665 => tmp_22_5_reg_1665,
      \tmp_7_reg_1237_reg[0]\(0) => \tmp_7_reg_1237_reg[0]\(0),
      \usedw_reg[4]_0\(3) => buff_wdata_n_70,
      \usedw_reg[4]_0\(2) => buff_wdata_n_71,
      \usedw_reg[4]_0\(1) => buff_wdata_n_72,
      \usedw_reg[4]_0\(0) => buff_wdata_n_73,
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(5 downto 0) => usedw_reg(5 downto 0)
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => \^m_axi_m_v_wlast\,
      R => \^sr\(0)
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_85,
      Q => \^m_axi_m_v_wvalid\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_106,
      Q => m_axi_m_V_WDATA(0),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_96,
      Q => m_axi_m_V_WDATA(10),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_95,
      Q => m_axi_m_V_WDATA(11),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_94,
      Q => m_axi_m_V_WDATA(12),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_93,
      Q => m_axi_m_V_WDATA(13),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_92,
      Q => m_axi_m_V_WDATA(14),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_91,
      Q => m_axi_m_V_WDATA(15),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_106,
      Q => m_axi_m_V_WDATA(16),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_105,
      Q => m_axi_m_V_WDATA(17),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_104,
      Q => m_axi_m_V_WDATA(18),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_103,
      Q => m_axi_m_V_WDATA(19),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_105,
      Q => m_axi_m_V_WDATA(1),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_102,
      Q => m_axi_m_V_WDATA(20),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_101,
      Q => m_axi_m_V_WDATA(21),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_100,
      Q => m_axi_m_V_WDATA(22),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_99,
      Q => m_axi_m_V_WDATA(23),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_98,
      Q => m_axi_m_V_WDATA(24),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_97,
      Q => m_axi_m_V_WDATA(25),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_96,
      Q => m_axi_m_V_WDATA(26),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_95,
      Q => m_axi_m_V_WDATA(27),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_94,
      Q => m_axi_m_V_WDATA(28),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_93,
      Q => m_axi_m_V_WDATA(29),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_104,
      Q => m_axi_m_V_WDATA(2),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_92,
      Q => m_axi_m_V_WDATA(30),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_91,
      Q => m_axi_m_V_WDATA(31),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_103,
      Q => m_axi_m_V_WDATA(3),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_102,
      Q => m_axi_m_V_WDATA(4),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_101,
      Q => m_axi_m_V_WDATA(5),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_100,
      Q => m_axi_m_V_WDATA(6),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_99,
      Q => m_axi_m_V_WDATA(7),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_98,
      Q => m_axi_m_V_WDATA(8),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_97,
      Q => m_axi_m_V_WDATA(9),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
     port map (
      AWVALID_Dummy => \^awvalid_dummy\,
      CO(0) => last_sect,
      D(17) => \bus_wide_gen.fifo_burst_n_14\,
      D(16) => \bus_wide_gen.fifo_burst_n_15\,
      D(15) => \bus_wide_gen.fifo_burst_n_16\,
      D(14) => \bus_wide_gen.fifo_burst_n_17\,
      D(13) => \bus_wide_gen.fifo_burst_n_18\,
      D(12) => \bus_wide_gen.fifo_burst_n_19\,
      D(11) => \bus_wide_gen.fifo_burst_n_20\,
      D(10) => \bus_wide_gen.fifo_burst_n_21\,
      D(9) => \bus_wide_gen.fifo_burst_n_22\,
      D(8) => \bus_wide_gen.fifo_burst_n_23\,
      D(7) => \bus_wide_gen.fifo_burst_n_24\,
      D(6) => \bus_wide_gen.fifo_burst_n_25\,
      D(5) => \bus_wide_gen.fifo_burst_n_26\,
      D(4) => \bus_wide_gen.fifo_burst_n_27\,
      D(3) => \bus_wide_gen.fifo_burst_n_28\,
      D(2) => \bus_wide_gen.fifo_burst_n_29\,
      D(1) => \bus_wide_gen.fifo_burst_n_30\,
      D(0) => \bus_wide_gen.fifo_burst_n_31\,
      E(0) => \bus_wide_gen.fifo_burst_n_6\,
      O(0) => data1(1),
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \^sr\(0),
      \align_len_reg[31]\(0) => align_len0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_len_buf(0) => beat_len_buf(3),
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_44\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_m_v_wvalid\,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf5_out\,
      \bus_wide_gen.data_buf_reg[16]\(0) => \bus_wide_gen.data_buf2_out\,
      \bus_wide_gen.data_buf_reg[16]_0\ => \bus_wide_gen.fifo_burst_n_12\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_1\,
      \bus_wide_gen.next_pad\ => \bus_wide_gen.next_pad\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.fifo_burst_n_2\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_57\,
      \bus_wide_gen.pad_oh_reg_reg[1]_1\ => buff_wdata_n_82,
      \bus_wide_gen.pad_oh_reg_reg[1]_2\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_10\,
      \could_multi_bursts.awaddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_40\,
      \could_multi_bursts.loop_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_9\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_4\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_42\,
      \could_multi_bursts.sect_handling_reg_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      data_valid => data_valid,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_0_[11]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_0_[10]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_0_[9]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_0_[8]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_0_[7]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_0_[6]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_0_[5]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_0_[4]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_0_[1]\,
      \end_addr_buf_reg[2]\ => \end_addr_buf_reg_n_0_[2]\,
      \end_addr_buf_reg[3]\ => \end_addr_buf_reg_n_0_[3]\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_0,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg1 => invalid_len_event_reg1,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_43\,
      last_sect_buf0 => last_sect_buf0,
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_WLAST => \^m_axi_m_v_wlast\,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      p_47_in => p_47_in,
      pop0 => pop0_0,
      \sect_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_56\,
      \sect_addr_buf_reg[4]_0\ => \sect_addr_buf_reg_n_0_[4]\,
      \sect_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_32\,
      \sect_addr_buf_reg[5]_0\ => \bus_wide_gen.fifo_burst_n_55\,
      \sect_addr_buf_reg[5]_1\ => \sect_addr_buf_reg_n_0_[5]\,
      sect_cnt0(17) => sect_cnt0(19),
      sect_cnt0(16 downto 0) => sect_cnt0(17 downto 1),
      \sect_cnt_reg[18]\ => \bus_wide_gen.fifo_burst_n_34\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_58\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_54\,
      \sect_len_buf_reg[0]_0\ => \sect_len_buf_reg_n_0_[0]\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_53\,
      \sect_len_buf_reg[1]_0\ => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_52\,
      \sect_len_buf_reg[2]_0\ => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_3\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_51\,
      \sect_len_buf_reg[3]_1\ => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_50\,
      \sect_len_buf_reg[4]_0\ => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_49\,
      \sect_len_buf_reg[5]_0\ => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_48\,
      \sect_len_buf_reg[6]_0\ => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_47\,
      \sect_len_buf_reg[7]_0\ => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_46\,
      \sect_len_buf_reg[8]_0\ => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_45\,
      \sect_len_buf_reg[9]_0\ => \sect_len_buf_reg_n_0_[9]\,
      \start_addr_buf_reg[30]\(0) => first_sect,
      \start_addr_buf_reg[5]\(1) => \start_addr_buf_reg_n_0_[5]\,
      \start_addr_buf_reg[5]\(0) => \start_addr_buf_reg_n_0_[4]\,
      \throttl_cnt_reg[6]\ => \throttl_cnt_reg[6]\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_41\,
      wreq_handling_reg_0 => wreq_handling_reg_n_0
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_86,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => \^sr\(0)
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_1\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_57\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\bus_wide_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_88,
      Q => \^m_axi_m_v_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_87,
      Q => \^m_axi_m_v_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_90,
      Q => \^m_axi_m_v_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_89,
      Q => \^m_axi_m_v_wstrb\(3),
      R => '0'
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(2),
      I1 => \^m_axi_m_v_awlen[3]\(2),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      I3 => \^m_axi_m_v_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(1),
      I1 => \^m_axi_m_v_awlen[3]\(1),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(0),
      I1 => \^m_axi_m_v_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(4),
      I1 => \^m_axi_m_v_awlen[3]\(1),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      I3 => \^m_axi_m_v_awlen[3]\(2),
      I4 => \^m_axi_m_v_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(3),
      I1 => \^m_axi_m_v_awlen[3]\(3),
      I2 => \^m_axi_m_v_awlen[3]\(1),
      I3 => \^m_axi_m_v_awlen[3]\(0),
      I4 => \^m_axi_m_v_awlen[3]\(2),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_40\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_m_v_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_m_v_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_m_v_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_m_v_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_m_v_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_m_v_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_m_v_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_m_v_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_m_v_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_m_v_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_m_v_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_m_v_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_m_v_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_m_v_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_m_v_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_m_v_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_m_v_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_m_v_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_m_v_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_m_v_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_m_v_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_m_v_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_m_v_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_m_v_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_m_v_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_m_v_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_m_v_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_m_v_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_m_v_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_m_v_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_m_v_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_m_v_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_m_v_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_m_v_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_m_v_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^m_axi_m_v_awlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^m_axi_m_v_awlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^m_axi_m_v_awlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^m_axi_m_v_awlen[3]\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => last_sect_buf0,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_2_n_0\
    );
\end_addr_buf[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_2_n_0\
    );
\end_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr(4)
    );
\end_addr_buf[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_2_n_0\
    );
\end_addr_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_3_n_0\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[7]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[11]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[11]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[11]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[11]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[15]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[15]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[15]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_0_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \end_addr_buf[15]_i_2_n_0\
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[15]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[19]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[19]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[19]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[1]\,
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[19]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[23]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[23]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[23]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[23]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[27]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[27]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[27]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[2]\,
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[27]_i_1_n_0\,
      CO(3) => \NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_buf_reg[31]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[31]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_0_[30]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \end_addr_buf[31]_i_2_n_0\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[3]\,
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[7]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[7]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[7]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_0_[5]\,
      DI(0) => \start_addr_reg_n_0_[4]\,
      O(3 downto 1) => end_addr(7 downto 5),
      O(0) => \NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \end_addr_buf[7]_i_2_n_0\,
      S(0) => \end_addr_buf[7]_i_3_n_0\
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.last_sect_buf_reg\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^m_axi_m_v_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      push => push,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_4\
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\
     port map (
      D(13) => fifo_resp_to_user_n_4,
      D(12) => fifo_resp_to_user_n_5,
      D(11) => fifo_resp_to_user_n_6,
      D(10) => fifo_resp_to_user_n_7,
      D(9) => fifo_resp_to_user_n_8,
      D(8) => fifo_resp_to_user_n_9,
      D(7) => fifo_resp_to_user_n_10,
      D(6) => fifo_resp_to_user_n_11,
      D(5) => fifo_resp_to_user_n_12,
      D(4) => fifo_resp_to_user_n_13,
      D(3) => fifo_resp_to_user_n_14,
      D(2) => fifo_resp_to_user_n_15,
      D(1) => fifo_resp_to_user_n_16,
      D(0) => fifo_resp_to_user_n_17,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => \^sr\(0),
      WEA(0) => m_V_WVALID,
      \ap_CS_fsm_reg[2]\ => buff_wdata_n_47,
      \ap_CS_fsm_reg[2]_0\ => buff_wdata_n_48,
      \ap_CS_fsm_reg[2]_1\ => buff_wdata_n_49,
      \ap_CS_fsm_reg[2]_10\ => buff_wdata_n_58,
      \ap_CS_fsm_reg[2]_11\ => buff_wdata_n_59,
      \ap_CS_fsm_reg[2]_12\ => buff_wdata_n_60,
      \ap_CS_fsm_reg[2]_2\ => buff_wdata_n_50,
      \ap_CS_fsm_reg[2]_3\ => buff_wdata_n_51,
      \ap_CS_fsm_reg[2]_4\ => buff_wdata_n_52,
      \ap_CS_fsm_reg[2]_5\ => buff_wdata_n_53,
      \ap_CS_fsm_reg[2]_6\ => buff_wdata_n_54,
      \ap_CS_fsm_reg[2]_7\ => buff_wdata_n_55,
      \ap_CS_fsm_reg[2]_8\ => buff_wdata_n_56,
      \ap_CS_fsm_reg[2]_9\ => buff_wdata_n_57,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \^p_val2_12_4_reg_1587_reg[14]\,
      ap_block_pp0_stage1_11001 => ap_block_pp0_stage1_11001,
      ap_clk => ap_clk,
      ap_condition_691 => ap_condition_691,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg,
      ap_reg_ioackin_m_V_WREADY_reg_0 => fifo_resp_to_user_n_3,
      ap_reg_ioackin_m_V_WREADY_reg_1 => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_rst_n => ap_rst_n,
      full_n_reg_0 => \^mul1_reg_1399_reg[0]\,
      m_V_BVALID => m_V_BVALID,
      m_V_WREADY => m_V_WREADY,
      m_axi_m_V_BREADY => \^m_axi_m_v_bready\,
      \p_Val2_12_3_reg_1660_reg[15]\(13 downto 0) => \p_Val2_12_3_reg_1660_reg[15]_0\(13 downto 0),
      \p_Val2_12_4_reg_1587_reg[15]\(13 downto 0) => \p_Val2_12_4_reg_1587_reg[15]_0\(13 downto 0),
      \p_Val2_12_5_reg_1670_reg[15]\(13 downto 0) => \p_Val2_12_5_reg_1670_reg[15]\(13 downto 0),
      pop0 => pop0,
      push => push
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(1) => fifo_wreq_n_9,
      D(0) => fifo_wreq_n_10,
      O(0) => sect_cnt0(18),
      Q(5 downto 4) => fifo_wreq_data(34 downto 33),
      Q(3) => \q__0\(29),
      Q(2) => \q__0\(11),
      Q(1 downto 0) => \q__0\(4 downto 3),
      S(1) => fifo_wreq_n_13,
      S(0) => fifo_wreq_n_14,
      SR(0) => \^sr\(0),
      \align_len_reg[31]\(0) => fifo_wreq_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_34\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_32\,
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg(3) => fifo_wreq_n_15,
      fifo_wreq_valid_buf_reg(2) => fifo_wreq_n_16,
      fifo_wreq_valid_buf_reg(1) => fifo_wreq_n_17,
      fifo_wreq_valid_buf_reg(0) => fifo_wreq_n_18,
      fifo_wreq_valid_buf_reg_0(2) => fifo_wreq_n_19,
      fifo_wreq_valid_buf_reg_0(1) => fifo_wreq_n_20,
      fifo_wreq_valid_buf_reg_0(0) => fifo_wreq_n_21,
      fifo_wreq_valid_buf_reg_1 => fifo_wreq_valid_buf_reg_n_0,
      invalid_len_event_reg => fifo_wreq_n_12,
      next_wreq => next_wreq,
      pop0 => pop0_0,
      push => push_1,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_0_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_0_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_0_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_0_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_0_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_0_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_0_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_0_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_0_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_0_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_0_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_0_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_0_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_0_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_0_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_0_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_0_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_0_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_0_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_0_[0]\,
      \start_addr_reg[30]\(1) => \start_addr_reg_n_0_[30]\,
      \start_addr_reg[30]\(0) => \start_addr_reg_n_0_[12]\,
      \state_reg[0]\(0) => rs2f_wreq_valid,
      wreq_handling_reg => wreq_handling_reg_n_0
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_0\,
      S(1) => \first_sect_carry__0_i_2_n_0\,
      S(0) => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => \sect_cnt_reg_n_0_[18]\,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => \sect_cnt_reg_n_0_[16]\,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => \sect_cnt_reg_n_0_[13]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => \first_sect_carry__0_i_3_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => \sect_cnt_reg_n_0_[10]\,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => \sect_cnt_reg_n_0_[7]\,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => \sect_cnt_reg_n_0_[4]\,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => \sect_cnt_reg_n_0_[1]\,
      I2 => \sect_cnt_reg_n_0_[0]\,
      I3 => p_0_in_0(0),
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_12,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_15,
      S(2) => fifo_wreq_n_16,
      S(1) => fifo_wreq_n_17,
      S(0) => fifo_wreq_n_18
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_19,
      S(1) => fifo_wreq_n_20,
      S(0) => fifo_wreq_n_21
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_84,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_70,
      S(2) => buff_wdata_n_71,
      S(1) => buff_wdata_n_72,
      S(0) => buff_wdata_n_73
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_61,
      S(1) => buff_wdata_n_62,
      S(0) => buff_wdata_n_63
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
     port map (
      Q(0) => Q(0),
      SR(0) => \^sr\(0),
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => ap_reg_ioackin_m_V_AWREADY_reg,
      ap_reg_ioackin_m_V_AWREADY_reg_0 => ap_reg_ioackin_m_V_AWREADY_reg_0,
      ap_reg_ioackin_m_V_AWREADY_reg_1 => ap_reg_ioackin_m_V_AWREADY_reg_1,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter2_tmp_51_reg_1248 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      ap_reg_pp0_iter3_tmp_67_reg_1358 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      m_V_WREADY => m_V_WREADY,
      \mul1_reg_1399_reg[0]\ => \^mul1_reg_1399_reg[0]\,
      \neg_mul2_reg_1409_reg[60]\(0) => \neg_mul2_reg_1409_reg[60]\(0),
      \neg_ti_reg_1634_reg[13]\ => rs_wreq_n_5,
      \neg_ti_reg_1634_reg[13]_0\(0) => \neg_ti_reg_1634_reg[13]\(0),
      \p_Val2_7_reg_1597_reg[15]\(1 downto 0) => \p_Val2_7_reg_1597_reg[15]\(1 downto 0),
      \p_Val2_7_reg_1597_reg[3]\ => \p_Val2_7_reg_1597_reg[3]\,
      p_Val2_s_10_reg_1525(0) => p_Val2_s_10_reg_1525(0),
      push => push_1,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0(0) => rs2f_wreq_valid,
      tmp_15_reg_1561 => tmp_15_reg_1561
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[1]\,
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[3]\,
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[4]\,
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[7]\,
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[10]\,
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[12]\,
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[13]\,
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[16]\,
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[19]\,
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_56\,
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => '0'
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_55\,
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => '0'
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => fifo_wreq_n_10,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => fifo_wreq_n_9,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_58\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_54\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_52\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_3\,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(11),
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(29),
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(3),
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(4),
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_m_v_awlen[3]\(0),
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => \throttl_cnt_reg[0]_1\(0),
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \^m_axi_m_v_awlen[3]\(1),
      I1 => \^m_axi_m_v_awlen[3]\(0),
      I2 => \throttl_cnt_reg[6]_0\,
      I3 => \^m_axi_m_v_awlen[3]\(3),
      I4 => \^m_axi_m_v_awlen[3]\(2),
      O => \^throttl_cnt_reg[0]_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => wreq_handling_reg_n_0,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb is
  port (
    buff9 : out STD_LOGIC_VECTOR ( 86 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb is
begin
mixer_mul_47ns_41bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0
     port map (
      ap_clk => ap_clk,
      buff9(86 downto 0) => buff9(86 downto 0),
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14 downto 0) => in0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud is
begin
mixer_mul_47ns_42cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19
     port map (
      D(59 downto 0) => D(59 downto 0),
      Q(27 downto 0) => Q(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(15 downto 0) => in0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0 : entity is "mixer_mul_47ns_42cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0 is
begin
mixer_mul_47ns_42cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18
     port map (
      D(59 downto 0) => D(59 downto 0),
      Q(27 downto 0) => Q(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1 : entity is "mixer_mul_47ns_42cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1 is
begin
mixer_mul_47ns_42cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17
     port map (
      D(59 downto 0) => D(59 downto 0),
      Q(27 downto 0) => Q(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2 : entity is "mixer_mul_47ns_42cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2 is
begin
mixer_mul_47ns_42cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16
     port map (
      D(59 downto 0) => D(59 downto 0),
      Q(27 downto 0) => Q(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3 : entity is "mixer_mul_47ns_42cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3 is
begin
mixer_mul_47ns_42cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1
     port map (
      D(59 downto 0) => D(59 downto 0),
      Q(27 downto 0) => Q(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_1190_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j is
begin
mixer_mul_mul_14ng8j_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1
     port map (
      D(27 downto 0) => D(27 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_1190_ce => grp_fu_1190_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_1184_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi is
begin
mixer_mul_mul_14sfYi_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0
     port map (
      D(27 downto 0) => D(27 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_1184_ce => grp_fu_1184_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0 is
  port (
    s : out STD_LOGIC_VECTOR ( 26 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_53_reg_1384 : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal carry_s1_i_10_n_0 : STD_LOGIC;
  signal carry_s1_i_12_n_0 : STD_LOGIC;
  signal carry_s1_i_13_n_0 : STD_LOGIC;
  signal carry_s1_i_14_n_0 : STD_LOGIC;
  signal carry_s1_i_15_n_0 : STD_LOGIC;
  signal carry_s1_i_17_n_0 : STD_LOGIC;
  signal carry_s1_i_18_n_0 : STD_LOGIC;
  signal carry_s1_i_19_n_0 : STD_LOGIC;
  signal carry_s1_i_20_n_0 : STD_LOGIC;
  signal carry_s1_i_22_n_0 : STD_LOGIC;
  signal carry_s1_i_23_n_0 : STD_LOGIC;
  signal carry_s1_i_24_n_0 : STD_LOGIC;
  signal carry_s1_i_25_n_0 : STD_LOGIC;
  signal carry_s1_i_27_n_0 : STD_LOGIC;
  signal carry_s1_i_28_n_0 : STD_LOGIC;
  signal carry_s1_i_29_n_0 : STD_LOGIC;
  signal carry_s1_i_30_n_0 : STD_LOGIC;
  signal carry_s1_i_32_n_0 : STD_LOGIC;
  signal carry_s1_i_33_n_0 : STD_LOGIC;
  signal carry_s1_i_34_n_0 : STD_LOGIC;
  signal carry_s1_i_35_n_0 : STD_LOGIC;
  signal carry_s1_i_37_n_0 : STD_LOGIC;
  signal carry_s1_i_38_n_0 : STD_LOGIC;
  signal carry_s1_i_39_n_0 : STD_LOGIC;
  signal carry_s1_i_3_n_0 : STD_LOGIC;
  signal carry_s1_i_40_n_0 : STD_LOGIC;
  signal carry_s1_i_42_n_0 : STD_LOGIC;
  signal carry_s1_i_43_n_0 : STD_LOGIC;
  signal carry_s1_i_44_n_0 : STD_LOGIC;
  signal carry_s1_i_45_n_0 : STD_LOGIC;
  signal carry_s1_i_47_n_0 : STD_LOGIC;
  signal carry_s1_i_48_n_0 : STD_LOGIC;
  signal carry_s1_i_49_n_0 : STD_LOGIC;
  signal carry_s1_i_4_n_0 : STD_LOGIC;
  signal carry_s1_i_50_n_0 : STD_LOGIC;
  signal carry_s1_i_51_n_0 : STD_LOGIC;
  signal carry_s1_i_52_n_0 : STD_LOGIC;
  signal carry_s1_i_53_n_0 : STD_LOGIC;
  signal carry_s1_i_54_n_0 : STD_LOGIC;
  signal carry_s1_i_5_n_0 : STD_LOGIC;
  signal carry_s1_i_7_n_0 : STD_LOGIC;
  signal carry_s1_i_8_n_0 : STD_LOGIC;
  signal carry_s1_i_9_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_11_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_11_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_11_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_11_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_16_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_16_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_16_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_16_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_1_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_1_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_21_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_21_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_21_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_21_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_26_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_26_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_26_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_26_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_2_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_2_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_2_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_2_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_31_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_31_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_31_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_31_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_36_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_36_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_36_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_36_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_41_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_41_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_41_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_41_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_46_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_46_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_46_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_46_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_6_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_6_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_6_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_6_n_3 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal NLW_carry_s1_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_carry_s1_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_36_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(0),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(1),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(2),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(3),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(4),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(5),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(6),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(7),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(8),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(9),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(10),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(11),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(12),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(13),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(14),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(15),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(16),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(17),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(18),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(19),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(20),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(21),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(22),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(23),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(24),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(25),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_53_reg_1384(26),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => carry_s1_i_10_n_0
    );
carry_s1_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => carry_s1_i_12_n_0
    );
carry_s1_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => carry_s1_i_13_n_0
    );
carry_s1_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => carry_s1_i_14_n_0
    );
carry_s1_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => carry_s1_i_15_n_0
    );
carry_s1_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => carry_s1_i_17_n_0
    );
carry_s1_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => carry_s1_i_18_n_0
    );
carry_s1_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => carry_s1_i_19_n_0
    );
carry_s1_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => carry_s1_i_20_n_0
    );
carry_s1_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => carry_s1_i_22_n_0
    );
carry_s1_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => carry_s1_i_23_n_0
    );
carry_s1_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => carry_s1_i_24_n_0
    );
carry_s1_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => carry_s1_i_25_n_0
    );
carry_s1_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => carry_s1_i_27_n_0
    );
carry_s1_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => carry_s1_i_28_n_0
    );
carry_s1_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => carry_s1_i_29_n_0
    );
carry_s1_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => carry_s1_i_3_n_0
    );
carry_s1_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => carry_s1_i_30_n_0
    );
carry_s1_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => carry_s1_i_32_n_0
    );
carry_s1_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => carry_s1_i_33_n_0
    );
carry_s1_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => carry_s1_i_34_n_0
    );
carry_s1_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => carry_s1_i_35_n_0
    );
carry_s1_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => carry_s1_i_37_n_0
    );
carry_s1_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => carry_s1_i_38_n_0
    );
carry_s1_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => carry_s1_i_39_n_0
    );
carry_s1_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => carry_s1_i_4_n_0
    );
carry_s1_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => carry_s1_i_40_n_0
    );
carry_s1_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => carry_s1_i_42_n_0
    );
carry_s1_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => carry_s1_i_43_n_0
    );
carry_s1_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => carry_s1_i_44_n_0
    );
carry_s1_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => carry_s1_i_45_n_0
    );
carry_s1_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => carry_s1_i_47_n_0
    );
carry_s1_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => carry_s1_i_48_n_0
    );
carry_s1_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => carry_s1_i_49_n_0
    );
carry_s1_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => carry_s1_i_5_n_0
    );
carry_s1_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => carry_s1_i_50_n_0
    );
carry_s1_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => carry_s1_i_51_n_0
    );
carry_s1_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => carry_s1_i_52_n_0
    );
carry_s1_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => carry_s1_i_53_n_0
    );
carry_s1_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => carry_s1_i_54_n_0
    );
carry_s1_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => carry_s1_i_7_n_0
    );
carry_s1_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => carry_s1_i_8_n_0
    );
carry_s1_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => carry_s1_i_9_n_0
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
carry_s1_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_2_n_0,
      CO(3) => NLW_carry_s1_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => facout_s1,
      CO(1) => carry_s1_reg_i_1_n_2,
      CO(0) => carry_s1_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => carry_s1_i_3_n_0,
      S(1) => carry_s1_i_4_n_0,
      S(0) => carry_s1_i_5_n_0
    );
carry_s1_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_16_n_0,
      CO(3) => carry_s1_reg_i_11_n_0,
      CO(2) => carry_s1_reg_i_11_n_1,
      CO(1) => carry_s1_reg_i_11_n_2,
      CO(0) => carry_s1_reg_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_17_n_0,
      S(2) => carry_s1_i_18_n_0,
      S(1) => carry_s1_i_19_n_0,
      S(0) => carry_s1_i_20_n_0
    );
carry_s1_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_21_n_0,
      CO(3) => carry_s1_reg_i_16_n_0,
      CO(2) => carry_s1_reg_i_16_n_1,
      CO(1) => carry_s1_reg_i_16_n_2,
      CO(0) => carry_s1_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_22_n_0,
      S(2) => carry_s1_i_23_n_0,
      S(1) => carry_s1_i_24_n_0,
      S(0) => carry_s1_i_25_n_0
    );
carry_s1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_6_n_0,
      CO(3) => carry_s1_reg_i_2_n_0,
      CO(2) => carry_s1_reg_i_2_n_1,
      CO(1) => carry_s1_reg_i_2_n_2,
      CO(0) => carry_s1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_7_n_0,
      S(2) => carry_s1_i_8_n_0,
      S(1) => carry_s1_i_9_n_0,
      S(0) => carry_s1_i_10_n_0
    );
carry_s1_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_26_n_0,
      CO(3) => carry_s1_reg_i_21_n_0,
      CO(2) => carry_s1_reg_i_21_n_1,
      CO(1) => carry_s1_reg_i_21_n_2,
      CO(0) => carry_s1_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_27_n_0,
      S(2) => carry_s1_i_28_n_0,
      S(1) => carry_s1_i_29_n_0,
      S(0) => carry_s1_i_30_n_0
    );
carry_s1_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_31_n_0,
      CO(3) => carry_s1_reg_i_26_n_0,
      CO(2) => carry_s1_reg_i_26_n_1,
      CO(1) => carry_s1_reg_i_26_n_2,
      CO(0) => carry_s1_reg_i_26_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_32_n_0,
      S(2) => carry_s1_i_33_n_0,
      S(1) => carry_s1_i_34_n_0,
      S(0) => carry_s1_i_35_n_0
    );
carry_s1_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_36_n_0,
      CO(3) => carry_s1_reg_i_31_n_0,
      CO(2) => carry_s1_reg_i_31_n_1,
      CO(1) => carry_s1_reg_i_31_n_2,
      CO(0) => carry_s1_reg_i_31_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_37_n_0,
      S(2) => carry_s1_i_38_n_0,
      S(1) => carry_s1_i_39_n_0,
      S(0) => carry_s1_i_40_n_0
    );
carry_s1_reg_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_41_n_0,
      CO(3) => carry_s1_reg_i_36_n_0,
      CO(2) => carry_s1_reg_i_36_n_1,
      CO(1) => carry_s1_reg_i_36_n_2,
      CO(0) => carry_s1_reg_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_36_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_42_n_0,
      S(2) => carry_s1_i_43_n_0,
      S(1) => carry_s1_i_44_n_0,
      S(0) => carry_s1_i_45_n_0
    );
carry_s1_reg_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_46_n_0,
      CO(3) => carry_s1_reg_i_41_n_0,
      CO(2) => carry_s1_reg_i_41_n_1,
      CO(1) => carry_s1_reg_i_41_n_2,
      CO(0) => carry_s1_reg_i_41_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_41_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_47_n_0,
      S(2) => carry_s1_i_48_n_0,
      S(1) => carry_s1_i_49_n_0,
      S(0) => carry_s1_i_50_n_0
    );
carry_s1_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_s1_reg_i_46_n_0,
      CO(2) => carry_s1_reg_i_46_n_1,
      CO(1) => carry_s1_reg_i_46_n_2,
      CO(0) => carry_s1_reg_i_46_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_46_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_51_n_0,
      S(2) => carry_s1_i_52_n_0,
      S(1) => carry_s1_i_53_n_0,
      S(0) => carry_s1_i_54_n_0
    );
carry_s1_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_11_n_0,
      CO(3) => carry_s1_reg_i_6_n_0,
      CO(2) => carry_s1_reg_i_6_n_1,
      CO(1) => carry_s1_reg_i_6_n_2,
      CO(0) => carry_s1_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_12_n_0,
      S(2) => carry_s1_i_13_n_0,
      S(1) => carry_s1_i_14_n_0,
      S(0) => carry_s1_i_15_n_0
    );
u2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0\
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(26 downto 0) => s(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_49_reg_1404 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal \carry_s1_i_10__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_11__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_13__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_14__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_15__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_16__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_18__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_19__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_20__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_21__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_23__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_24__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_25__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_26__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_28__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_29__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_30__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_31__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_33__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_34__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_35__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_36__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_38__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_39__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_3__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_40__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_41__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_43__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_44__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_45__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_46__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_48__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_49__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_4__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_50__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_51__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_52__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_53__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_54__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_55__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_5__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_6__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_8__0_n_0\ : STD_LOGIC;
  signal \carry_s1_i_9__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__0_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__0_n_3\ : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \NLW_carry_s1_reg_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_27__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_32__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_37__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_42__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_47__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(0),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(1),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(2),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(3),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(4),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(5),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(6),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(7),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(8),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(9),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(10),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(11),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(12),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(13),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(14),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(15),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(16),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(17),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(18),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(19),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(20),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(21),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(22),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(23),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(24),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(25),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(26),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1404(27),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
\carry_s1_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => \carry_s1_i_10__0_n_0\
    );
\carry_s1_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => \carry_s1_i_11__0_n_0\
    );
\carry_s1_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => \carry_s1_i_13__0_n_0\
    );
\carry_s1_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \carry_s1_i_14__0_n_0\
    );
\carry_s1_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \carry_s1_i_15__0_n_0\
    );
\carry_s1_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \carry_s1_i_16__0_n_0\
    );
\carry_s1_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \carry_s1_i_18__0_n_0\
    );
\carry_s1_i_19__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \carry_s1_i_19__0_n_0\
    );
\carry_s1_i_20__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \carry_s1_i_20__0_n_0\
    );
\carry_s1_i_21__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \carry_s1_i_21__0_n_0\
    );
\carry_s1_i_23__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \carry_s1_i_23__0_n_0\
    );
\carry_s1_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \carry_s1_i_24__0_n_0\
    );
\carry_s1_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \carry_s1_i_25__0_n_0\
    );
\carry_s1_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \carry_s1_i_26__0_n_0\
    );
\carry_s1_i_28__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \carry_s1_i_28__0_n_0\
    );
\carry_s1_i_29__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \carry_s1_i_29__0_n_0\
    );
\carry_s1_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \carry_s1_i_30__0_n_0\
    );
\carry_s1_i_31__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \carry_s1_i_31__0_n_0\
    );
\carry_s1_i_33__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \carry_s1_i_33__0_n_0\
    );
\carry_s1_i_34__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \carry_s1_i_34__0_n_0\
    );
\carry_s1_i_35__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \carry_s1_i_35__0_n_0\
    );
\carry_s1_i_36__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \carry_s1_i_36__0_n_0\
    );
\carry_s1_i_38__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \carry_s1_i_38__0_n_0\
    );
\carry_s1_i_39__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \carry_s1_i_39__0_n_0\
    );
\carry_s1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => \carry_s1_i_3__0_n_0\
    );
\carry_s1_i_40__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \carry_s1_i_40__0_n_0\
    );
\carry_s1_i_41__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \carry_s1_i_41__0_n_0\
    );
\carry_s1_i_43__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \carry_s1_i_43__0_n_0\
    );
\carry_s1_i_44__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \carry_s1_i_44__0_n_0\
    );
\carry_s1_i_45__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \carry_s1_i_45__0_n_0\
    );
\carry_s1_i_46__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \carry_s1_i_46__0_n_0\
    );
\carry_s1_i_48__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \carry_s1_i_48__0_n_0\
    );
\carry_s1_i_49__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \carry_s1_i_49__0_n_0\
    );
\carry_s1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => \carry_s1_i_4__0_n_0\
    );
\carry_s1_i_50__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \carry_s1_i_50__0_n_0\
    );
\carry_s1_i_51__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \carry_s1_i_51__0_n_0\
    );
\carry_s1_i_52__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \carry_s1_i_52__0_n_0\
    );
\carry_s1_i_53__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \carry_s1_i_53__0_n_0\
    );
\carry_s1_i_54__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \carry_s1_i_54__0_n_0\
    );
\carry_s1_i_55__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \carry_s1_i_55__0_n_0\
    );
\carry_s1_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => \carry_s1_i_5__0_n_0\
    );
\carry_s1_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => \carry_s1_i_6__0_n_0\
    );
\carry_s1_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => \carry_s1_i_8__0_n_0\
    );
\carry_s1_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => \carry_s1_i_9__0_n_0\
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\carry_s1_reg_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_17__0_n_0\,
      CO(3) => \carry_s1_reg_i_12__0_n_0\,
      CO(2) => \carry_s1_reg_i_12__0_n_1\,
      CO(1) => \carry_s1_reg_i_12__0_n_2\,
      CO(0) => \carry_s1_reg_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_18__0_n_0\,
      S(2) => \carry_s1_i_19__0_n_0\,
      S(1) => \carry_s1_i_20__0_n_0\,
      S(0) => \carry_s1_i_21__0_n_0\
    );
\carry_s1_reg_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_22__0_n_0\,
      CO(3) => \carry_s1_reg_i_17__0_n_0\,
      CO(2) => \carry_s1_reg_i_17__0_n_1\,
      CO(1) => \carry_s1_reg_i_17__0_n_2\,
      CO(0) => \carry_s1_reg_i_17__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_17__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_23__0_n_0\,
      S(2) => \carry_s1_i_24__0_n_0\,
      S(1) => \carry_s1_i_25__0_n_0\,
      S(0) => \carry_s1_i_26__0_n_0\
    );
\carry_s1_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_2__1_n_0\,
      CO(3) => facout_s1,
      CO(2) => \carry_s1_reg_i_1__1_n_1\,
      CO(1) => \carry_s1_reg_i_1__1_n_2\,
      CO(0) => \carry_s1_reg_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_3__0_n_0\,
      S(2) => \carry_s1_i_4__0_n_0\,
      S(1) => \carry_s1_i_5__0_n_0\,
      S(0) => \carry_s1_i_6__0_n_0\
    );
\carry_s1_reg_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_27__0_n_0\,
      CO(3) => \carry_s1_reg_i_22__0_n_0\,
      CO(2) => \carry_s1_reg_i_22__0_n_1\,
      CO(1) => \carry_s1_reg_i_22__0_n_2\,
      CO(0) => \carry_s1_reg_i_22__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_28__0_n_0\,
      S(2) => \carry_s1_i_29__0_n_0\,
      S(1) => \carry_s1_i_30__0_n_0\,
      S(0) => \carry_s1_i_31__0_n_0\
    );
\carry_s1_reg_i_27__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_32__0_n_0\,
      CO(3) => \carry_s1_reg_i_27__0_n_0\,
      CO(2) => \carry_s1_reg_i_27__0_n_1\,
      CO(1) => \carry_s1_reg_i_27__0_n_2\,
      CO(0) => \carry_s1_reg_i_27__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_27__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_33__0_n_0\,
      S(2) => \carry_s1_i_34__0_n_0\,
      S(1) => \carry_s1_i_35__0_n_0\,
      S(0) => \carry_s1_i_36__0_n_0\
    );
\carry_s1_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_7__0_n_0\,
      CO(3) => \carry_s1_reg_i_2__1_n_0\,
      CO(2) => \carry_s1_reg_i_2__1_n_1\,
      CO(1) => \carry_s1_reg_i_2__1_n_2\,
      CO(0) => \carry_s1_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_8__0_n_0\,
      S(2) => \carry_s1_i_9__0_n_0\,
      S(1) => \carry_s1_i_10__0_n_0\,
      S(0) => \carry_s1_i_11__0_n_0\
    );
\carry_s1_reg_i_32__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_37__0_n_0\,
      CO(3) => \carry_s1_reg_i_32__0_n_0\,
      CO(2) => \carry_s1_reg_i_32__0_n_1\,
      CO(1) => \carry_s1_reg_i_32__0_n_2\,
      CO(0) => \carry_s1_reg_i_32__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_32__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_38__0_n_0\,
      S(2) => \carry_s1_i_39__0_n_0\,
      S(1) => \carry_s1_i_40__0_n_0\,
      S(0) => \carry_s1_i_41__0_n_0\
    );
\carry_s1_reg_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_42__0_n_0\,
      CO(3) => \carry_s1_reg_i_37__0_n_0\,
      CO(2) => \carry_s1_reg_i_37__0_n_1\,
      CO(1) => \carry_s1_reg_i_37__0_n_2\,
      CO(0) => \carry_s1_reg_i_37__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_37__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_43__0_n_0\,
      S(2) => \carry_s1_i_44__0_n_0\,
      S(1) => \carry_s1_i_45__0_n_0\,
      S(0) => \carry_s1_i_46__0_n_0\
    );
\carry_s1_reg_i_42__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_47__0_n_0\,
      CO(3) => \carry_s1_reg_i_42__0_n_0\,
      CO(2) => \carry_s1_reg_i_42__0_n_1\,
      CO(1) => \carry_s1_reg_i_42__0_n_2\,
      CO(0) => \carry_s1_reg_i_42__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_42__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_48__0_n_0\,
      S(2) => \carry_s1_i_49__0_n_0\,
      S(1) => \carry_s1_i_50__0_n_0\,
      S(0) => \carry_s1_i_51__0_n_0\
    );
\carry_s1_reg_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \carry_s1_reg_i_47__0_n_0\,
      CO(2) => \carry_s1_reg_i_47__0_n_1\,
      CO(1) => \carry_s1_reg_i_47__0_n_2\,
      CO(0) => \carry_s1_reg_i_47__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_47__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_52__0_n_0\,
      S(2) => \carry_s1_i_53__0_n_0\,
      S(1) => \carry_s1_i_54__0_n_0\,
      S(0) => \carry_s1_i_55__0_n_0\
    );
\carry_s1_reg_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_12__0_n_0\,
      CO(3) => \carry_s1_reg_i_7__0_n_0\,
      CO(2) => \carry_s1_reg_i_7__0_n_1\,
      CO(1) => \carry_s1_reg_i_7__0_n_2\,
      CO(0) => \carry_s1_reg_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_13__0_n_0\,
      S(2) => \carry_s1_i_14__0_n_0\,
      S(1) => \carry_s1_i_15__0_n_0\,
      S(0) => \carry_s1_i_16__0_n_0\
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(27 downto 0) => s(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_69_reg_1520 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal \carry_s1_i_10__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_11__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_13__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_14__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_15__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_16__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_18__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_19__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_20__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_21__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_23__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_24__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_25__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_26__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_28__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_29__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_30__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_31__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_33__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_34__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_35__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_36__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_38__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_39__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_3__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_40__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_41__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_43__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_44__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_45__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_46__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_48__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_49__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_4__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_50__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_51__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_52__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_53__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_54__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_55__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_5__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_6__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_8__3_n_0\ : STD_LOGIC;
  signal \carry_s1_i_9__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__4_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__4_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__4_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__4_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__4_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__4_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__3_n_3\ : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \NLW_carry_s1_reg_i_12__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_17__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_22__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_27__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_32__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_37__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_42__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_47__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_7__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(0),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(1),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(2),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(3),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(4),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(5),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(6),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(7),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(8),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(9),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(10),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(11),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(12),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(13),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(14),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(15),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(16),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(17),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(18),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(19),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(20),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(21),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(22),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(23),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(24),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(25),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(26),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_69_reg_1520(27),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
\carry_s1_i_10__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => \carry_s1_i_10__3_n_0\
    );
\carry_s1_i_11__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => \carry_s1_i_11__3_n_0\
    );
\carry_s1_i_13__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => \carry_s1_i_13__3_n_0\
    );
\carry_s1_i_14__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \carry_s1_i_14__3_n_0\
    );
\carry_s1_i_15__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \carry_s1_i_15__3_n_0\
    );
\carry_s1_i_16__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \carry_s1_i_16__3_n_0\
    );
\carry_s1_i_18__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \carry_s1_i_18__3_n_0\
    );
\carry_s1_i_19__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \carry_s1_i_19__3_n_0\
    );
\carry_s1_i_20__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \carry_s1_i_20__3_n_0\
    );
\carry_s1_i_21__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \carry_s1_i_21__3_n_0\
    );
\carry_s1_i_23__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \carry_s1_i_23__3_n_0\
    );
\carry_s1_i_24__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \carry_s1_i_24__3_n_0\
    );
\carry_s1_i_25__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \carry_s1_i_25__3_n_0\
    );
\carry_s1_i_26__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \carry_s1_i_26__3_n_0\
    );
\carry_s1_i_28__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \carry_s1_i_28__3_n_0\
    );
\carry_s1_i_29__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \carry_s1_i_29__3_n_0\
    );
\carry_s1_i_30__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \carry_s1_i_30__3_n_0\
    );
\carry_s1_i_31__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \carry_s1_i_31__3_n_0\
    );
\carry_s1_i_33__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \carry_s1_i_33__3_n_0\
    );
\carry_s1_i_34__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \carry_s1_i_34__3_n_0\
    );
\carry_s1_i_35__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \carry_s1_i_35__3_n_0\
    );
\carry_s1_i_36__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \carry_s1_i_36__3_n_0\
    );
\carry_s1_i_38__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \carry_s1_i_38__3_n_0\
    );
\carry_s1_i_39__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \carry_s1_i_39__3_n_0\
    );
\carry_s1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => \carry_s1_i_3__3_n_0\
    );
\carry_s1_i_40__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \carry_s1_i_40__3_n_0\
    );
\carry_s1_i_41__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \carry_s1_i_41__3_n_0\
    );
\carry_s1_i_43__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \carry_s1_i_43__3_n_0\
    );
\carry_s1_i_44__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \carry_s1_i_44__3_n_0\
    );
\carry_s1_i_45__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \carry_s1_i_45__3_n_0\
    );
\carry_s1_i_46__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \carry_s1_i_46__3_n_0\
    );
\carry_s1_i_48__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \carry_s1_i_48__3_n_0\
    );
\carry_s1_i_49__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \carry_s1_i_49__3_n_0\
    );
\carry_s1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => \carry_s1_i_4__3_n_0\
    );
\carry_s1_i_50__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \carry_s1_i_50__3_n_0\
    );
\carry_s1_i_51__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \carry_s1_i_51__3_n_0\
    );
\carry_s1_i_52__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \carry_s1_i_52__3_n_0\
    );
\carry_s1_i_53__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \carry_s1_i_53__3_n_0\
    );
\carry_s1_i_54__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \carry_s1_i_54__3_n_0\
    );
\carry_s1_i_55__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \carry_s1_i_55__3_n_0\
    );
\carry_s1_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => \carry_s1_i_5__3_n_0\
    );
\carry_s1_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => \carry_s1_i_6__3_n_0\
    );
\carry_s1_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => \carry_s1_i_8__3_n_0\
    );
\carry_s1_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => \carry_s1_i_9__3_n_0\
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\carry_s1_reg_i_12__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_17__3_n_0\,
      CO(3) => \carry_s1_reg_i_12__3_n_0\,
      CO(2) => \carry_s1_reg_i_12__3_n_1\,
      CO(1) => \carry_s1_reg_i_12__3_n_2\,
      CO(0) => \carry_s1_reg_i_12__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_12__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_18__3_n_0\,
      S(2) => \carry_s1_i_19__3_n_0\,
      S(1) => \carry_s1_i_20__3_n_0\,
      S(0) => \carry_s1_i_21__3_n_0\
    );
\carry_s1_reg_i_17__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_22__3_n_0\,
      CO(3) => \carry_s1_reg_i_17__3_n_0\,
      CO(2) => \carry_s1_reg_i_17__3_n_1\,
      CO(1) => \carry_s1_reg_i_17__3_n_2\,
      CO(0) => \carry_s1_reg_i_17__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_17__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_23__3_n_0\,
      S(2) => \carry_s1_i_24__3_n_0\,
      S(1) => \carry_s1_i_25__3_n_0\,
      S(0) => \carry_s1_i_26__3_n_0\
    );
\carry_s1_reg_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_2__4_n_0\,
      CO(3) => facout_s1,
      CO(2) => \carry_s1_reg_i_1__4_n_1\,
      CO(1) => \carry_s1_reg_i_1__4_n_2\,
      CO(0) => \carry_s1_reg_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_1__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_3__3_n_0\,
      S(2) => \carry_s1_i_4__3_n_0\,
      S(1) => \carry_s1_i_5__3_n_0\,
      S(0) => \carry_s1_i_6__3_n_0\
    );
\carry_s1_reg_i_22__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_27__3_n_0\,
      CO(3) => \carry_s1_reg_i_22__3_n_0\,
      CO(2) => \carry_s1_reg_i_22__3_n_1\,
      CO(1) => \carry_s1_reg_i_22__3_n_2\,
      CO(0) => \carry_s1_reg_i_22__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_22__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_28__3_n_0\,
      S(2) => \carry_s1_i_29__3_n_0\,
      S(1) => \carry_s1_i_30__3_n_0\,
      S(0) => \carry_s1_i_31__3_n_0\
    );
\carry_s1_reg_i_27__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_32__3_n_0\,
      CO(3) => \carry_s1_reg_i_27__3_n_0\,
      CO(2) => \carry_s1_reg_i_27__3_n_1\,
      CO(1) => \carry_s1_reg_i_27__3_n_2\,
      CO(0) => \carry_s1_reg_i_27__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_27__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_33__3_n_0\,
      S(2) => \carry_s1_i_34__3_n_0\,
      S(1) => \carry_s1_i_35__3_n_0\,
      S(0) => \carry_s1_i_36__3_n_0\
    );
\carry_s1_reg_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_7__3_n_0\,
      CO(3) => \carry_s1_reg_i_2__4_n_0\,
      CO(2) => \carry_s1_reg_i_2__4_n_1\,
      CO(1) => \carry_s1_reg_i_2__4_n_2\,
      CO(0) => \carry_s1_reg_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_8__3_n_0\,
      S(2) => \carry_s1_i_9__3_n_0\,
      S(1) => \carry_s1_i_10__3_n_0\,
      S(0) => \carry_s1_i_11__3_n_0\
    );
\carry_s1_reg_i_32__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_37__3_n_0\,
      CO(3) => \carry_s1_reg_i_32__3_n_0\,
      CO(2) => \carry_s1_reg_i_32__3_n_1\,
      CO(1) => \carry_s1_reg_i_32__3_n_2\,
      CO(0) => \carry_s1_reg_i_32__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_32__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_38__3_n_0\,
      S(2) => \carry_s1_i_39__3_n_0\,
      S(1) => \carry_s1_i_40__3_n_0\,
      S(0) => \carry_s1_i_41__3_n_0\
    );
\carry_s1_reg_i_37__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_42__3_n_0\,
      CO(3) => \carry_s1_reg_i_37__3_n_0\,
      CO(2) => \carry_s1_reg_i_37__3_n_1\,
      CO(1) => \carry_s1_reg_i_37__3_n_2\,
      CO(0) => \carry_s1_reg_i_37__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_37__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_43__3_n_0\,
      S(2) => \carry_s1_i_44__3_n_0\,
      S(1) => \carry_s1_i_45__3_n_0\,
      S(0) => \carry_s1_i_46__3_n_0\
    );
\carry_s1_reg_i_42__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_47__3_n_0\,
      CO(3) => \carry_s1_reg_i_42__3_n_0\,
      CO(2) => \carry_s1_reg_i_42__3_n_1\,
      CO(1) => \carry_s1_reg_i_42__3_n_2\,
      CO(0) => \carry_s1_reg_i_42__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_42__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_48__3_n_0\,
      S(2) => \carry_s1_i_49__3_n_0\,
      S(1) => \carry_s1_i_50__3_n_0\,
      S(0) => \carry_s1_i_51__3_n_0\
    );
\carry_s1_reg_i_47__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \carry_s1_reg_i_47__3_n_0\,
      CO(2) => \carry_s1_reg_i_47__3_n_1\,
      CO(1) => \carry_s1_reg_i_47__3_n_2\,
      CO(0) => \carry_s1_reg_i_47__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_47__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_52__3_n_0\,
      S(2) => \carry_s1_i_53__3_n_0\,
      S(1) => \carry_s1_i_54__3_n_0\,
      S(0) => \carry_s1_i_55__3_n_0\
    );
\carry_s1_reg_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_12__3_n_0\,
      CO(3) => \carry_s1_reg_i_7__3_n_0\,
      CO(2) => \carry_s1_reg_i_7__3_n_1\,
      CO(1) => \carry_s1_reg_i_7__3_n_2\,
      CO(0) => \carry_s1_reg_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_7__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_13__3_n_0\,
      S(2) => \carry_s1_i_14__3_n_0\,
      S(1) => \carry_s1_i_15__3_n_0\,
      S(0) => \carry_s1_i_16__3_n_0\
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(27 downto 0) => s(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_61_reg_1469 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal \carry_s1_i_10__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_11__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_13__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_14__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_15__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_16__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_18__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_19__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_20__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_21__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_23__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_24__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_25__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_26__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_28__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_29__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_30__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_31__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_33__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_34__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_35__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_36__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_38__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_39__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_3__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_40__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_41__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_43__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_44__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_45__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_46__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_48__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_49__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_4__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_50__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_51__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_52__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_53__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_54__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_55__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_5__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_6__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_8__2_n_0\ : STD_LOGIC;
  signal \carry_s1_i_9__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__3_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__3_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__3_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__3_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__2_n_3\ : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \NLW_carry_s1_reg_i_12__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_17__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_22__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_27__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_32__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_37__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_42__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_47__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(0),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(1),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(2),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(3),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(4),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(5),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(6),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(7),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(8),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(9),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(10),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(11),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(12),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(13),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(14),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(15),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(16),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(17),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(18),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(19),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(20),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(21),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(22),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(23),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(24),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(25),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(26),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_61_reg_1469(27),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
\carry_s1_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => \carry_s1_i_10__2_n_0\
    );
\carry_s1_i_11__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => \carry_s1_i_11__2_n_0\
    );
\carry_s1_i_13__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => \carry_s1_i_13__2_n_0\
    );
\carry_s1_i_14__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \carry_s1_i_14__2_n_0\
    );
\carry_s1_i_15__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \carry_s1_i_15__2_n_0\
    );
\carry_s1_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \carry_s1_i_16__2_n_0\
    );
\carry_s1_i_18__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \carry_s1_i_18__2_n_0\
    );
\carry_s1_i_19__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \carry_s1_i_19__2_n_0\
    );
\carry_s1_i_20__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \carry_s1_i_20__2_n_0\
    );
\carry_s1_i_21__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \carry_s1_i_21__2_n_0\
    );
\carry_s1_i_23__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \carry_s1_i_23__2_n_0\
    );
\carry_s1_i_24__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \carry_s1_i_24__2_n_0\
    );
\carry_s1_i_25__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \carry_s1_i_25__2_n_0\
    );
\carry_s1_i_26__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \carry_s1_i_26__2_n_0\
    );
\carry_s1_i_28__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \carry_s1_i_28__2_n_0\
    );
\carry_s1_i_29__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \carry_s1_i_29__2_n_0\
    );
\carry_s1_i_30__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \carry_s1_i_30__2_n_0\
    );
\carry_s1_i_31__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \carry_s1_i_31__2_n_0\
    );
\carry_s1_i_33__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \carry_s1_i_33__2_n_0\
    );
\carry_s1_i_34__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \carry_s1_i_34__2_n_0\
    );
\carry_s1_i_35__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \carry_s1_i_35__2_n_0\
    );
\carry_s1_i_36__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \carry_s1_i_36__2_n_0\
    );
\carry_s1_i_38__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \carry_s1_i_38__2_n_0\
    );
\carry_s1_i_39__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \carry_s1_i_39__2_n_0\
    );
\carry_s1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => \carry_s1_i_3__2_n_0\
    );
\carry_s1_i_40__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \carry_s1_i_40__2_n_0\
    );
\carry_s1_i_41__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \carry_s1_i_41__2_n_0\
    );
\carry_s1_i_43__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \carry_s1_i_43__2_n_0\
    );
\carry_s1_i_44__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \carry_s1_i_44__2_n_0\
    );
\carry_s1_i_45__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \carry_s1_i_45__2_n_0\
    );
\carry_s1_i_46__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \carry_s1_i_46__2_n_0\
    );
\carry_s1_i_48__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \carry_s1_i_48__2_n_0\
    );
\carry_s1_i_49__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \carry_s1_i_49__2_n_0\
    );
\carry_s1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => \carry_s1_i_4__2_n_0\
    );
\carry_s1_i_50__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \carry_s1_i_50__2_n_0\
    );
\carry_s1_i_51__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \carry_s1_i_51__2_n_0\
    );
\carry_s1_i_52__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \carry_s1_i_52__2_n_0\
    );
\carry_s1_i_53__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \carry_s1_i_53__2_n_0\
    );
\carry_s1_i_54__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \carry_s1_i_54__2_n_0\
    );
\carry_s1_i_55__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \carry_s1_i_55__2_n_0\
    );
\carry_s1_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => \carry_s1_i_5__2_n_0\
    );
\carry_s1_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => \carry_s1_i_6__2_n_0\
    );
\carry_s1_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => \carry_s1_i_8__2_n_0\
    );
\carry_s1_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => \carry_s1_i_9__2_n_0\
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\carry_s1_reg_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_17__2_n_0\,
      CO(3) => \carry_s1_reg_i_12__2_n_0\,
      CO(2) => \carry_s1_reg_i_12__2_n_1\,
      CO(1) => \carry_s1_reg_i_12__2_n_2\,
      CO(0) => \carry_s1_reg_i_12__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_12__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_18__2_n_0\,
      S(2) => \carry_s1_i_19__2_n_0\,
      S(1) => \carry_s1_i_20__2_n_0\,
      S(0) => \carry_s1_i_21__2_n_0\
    );
\carry_s1_reg_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_22__2_n_0\,
      CO(3) => \carry_s1_reg_i_17__2_n_0\,
      CO(2) => \carry_s1_reg_i_17__2_n_1\,
      CO(1) => \carry_s1_reg_i_17__2_n_2\,
      CO(0) => \carry_s1_reg_i_17__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_17__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_23__2_n_0\,
      S(2) => \carry_s1_i_24__2_n_0\,
      S(1) => \carry_s1_i_25__2_n_0\,
      S(0) => \carry_s1_i_26__2_n_0\
    );
\carry_s1_reg_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_2__3_n_0\,
      CO(3) => facout_s1,
      CO(2) => \carry_s1_reg_i_1__3_n_1\,
      CO(1) => \carry_s1_reg_i_1__3_n_2\,
      CO(0) => \carry_s1_reg_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_1__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_3__2_n_0\,
      S(2) => \carry_s1_i_4__2_n_0\,
      S(1) => \carry_s1_i_5__2_n_0\,
      S(0) => \carry_s1_i_6__2_n_0\
    );
\carry_s1_reg_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_27__2_n_0\,
      CO(3) => \carry_s1_reg_i_22__2_n_0\,
      CO(2) => \carry_s1_reg_i_22__2_n_1\,
      CO(1) => \carry_s1_reg_i_22__2_n_2\,
      CO(0) => \carry_s1_reg_i_22__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_22__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_28__2_n_0\,
      S(2) => \carry_s1_i_29__2_n_0\,
      S(1) => \carry_s1_i_30__2_n_0\,
      S(0) => \carry_s1_i_31__2_n_0\
    );
\carry_s1_reg_i_27__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_32__2_n_0\,
      CO(3) => \carry_s1_reg_i_27__2_n_0\,
      CO(2) => \carry_s1_reg_i_27__2_n_1\,
      CO(1) => \carry_s1_reg_i_27__2_n_2\,
      CO(0) => \carry_s1_reg_i_27__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_27__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_33__2_n_0\,
      S(2) => \carry_s1_i_34__2_n_0\,
      S(1) => \carry_s1_i_35__2_n_0\,
      S(0) => \carry_s1_i_36__2_n_0\
    );
\carry_s1_reg_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_7__2_n_0\,
      CO(3) => \carry_s1_reg_i_2__3_n_0\,
      CO(2) => \carry_s1_reg_i_2__3_n_1\,
      CO(1) => \carry_s1_reg_i_2__3_n_2\,
      CO(0) => \carry_s1_reg_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_8__2_n_0\,
      S(2) => \carry_s1_i_9__2_n_0\,
      S(1) => \carry_s1_i_10__2_n_0\,
      S(0) => \carry_s1_i_11__2_n_0\
    );
\carry_s1_reg_i_32__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_37__2_n_0\,
      CO(3) => \carry_s1_reg_i_32__2_n_0\,
      CO(2) => \carry_s1_reg_i_32__2_n_1\,
      CO(1) => \carry_s1_reg_i_32__2_n_2\,
      CO(0) => \carry_s1_reg_i_32__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_32__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_38__2_n_0\,
      S(2) => \carry_s1_i_39__2_n_0\,
      S(1) => \carry_s1_i_40__2_n_0\,
      S(0) => \carry_s1_i_41__2_n_0\
    );
\carry_s1_reg_i_37__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_42__2_n_0\,
      CO(3) => \carry_s1_reg_i_37__2_n_0\,
      CO(2) => \carry_s1_reg_i_37__2_n_1\,
      CO(1) => \carry_s1_reg_i_37__2_n_2\,
      CO(0) => \carry_s1_reg_i_37__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_37__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_43__2_n_0\,
      S(2) => \carry_s1_i_44__2_n_0\,
      S(1) => \carry_s1_i_45__2_n_0\,
      S(0) => \carry_s1_i_46__2_n_0\
    );
\carry_s1_reg_i_42__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_47__2_n_0\,
      CO(3) => \carry_s1_reg_i_42__2_n_0\,
      CO(2) => \carry_s1_reg_i_42__2_n_1\,
      CO(1) => \carry_s1_reg_i_42__2_n_2\,
      CO(0) => \carry_s1_reg_i_42__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_42__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_48__2_n_0\,
      S(2) => \carry_s1_i_49__2_n_0\,
      S(1) => \carry_s1_i_50__2_n_0\,
      S(0) => \carry_s1_i_51__2_n_0\
    );
\carry_s1_reg_i_47__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \carry_s1_reg_i_47__2_n_0\,
      CO(2) => \carry_s1_reg_i_47__2_n_1\,
      CO(1) => \carry_s1_reg_i_47__2_n_2\,
      CO(0) => \carry_s1_reg_i_47__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_47__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_52__2_n_0\,
      S(2) => \carry_s1_i_53__2_n_0\,
      S(1) => \carry_s1_i_54__2_n_0\,
      S(0) => \carry_s1_i_55__2_n_0\
    );
\carry_s1_reg_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_12__2_n_0\,
      CO(3) => \carry_s1_reg_i_7__2_n_0\,
      CO(2) => \carry_s1_reg_i_7__2_n_1\,
      CO(1) => \carry_s1_reg_i_7__2_n_2\,
      CO(0) => \carry_s1_reg_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_13__2_n_0\,
      S(2) => \carry_s1_i_14__2_n_0\,
      S(1) => \carry_s1_i_15__2_n_0\,
      S(0) => \carry_s1_i_16__2_n_0\
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(27 downto 0) => s(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_57_reg_1429 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal \carry_s1_i_10__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_11__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_13__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_14__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_15__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_16__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_18__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_19__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_20__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_21__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_23__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_24__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_25__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_26__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_28__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_29__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_30__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_31__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_33__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_34__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_35__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_36__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_38__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_39__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_3__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_40__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_41__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_43__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_44__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_45__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_46__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_48__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_49__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_4__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_50__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_51__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_52__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_53__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_54__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_55__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_5__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_6__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_8__1_n_0\ : STD_LOGIC;
  signal \carry_s1_i_9__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_12__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_17__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_22__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_27__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_32__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_37__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_42__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_47__1_n_3\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__1_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__1_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_7__1_n_3\ : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \NLW_carry_s1_reg_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_17__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_27__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_32__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_37__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_42__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_47__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(0),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(1),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(2),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(3),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(4),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(5),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(6),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(7),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(8),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(9),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(10),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(11),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(12),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(13),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(14),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(15),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(16),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(17),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(18),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(19),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(20),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(21),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(22),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(23),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(24),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(25),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(26),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_57_reg_1429(27),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
\carry_s1_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => \carry_s1_i_10__1_n_0\
    );
\carry_s1_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => \carry_s1_i_11__1_n_0\
    );
\carry_s1_i_13__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => \carry_s1_i_13__1_n_0\
    );
\carry_s1_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \carry_s1_i_14__1_n_0\
    );
\carry_s1_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \carry_s1_i_15__1_n_0\
    );
\carry_s1_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \carry_s1_i_16__1_n_0\
    );
\carry_s1_i_18__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \carry_s1_i_18__1_n_0\
    );
\carry_s1_i_19__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \carry_s1_i_19__1_n_0\
    );
\carry_s1_i_20__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \carry_s1_i_20__1_n_0\
    );
\carry_s1_i_21__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \carry_s1_i_21__1_n_0\
    );
\carry_s1_i_23__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \carry_s1_i_23__1_n_0\
    );
\carry_s1_i_24__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \carry_s1_i_24__1_n_0\
    );
\carry_s1_i_25__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \carry_s1_i_25__1_n_0\
    );
\carry_s1_i_26__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \carry_s1_i_26__1_n_0\
    );
\carry_s1_i_28__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \carry_s1_i_28__1_n_0\
    );
\carry_s1_i_29__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \carry_s1_i_29__1_n_0\
    );
\carry_s1_i_30__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \carry_s1_i_30__1_n_0\
    );
\carry_s1_i_31__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \carry_s1_i_31__1_n_0\
    );
\carry_s1_i_33__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \carry_s1_i_33__1_n_0\
    );
\carry_s1_i_34__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \carry_s1_i_34__1_n_0\
    );
\carry_s1_i_35__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \carry_s1_i_35__1_n_0\
    );
\carry_s1_i_36__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \carry_s1_i_36__1_n_0\
    );
\carry_s1_i_38__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \carry_s1_i_38__1_n_0\
    );
\carry_s1_i_39__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \carry_s1_i_39__1_n_0\
    );
\carry_s1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => \carry_s1_i_3__1_n_0\
    );
\carry_s1_i_40__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \carry_s1_i_40__1_n_0\
    );
\carry_s1_i_41__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \carry_s1_i_41__1_n_0\
    );
\carry_s1_i_43__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \carry_s1_i_43__1_n_0\
    );
\carry_s1_i_44__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \carry_s1_i_44__1_n_0\
    );
\carry_s1_i_45__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \carry_s1_i_45__1_n_0\
    );
\carry_s1_i_46__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \carry_s1_i_46__1_n_0\
    );
\carry_s1_i_48__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \carry_s1_i_48__1_n_0\
    );
\carry_s1_i_49__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \carry_s1_i_49__1_n_0\
    );
\carry_s1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => \carry_s1_i_4__1_n_0\
    );
\carry_s1_i_50__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \carry_s1_i_50__1_n_0\
    );
\carry_s1_i_51__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \carry_s1_i_51__1_n_0\
    );
\carry_s1_i_52__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \carry_s1_i_52__1_n_0\
    );
\carry_s1_i_53__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \carry_s1_i_53__1_n_0\
    );
\carry_s1_i_54__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \carry_s1_i_54__1_n_0\
    );
\carry_s1_i_55__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \carry_s1_i_55__1_n_0\
    );
\carry_s1_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => \carry_s1_i_5__1_n_0\
    );
\carry_s1_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => \carry_s1_i_6__1_n_0\
    );
\carry_s1_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => \carry_s1_i_8__1_n_0\
    );
\carry_s1_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => \carry_s1_i_9__1_n_0\
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\carry_s1_reg_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_17__1_n_0\,
      CO(3) => \carry_s1_reg_i_12__1_n_0\,
      CO(2) => \carry_s1_reg_i_12__1_n_1\,
      CO(1) => \carry_s1_reg_i_12__1_n_2\,
      CO(0) => \carry_s1_reg_i_12__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_18__1_n_0\,
      S(2) => \carry_s1_i_19__1_n_0\,
      S(1) => \carry_s1_i_20__1_n_0\,
      S(0) => \carry_s1_i_21__1_n_0\
    );
\carry_s1_reg_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_22__1_n_0\,
      CO(3) => \carry_s1_reg_i_17__1_n_0\,
      CO(2) => \carry_s1_reg_i_17__1_n_1\,
      CO(1) => \carry_s1_reg_i_17__1_n_2\,
      CO(0) => \carry_s1_reg_i_17__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_17__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_23__1_n_0\,
      S(2) => \carry_s1_i_24__1_n_0\,
      S(1) => \carry_s1_i_25__1_n_0\,
      S(0) => \carry_s1_i_26__1_n_0\
    );
\carry_s1_reg_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_2__2_n_0\,
      CO(3) => facout_s1,
      CO(2) => \carry_s1_reg_i_1__2_n_1\,
      CO(1) => \carry_s1_reg_i_1__2_n_2\,
      CO(0) => \carry_s1_reg_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_3__1_n_0\,
      S(2) => \carry_s1_i_4__1_n_0\,
      S(1) => \carry_s1_i_5__1_n_0\,
      S(0) => \carry_s1_i_6__1_n_0\
    );
\carry_s1_reg_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_27__1_n_0\,
      CO(3) => \carry_s1_reg_i_22__1_n_0\,
      CO(2) => \carry_s1_reg_i_22__1_n_1\,
      CO(1) => \carry_s1_reg_i_22__1_n_2\,
      CO(0) => \carry_s1_reg_i_22__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_28__1_n_0\,
      S(2) => \carry_s1_i_29__1_n_0\,
      S(1) => \carry_s1_i_30__1_n_0\,
      S(0) => \carry_s1_i_31__1_n_0\
    );
\carry_s1_reg_i_27__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_32__1_n_0\,
      CO(3) => \carry_s1_reg_i_27__1_n_0\,
      CO(2) => \carry_s1_reg_i_27__1_n_1\,
      CO(1) => \carry_s1_reg_i_27__1_n_2\,
      CO(0) => \carry_s1_reg_i_27__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_27__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_33__1_n_0\,
      S(2) => \carry_s1_i_34__1_n_0\,
      S(1) => \carry_s1_i_35__1_n_0\,
      S(0) => \carry_s1_i_36__1_n_0\
    );
\carry_s1_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_7__1_n_0\,
      CO(3) => \carry_s1_reg_i_2__2_n_0\,
      CO(2) => \carry_s1_reg_i_2__2_n_1\,
      CO(1) => \carry_s1_reg_i_2__2_n_2\,
      CO(0) => \carry_s1_reg_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_8__1_n_0\,
      S(2) => \carry_s1_i_9__1_n_0\,
      S(1) => \carry_s1_i_10__1_n_0\,
      S(0) => \carry_s1_i_11__1_n_0\
    );
\carry_s1_reg_i_32__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_37__1_n_0\,
      CO(3) => \carry_s1_reg_i_32__1_n_0\,
      CO(2) => \carry_s1_reg_i_32__1_n_1\,
      CO(1) => \carry_s1_reg_i_32__1_n_2\,
      CO(0) => \carry_s1_reg_i_32__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_32__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_38__1_n_0\,
      S(2) => \carry_s1_i_39__1_n_0\,
      S(1) => \carry_s1_i_40__1_n_0\,
      S(0) => \carry_s1_i_41__1_n_0\
    );
\carry_s1_reg_i_37__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_42__1_n_0\,
      CO(3) => \carry_s1_reg_i_37__1_n_0\,
      CO(2) => \carry_s1_reg_i_37__1_n_1\,
      CO(1) => \carry_s1_reg_i_37__1_n_2\,
      CO(0) => \carry_s1_reg_i_37__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_37__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_43__1_n_0\,
      S(2) => \carry_s1_i_44__1_n_0\,
      S(1) => \carry_s1_i_45__1_n_0\,
      S(0) => \carry_s1_i_46__1_n_0\
    );
\carry_s1_reg_i_42__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_47__1_n_0\,
      CO(3) => \carry_s1_reg_i_42__1_n_0\,
      CO(2) => \carry_s1_reg_i_42__1_n_1\,
      CO(1) => \carry_s1_reg_i_42__1_n_2\,
      CO(0) => \carry_s1_reg_i_42__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_42__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_48__1_n_0\,
      S(2) => \carry_s1_i_49__1_n_0\,
      S(1) => \carry_s1_i_50__1_n_0\,
      S(0) => \carry_s1_i_51__1_n_0\
    );
\carry_s1_reg_i_47__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \carry_s1_reg_i_47__1_n_0\,
      CO(2) => \carry_s1_reg_i_47__1_n_1\,
      CO(1) => \carry_s1_reg_i_47__1_n_2\,
      CO(0) => \carry_s1_reg_i_47__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_47__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_52__1_n_0\,
      S(2) => \carry_s1_i_53__1_n_0\,
      S(1) => \carry_s1_i_54__1_n_0\,
      S(0) => \carry_s1_i_55__1_n_0\
    );
\carry_s1_reg_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_12__1_n_0\,
      CO(3) => \carry_s1_reg_i_7__1_n_0\,
      CO(2) => \carry_s1_reg_i_7__1_n_1\,
      CO(1) => \carry_s1_reg_i_7__1_n_2\,
      CO(0) => \carry_s1_reg_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \carry_s1_i_13__1_n_0\,
      S(2) => \carry_s1_i_14__1_n_0\,
      S(1) => \carry_s1_i_15__1_n_0\,
      S(0) => \carry_s1_i_16__1_n_0\
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(27 downto 0) => s(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_65_reg_1394 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8 : entity is "mixer_sub_88ns_88eOg_AddSubnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal carry_s1_i_10_n_0 : STD_LOGIC;
  signal carry_s1_i_11_n_0 : STD_LOGIC;
  signal carry_s1_i_13_n_0 : STD_LOGIC;
  signal carry_s1_i_14_n_0 : STD_LOGIC;
  signal carry_s1_i_15_n_0 : STD_LOGIC;
  signal carry_s1_i_16_n_0 : STD_LOGIC;
  signal carry_s1_i_18_n_0 : STD_LOGIC;
  signal carry_s1_i_19_n_0 : STD_LOGIC;
  signal carry_s1_i_20_n_0 : STD_LOGIC;
  signal carry_s1_i_21_n_0 : STD_LOGIC;
  signal carry_s1_i_23_n_0 : STD_LOGIC;
  signal carry_s1_i_24_n_0 : STD_LOGIC;
  signal carry_s1_i_25_n_0 : STD_LOGIC;
  signal carry_s1_i_26_n_0 : STD_LOGIC;
  signal carry_s1_i_28_n_0 : STD_LOGIC;
  signal carry_s1_i_29_n_0 : STD_LOGIC;
  signal carry_s1_i_30_n_0 : STD_LOGIC;
  signal carry_s1_i_31_n_0 : STD_LOGIC;
  signal carry_s1_i_33_n_0 : STD_LOGIC;
  signal carry_s1_i_34_n_0 : STD_LOGIC;
  signal carry_s1_i_35_n_0 : STD_LOGIC;
  signal carry_s1_i_36_n_0 : STD_LOGIC;
  signal carry_s1_i_38_n_0 : STD_LOGIC;
  signal carry_s1_i_39_n_0 : STD_LOGIC;
  signal carry_s1_i_3_n_0 : STD_LOGIC;
  signal carry_s1_i_40_n_0 : STD_LOGIC;
  signal carry_s1_i_41_n_0 : STD_LOGIC;
  signal carry_s1_i_43_n_0 : STD_LOGIC;
  signal carry_s1_i_44_n_0 : STD_LOGIC;
  signal carry_s1_i_45_n_0 : STD_LOGIC;
  signal carry_s1_i_46_n_0 : STD_LOGIC;
  signal carry_s1_i_48_n_0 : STD_LOGIC;
  signal carry_s1_i_49_n_0 : STD_LOGIC;
  signal carry_s1_i_4_n_0 : STD_LOGIC;
  signal carry_s1_i_50_n_0 : STD_LOGIC;
  signal carry_s1_i_51_n_0 : STD_LOGIC;
  signal carry_s1_i_52_n_0 : STD_LOGIC;
  signal carry_s1_i_53_n_0 : STD_LOGIC;
  signal carry_s1_i_54_n_0 : STD_LOGIC;
  signal carry_s1_i_55_n_0 : STD_LOGIC;
  signal carry_s1_i_5_n_0 : STD_LOGIC;
  signal carry_s1_i_6_n_0 : STD_LOGIC;
  signal carry_s1_i_8_n_0 : STD_LOGIC;
  signal carry_s1_i_9_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_12_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_12_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_12_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_12_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_17_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_17_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_17_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_17_n_3 : STD_LOGIC;
  signal \carry_s1_reg_i_1__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_1__0_n_3\ : STD_LOGIC;
  signal carry_s1_reg_i_22_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_22_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_22_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_22_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_27_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_27_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_27_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_27_n_3 : STD_LOGIC;
  signal \carry_s1_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \carry_s1_reg_i_2__0_n_3\ : STD_LOGIC;
  signal carry_s1_reg_i_32_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_32_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_32_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_32_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_37_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_37_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_37_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_37_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_42_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_42_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_42_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_42_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_47_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_47_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_47_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_47_n_3 : STD_LOGIC;
  signal carry_s1_reg_i_7_n_0 : STD_LOGIC;
  signal carry_s1_reg_i_7_n_1 : STD_LOGIC;
  signal carry_s1_reg_i_7_n_2 : STD_LOGIC;
  signal carry_s1_reg_i_7_n_3 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal NLW_carry_s1_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_carry_s1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_carry_s1_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\bin_s1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(44),
      O => p_0_in(0)
    );
\bin_s1[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      O => p_0_in(10)
    );
\bin_s1[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(55),
      O => p_0_in(11)
    );
\bin_s1[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(56),
      O => p_0_in(12)
    );
\bin_s1[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      O => p_0_in(13)
    );
\bin_s1[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(58),
      O => p_0_in(14)
    );
\bin_s1[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(59),
      O => p_0_in(15)
    );
\bin_s1[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(0),
      O => p_0_in(16)
    );
\bin_s1[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(1),
      O => p_0_in(17)
    );
\bin_s1[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(2),
      O => p_0_in(18)
    );
\bin_s1[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(3),
      O => p_0_in(19)
    );
\bin_s1[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(45),
      O => p_0_in(1)
    );
\bin_s1[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(4),
      O => p_0_in(20)
    );
\bin_s1[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(5),
      O => p_0_in(21)
    );
\bin_s1[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(6),
      O => p_0_in(22)
    );
\bin_s1[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(7),
      O => p_0_in(23)
    );
\bin_s1[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(8),
      O => p_0_in(24)
    );
\bin_s1[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(9),
      O => p_0_in(25)
    );
\bin_s1[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(10),
      O => p_0_in(26)
    );
\bin_s1[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(11),
      O => p_0_in(27)
    );
\bin_s1[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(12),
      O => p_0_in(28)
    );
\bin_s1[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(13),
      O => p_0_in(29)
    );
\bin_s1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(46),
      O => p_0_in(2)
    );
\bin_s1[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(14),
      O => p_0_in(30)
    );
\bin_s1[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(15),
      O => p_0_in(31)
    );
\bin_s1[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(16),
      O => p_0_in(32)
    );
\bin_s1[33]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(17),
      O => p_0_in(33)
    );
\bin_s1[34]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(18),
      O => p_0_in(34)
    );
\bin_s1[35]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(19),
      O => p_0_in(35)
    );
\bin_s1[36]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(20),
      O => p_0_in(36)
    );
\bin_s1[37]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(21),
      O => p_0_in(37)
    );
\bin_s1[38]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(22),
      O => p_0_in(38)
    );
\bin_s1[39]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(23),
      O => p_0_in(39)
    );
\bin_s1[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      O => p_0_in(3)
    );
\bin_s1[40]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(24),
      O => p_0_in(40)
    );
\bin_s1[41]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(25),
      O => p_0_in(41)
    );
\bin_s1[42]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(26),
      O => p_0_in(42)
    );
\bin_s1[43]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_reg_1394(27),
      O => p_0_in(43)
    );
\bin_s1[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(48),
      O => p_0_in(4)
    );
\bin_s1[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(49),
      O => p_0_in(5)
    );
\bin_s1[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      O => p_0_in(6)
    );
\bin_s1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(51),
      O => p_0_in(7)
    );
\bin_s1[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => p_0_in(8)
    );
\bin_s1[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(53),
      O => p_0_in(9)
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(10),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(11),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(12),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(13),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(14),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(15),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(16),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(17),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(18),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(19),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(20),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(21),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(22),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(23),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(24),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(25),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(26),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(27),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(28),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(29),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(30),
      Q => bin_s1(30),
      R => '0'
    );
\bin_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(31),
      Q => bin_s1(31),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(32),
      Q => bin_s1(32),
      R => '0'
    );
\bin_s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(33),
      Q => bin_s1(33),
      R => '0'
    );
\bin_s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(34),
      Q => bin_s1(34),
      R => '0'
    );
\bin_s1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(35),
      Q => bin_s1(35),
      R => '0'
    );
\bin_s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(36),
      Q => bin_s1(36),
      R => '0'
    );
\bin_s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(37),
      Q => bin_s1(37),
      R => '0'
    );
\bin_s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(38),
      Q => bin_s1(38),
      R => '0'
    );
\bin_s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(39),
      Q => bin_s1(39),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(40),
      Q => bin_s1(40),
      R => '0'
    );
\bin_s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(41),
      Q => bin_s1(41),
      R => '0'
    );
\bin_s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(42),
      Q => bin_s1(42),
      R => '0'
    );
\bin_s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(43),
      Q => bin_s1(43),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(8),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(9),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => carry_s1_i_10_n_0
    );
carry_s1_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => carry_s1_i_11_n_0
    );
carry_s1_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => carry_s1_i_13_n_0
    );
carry_s1_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => carry_s1_i_14_n_0
    );
carry_s1_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => carry_s1_i_15_n_0
    );
carry_s1_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => carry_s1_i_16_n_0
    );
carry_s1_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => carry_s1_i_18_n_0
    );
carry_s1_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => carry_s1_i_19_n_0
    );
carry_s1_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => carry_s1_i_20_n_0
    );
carry_s1_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => carry_s1_i_21_n_0
    );
carry_s1_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => carry_s1_i_23_n_0
    );
carry_s1_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => carry_s1_i_24_n_0
    );
carry_s1_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => carry_s1_i_25_n_0
    );
carry_s1_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => carry_s1_i_26_n_0
    );
carry_s1_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => carry_s1_i_28_n_0
    );
carry_s1_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => carry_s1_i_29_n_0
    );
carry_s1_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      O => carry_s1_i_3_n_0
    );
carry_s1_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => carry_s1_i_30_n_0
    );
carry_s1_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => carry_s1_i_31_n_0
    );
carry_s1_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => carry_s1_i_33_n_0
    );
carry_s1_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => carry_s1_i_34_n_0
    );
carry_s1_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => carry_s1_i_35_n_0
    );
carry_s1_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => carry_s1_i_36_n_0
    );
carry_s1_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => carry_s1_i_38_n_0
    );
carry_s1_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => carry_s1_i_39_n_0
    );
carry_s1_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(42),
      O => carry_s1_i_4_n_0
    );
carry_s1_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => carry_s1_i_40_n_0
    );
carry_s1_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => carry_s1_i_41_n_0
    );
carry_s1_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => carry_s1_i_43_n_0
    );
carry_s1_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => carry_s1_i_44_n_0
    );
carry_s1_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => carry_s1_i_45_n_0
    );
carry_s1_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => carry_s1_i_46_n_0
    );
carry_s1_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => carry_s1_i_48_n_0
    );
carry_s1_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => carry_s1_i_49_n_0
    );
carry_s1_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => carry_s1_i_5_n_0
    );
carry_s1_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => carry_s1_i_50_n_0
    );
carry_s1_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => carry_s1_i_51_n_0
    );
carry_s1_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => carry_s1_i_52_n_0
    );
carry_s1_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => carry_s1_i_53_n_0
    );
carry_s1_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => carry_s1_i_54_n_0
    );
carry_s1_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => carry_s1_i_55_n_0
    );
carry_s1_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => carry_s1_i_6_n_0
    );
carry_s1_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => carry_s1_i_8_n_0
    );
carry_s1_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => carry_s1_i_9_n_0
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
carry_s1_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_17_n_0,
      CO(3) => carry_s1_reg_i_12_n_0,
      CO(2) => carry_s1_reg_i_12_n_1,
      CO(1) => carry_s1_reg_i_12_n_2,
      CO(0) => carry_s1_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_18_n_0,
      S(2) => carry_s1_i_19_n_0,
      S(1) => carry_s1_i_20_n_0,
      S(0) => carry_s1_i_21_n_0
    );
carry_s1_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_22_n_0,
      CO(3) => carry_s1_reg_i_17_n_0,
      CO(2) => carry_s1_reg_i_17_n_1,
      CO(1) => carry_s1_reg_i_17_n_2,
      CO(0) => carry_s1_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_23_n_0,
      S(2) => carry_s1_i_24_n_0,
      S(1) => carry_s1_i_25_n_0,
      S(0) => carry_s1_i_26_n_0
    );
\carry_s1_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \carry_s1_reg_i_2__0_n_0\,
      CO(3) => facout_s1,
      CO(2) => \carry_s1_reg_i_1__0_n_1\,
      CO(1) => \carry_s1_reg_i_1__0_n_2\,
      CO(0) => \carry_s1_reg_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => carry_s1_i_3_n_0,
      S(2) => carry_s1_i_4_n_0,
      S(1) => carry_s1_i_5_n_0,
      S(0) => carry_s1_i_6_n_0
    );
carry_s1_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_27_n_0,
      CO(3) => carry_s1_reg_i_22_n_0,
      CO(2) => carry_s1_reg_i_22_n_1,
      CO(1) => carry_s1_reg_i_22_n_2,
      CO(0) => carry_s1_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_28_n_0,
      S(2) => carry_s1_i_29_n_0,
      S(1) => carry_s1_i_30_n_0,
      S(0) => carry_s1_i_31_n_0
    );
carry_s1_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_32_n_0,
      CO(3) => carry_s1_reg_i_27_n_0,
      CO(2) => carry_s1_reg_i_27_n_1,
      CO(1) => carry_s1_reg_i_27_n_2,
      CO(0) => carry_s1_reg_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_27_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_33_n_0,
      S(2) => carry_s1_i_34_n_0,
      S(1) => carry_s1_i_35_n_0,
      S(0) => carry_s1_i_36_n_0
    );
\carry_s1_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_7_n_0,
      CO(3) => \carry_s1_reg_i_2__0_n_0\,
      CO(2) => \carry_s1_reg_i_2__0_n_1\,
      CO(1) => \carry_s1_reg_i_2__0_n_2\,
      CO(0) => \carry_s1_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_carry_s1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => carry_s1_i_8_n_0,
      S(2) => carry_s1_i_9_n_0,
      S(1) => carry_s1_i_10_n_0,
      S(0) => carry_s1_i_11_n_0
    );
carry_s1_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_37_n_0,
      CO(3) => carry_s1_reg_i_32_n_0,
      CO(2) => carry_s1_reg_i_32_n_1,
      CO(1) => carry_s1_reg_i_32_n_2,
      CO(0) => carry_s1_reg_i_32_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_38_n_0,
      S(2) => carry_s1_i_39_n_0,
      S(1) => carry_s1_i_40_n_0,
      S(0) => carry_s1_i_41_n_0
    );
carry_s1_reg_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_42_n_0,
      CO(3) => carry_s1_reg_i_37_n_0,
      CO(2) => carry_s1_reg_i_37_n_1,
      CO(1) => carry_s1_reg_i_37_n_2,
      CO(0) => carry_s1_reg_i_37_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_37_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_43_n_0,
      S(2) => carry_s1_i_44_n_0,
      S(1) => carry_s1_i_45_n_0,
      S(0) => carry_s1_i_46_n_0
    );
carry_s1_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_47_n_0,
      CO(3) => carry_s1_reg_i_42_n_0,
      CO(2) => carry_s1_reg_i_42_n_1,
      CO(1) => carry_s1_reg_i_42_n_2,
      CO(0) => carry_s1_reg_i_42_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_48_n_0,
      S(2) => carry_s1_i_49_n_0,
      S(1) => carry_s1_i_50_n_0,
      S(0) => carry_s1_i_51_n_0
    );
carry_s1_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_s1_reg_i_47_n_0,
      CO(2) => carry_s1_reg_i_47_n_1,
      CO(1) => carry_s1_reg_i_47_n_2,
      CO(0) => carry_s1_reg_i_47_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_52_n_0,
      S(2) => carry_s1_i_53_n_0,
      S(1) => carry_s1_i_54_n_0,
      S(0) => carry_s1_i_55_n_0
    );
carry_s1_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => carry_s1_reg_i_12_n_0,
      CO(3) => carry_s1_reg_i_7_n_0,
      CO(2) => carry_s1_reg_i_7_n_1,
      CO(1) => carry_s1_reg_i_7_n_2,
      CO(0) => carry_s1_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_carry_s1_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => carry_s1_i_13_n_0,
      S(2) => carry_s1_i_14_n_0,
      S(1) => carry_s1_i_15_n_0,
      S(0) => carry_s1_i_16_n_0
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9
     port map (
      Q(43 downto 0) => bin_s1(43 downto 0),
      carry_s1 => carry_s1,
      s(27 downto 0) => s(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi is
  port (
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    ce5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter10 : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_reg_1221_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    ce4 : out STD_LOGIC;
    ce3 : out STD_LOGIC;
    OP1_V_1_cast_reg_12100 : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_7_reg_1237_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \q_tmp_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_1_reg_1536_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bin_s1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul5_reg_1551_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_3_reg_1660_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_12_5_reg_1670_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul1_reg_1439_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1489_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1419_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_2_reg_1639_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \neg_mul3_reg_1499_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1546_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul4_reg_1434_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1479_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul_reg_1592_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti4_reg_1582_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_12_4_reg_1587_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_RREADY : out STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_WVALID : out STD_LOGIC;
    \neg_ti_reg_1634_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_mul2_reg_1409_reg[60]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bin_s1_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_7_reg_1597_reg[3]\ : out STD_LOGIC;
    grp_fu_1184_ce : out STD_LOGIC;
    grp_fu_1190_ce : out STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_WLAST : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg_1 : in STD_LOGIC;
    ap_block_pp0_stage0_01001 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    p_Val2_s_10_reg_1525 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_15_reg_1561 : in STD_LOGIC;
    \p_Val2_12_3_reg_1660_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_4_reg_1587_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_5_reg_1670_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_Val2_11_1_reg_1453 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_1_reg_1494 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_59_reg_1347 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    p_Val2_11_3_reg_1618 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_3_reg_1644 : in STD_LOGIC;
    \p_Val2_11_5_reg_1649_reg[28]\ : in STD_LOGIC;
    tmp_22_5_reg_1665 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_13_reg_1300 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_51_reg_1248 : in STD_LOGIC;
    p_Val2_11_2_reg_1566 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_2_reg_1613 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_55_reg_1336 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_63_reg_1282 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_67_reg_1358 : in STD_LOGIC;
    p_Val2_11_4_reg_1504 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_22_4_reg_1556 : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    \p_Val2_7_reg_1597_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_1_reg_1536_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_Val2_12_2_reg_1639_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_m_V_WREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWVALID_Dummy : STD_LOGIC;
  signal bus_write_n_95 : STD_LOGIC;
  signal \^m_axi_m_v_wvalid\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_tmp_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_2 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
  m_axi_m_V_WVALID <= \^m_axi_m_v_wvalid\;
  \q_tmp_reg[2]\(0) <= \^q_tmp_reg[2]\(0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
     port map (
      SR(0) => \^q_tmp_reg[2]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => \^q_tmp_reg[2]\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => ap_reg_ioackin_m_V_AWREADY_reg,
      ap_reg_ioackin_m_V_AWREADY_reg_0 => ap_reg_ioackin_m_V_AWREADY_reg_0,
      ap_reg_ioackin_m_V_AWREADY_reg_1 => ap_reg_ioackin_m_V_AWREADY_reg_1,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg,
      ap_reg_ioackin_m_V_WREADY_reg_0 => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter2_tmp_51_reg_1248 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      ap_reg_pp0_iter2_tmp_63_reg_1282 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      ap_reg_pp0_iter3_tmp_13_reg_1300 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      ap_reg_pp0_iter3_tmp_55_reg_1336 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      ap_reg_pp0_iter3_tmp_59_reg_1347 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      ap_reg_pp0_iter3_tmp_67_reg_1358 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bin_s1_reg[0]\(0) => \bin_s1_reg[0]\(0),
      \bin_s1_reg[0]_0\(0) => \bin_s1_reg[0]_0\(0),
      \bin_s1_reg[0]_1\(0) => \bin_s1_reg[0]_1\(0),
      \bin_s1_reg[0]_2\(0) => \bin_s1_reg[0]_2\(0),
      \bin_s1_reg[0]_3\(0) => \bin_s1_reg[0]_3\(0),
      \bin_s1_reg[0]_4\(0) => \bin_s1_reg[0]_4\(0),
      grp_fu_1184_ce => grp_fu_1184_ce,
      grp_fu_1190_ce => grp_fu_1190_ce,
      grp_fu_308_ce => grp_fu_308_ce,
      \int_regs_in_V_shift_reg[0]\ => \int_regs_in_V_shift_reg[0]\,
      \int_regs_in_V_shift_reg[0]_0\ => \int_regs_in_V_shift_reg[0]_0\,
      m_axi_m_V_AWADDR(29 downto 0) => m_axi_m_V_AWADDR(29 downto 0),
      \m_axi_m_V_AWLEN[3]\(3 downto 0) => \^awlen\(3 downto 0),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WVALID => \^m_axi_m_v_wvalid\,
      \mul1_reg_1399_reg[0]\ => ce5,
      \neg_mul1_reg_1439_reg[60]\(0) => \neg_mul1_reg_1439_reg[60]\(0),
      \neg_mul2_reg_1409_reg[60]\(0) => \neg_mul2_reg_1409_reg[60]\(0),
      \neg_mul3_reg_1499_reg[60]\(0) => \neg_mul3_reg_1499_reg[60]\(0),
      \neg_mul4_reg_1434_reg[60]\(0) => \neg_mul4_reg_1434_reg[60]\(0),
      \neg_mul5_reg_1551_reg[60]\(0) => \neg_mul5_reg_1551_reg[60]\(0),
      \neg_mul_reg_1592_reg[60]\(0) => \neg_mul_reg_1592_reg[60]\(0),
      \neg_ti1_reg_1489_reg[13]\(0) => \neg_ti1_reg_1489_reg[13]\(0),
      \neg_ti2_reg_1419_reg[12]\(0) => \neg_ti2_reg_1419_reg[12]\(0),
      \neg_ti3_reg_1546_reg[13]\(0) => \neg_ti3_reg_1546_reg[13]\(0),
      \neg_ti4_reg_1582_reg[13]\(0) => \neg_ti4_reg_1582_reg[13]\(0),
      \neg_ti9_reg_1479_reg[13]\(0) => \neg_ti9_reg_1479_reg[13]\(0),
      \neg_ti_reg_1634_reg[13]\(0) => \neg_ti_reg_1634_reg[13]\(0),
      p_Val2_11_1_reg_1453(0) => p_Val2_11_1_reg_1453(0),
      p_Val2_11_2_reg_1566(0) => p_Val2_11_2_reg_1566(0),
      p_Val2_11_3_reg_1618(0) => p_Val2_11_3_reg_1618(0),
      p_Val2_11_4_reg_1504(0) => p_Val2_11_4_reg_1504(0),
      \p_Val2_11_5_reg_1649_reg[28]\ => \p_Val2_11_5_reg_1649_reg[28]\,
      \p_Val2_12_1_reg_1536_reg[14]\ => ce4,
      \p_Val2_12_1_reg_1536_reg[15]\(1 downto 0) => \p_Val2_12_1_reg_1536_reg[15]\(1 downto 0),
      \p_Val2_12_1_reg_1536_reg[15]_0\(13 downto 0) => \p_Val2_12_1_reg_1536_reg[15]_0\(13 downto 0),
      \p_Val2_12_2_reg_1639_reg[14]\ => ce1,
      \p_Val2_12_2_reg_1639_reg[15]\(1 downto 0) => \p_Val2_12_2_reg_1639_reg[15]\(1 downto 0),
      \p_Val2_12_2_reg_1639_reg[15]_0\(13 downto 0) => \p_Val2_12_2_reg_1639_reg[15]_0\(13 downto 0),
      \p_Val2_12_3_reg_1660_reg[14]\ => OP1_V_1_cast_reg_12100,
      \p_Val2_12_3_reg_1660_reg[15]\(1 downto 0) => \p_Val2_12_3_reg_1660_reg[15]\(1 downto 0),
      \p_Val2_12_3_reg_1660_reg[15]_0\(13 downto 0) => \p_Val2_12_3_reg_1660_reg[15]_0\(13 downto 0),
      \p_Val2_12_4_reg_1587_reg[14]\ => ap_enable_reg_pp0_iter10,
      \p_Val2_12_4_reg_1587_reg[15]\(1 downto 0) => \p_Val2_12_4_reg_1587_reg[15]\(1 downto 0),
      \p_Val2_12_4_reg_1587_reg[15]_0\(13 downto 0) => \p_Val2_12_4_reg_1587_reg[15]_0\(13 downto 0),
      \p_Val2_12_5_reg_1670_reg[14]\ => ce3,
      \p_Val2_12_5_reg_1670_reg[15]\(13 downto 0) => \p_Val2_12_5_reg_1670_reg[15]\(13 downto 0),
      \p_Val2_12_5_reg_1670_reg[2]\(1 downto 0) => \p_Val2_12_5_reg_1670_reg[2]\(1 downto 0),
      \p_Val2_7_reg_1597_reg[15]\(1 downto 0) => SR(1 downto 0),
      \p_Val2_7_reg_1597_reg[15]_0\(13 downto 0) => \p_Val2_7_reg_1597_reg[15]\(13 downto 0),
      \p_Val2_7_reg_1597_reg[3]\ => \p_Val2_7_reg_1597_reg[3]\,
      p_Val2_s_10_reg_1525(0) => p_Val2_s_10_reg_1525(0),
      regs_in_V_ce0 => regs_in_V_ce0,
      \throttl_cnt_reg[0]\(0) => \p_0_in__1\(0),
      \throttl_cnt_reg[0]_0\ => bus_write_n_95,
      \throttl_cnt_reg[0]_1\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[6]\ => wreq_throttl_n_3,
      \throttl_cnt_reg[6]_0\ => wreq_throttl_n_2,
      tmp_15_reg_1561 => tmp_15_reg_1561,
      \tmp_1_reg_1221_reg[0]\(0) => \tmp_1_reg_1221_reg[0]\(0),
      tmp_22_1_reg_1494 => tmp_22_1_reg_1494,
      tmp_22_2_reg_1613 => tmp_22_2_reg_1613,
      tmp_22_3_reg_1644 => tmp_22_3_reg_1644,
      tmp_22_4_reg_1556 => tmp_22_4_reg_1556,
      tmp_22_5_reg_1665 => tmp_22_5_reg_1665,
      \tmp_7_reg_1237_reg[0]\(0) => \tmp_7_reg_1237_reg[0]\(0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
     port map (
      AWLEN(2 downto 0) => \^awlen\(3 downto 1),
      AWVALID_Dummy => AWVALID_Dummy,
      D(0) => \p_0_in__1\(0),
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^q_tmp_reg[2]\(0),
      ap_clk => ap_clk,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_m_v_wvalid\,
      \could_multi_bursts.awlen_buf_reg[1]\ => bus_write_n_95,
      \could_multi_bursts.loop_cnt_reg[0]\ => wreq_throttl_n_3,
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      \throttl_cnt_reg[0]_0\ => wreq_throttl_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe is
  port (
    s : out STD_LOGIC_VECTOR ( 26 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_53_reg_1384 : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe is
begin
mixer_sub_87ns_87dEe_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(26 downto 0) => s(26 downto 0),
      tmp_53_reg_1384(26 downto 0) => tmp_53_reg_1384(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_57_reg_1429 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg is
begin
mixer_sub_88ns_88eOg_AddSubnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => s(27 downto 0),
      tmp_57_reg_1429(27 downto 0) => tmp_57_reg_1429(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_61_reg_1469 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4 : entity is "mixer_sub_88ns_88eOg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4 is
begin
mixer_sub_88ns_88eOg_AddSubnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => s(27 downto 0),
      tmp_61_reg_1469(27 downto 0) => tmp_61_reg_1469(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_69_reg_1520 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5 : entity is "mixer_sub_88ns_88eOg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5 is
begin
mixer_sub_88ns_88eOg_AddSubnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => s(27 downto 0),
      tmp_69_reg_1520(27 downto 0) => tmp_69_reg_1520(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_65_reg_1394 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6 : entity is "mixer_sub_88ns_88eOg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6 is
begin
mixer_sub_88ns_88eOg_AddSubnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => s(27 downto 0),
      tmp_65_reg_1394(27 downto 0) => tmp_65_reg_1394(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7 is
  port (
    s : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tmp_49_reg_1404 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7 : entity is "mixer_sub_88ns_88eOg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7 is
begin
mixer_sub_88ns_88eOg_AddSubnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1
     port map (
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => s(27 downto 0),
      tmp_49_reg_1404(27 downto 0) => tmp_49_reg_1404(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_WLAST : out STD_LOGIC;
    m_axi_m_V_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_ARVALID : out STD_LOGIC;
    m_axi_m_V_ARREADY : in STD_LOGIC;
    m_axi_m_V_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RVALID : in STD_LOGIC;
    m_axi_m_V_RREADY : out STD_LOGIC;
    m_axi_m_V_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_RLAST : in STD_LOGIC;
    m_axi_m_V_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BVALID : in STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ADDR_WIDTH : integer;
  attribute C_M_AXI_M_V_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ARUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_AWUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_BUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_CACHE_VALUE : string;
  attribute C_M_AXI_M_V_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "4'b0011";
  attribute C_M_AXI_M_V_DATA_WIDTH : integer;
  attribute C_M_AXI_M_V_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ID_WIDTH : integer;
  attribute C_M_AXI_M_V_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_PROT_VALUE : string;
  attribute C_M_AXI_M_V_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "3'b000";
  attribute C_M_AXI_M_V_RUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_TARGET_ADDR : integer;
  attribute C_M_AXI_M_V_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 0;
  attribute C_M_AXI_M_V_USER_VALUE : integer;
  attribute C_M_AXI_M_V_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 0;
  attribute C_M_AXI_M_V_WSTRB_WIDTH : integer;
  attribute C_M_AXI_M_V_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_M_AXI_M_V_WUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b100000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal OP1_V_1_cast_reg_1210 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal OP1_V_1_cast_reg_12100 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal ap_reg_ioackin_m_V_AWREADY1 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_AWREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_i_4_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_51_reg_1248 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_63_reg_1282 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_7_reg_1237 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_reg_pp0_iter2_tmp_13_reg_1300 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_51_reg_1248 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_55_reg_1336 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_59_reg_1347 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_63_reg_1282 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_67_reg_1358 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_7_reg_1237 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_reg_pp0_iter3_tmp_13_reg_1300 : STD_LOGIC;
  signal ap_reg_pp0_iter3_tmp_55_reg_1336 : STD_LOGIC;
  signal ap_reg_pp0_iter3_tmp_59_reg_1347 : STD_LOGIC;
  signal ap_reg_pp0_iter3_tmp_67_reg_1358 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal buff9 : STD_LOGIC_VECTOR ( 86 downto 0 );
  signal ce1 : STD_LOGIC;
  signal ce3 : STD_LOGIC;
  signal ce4 : STD_LOGIC;
  signal ce5 : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal grp_fu_1184_ce : STD_LOGIC;
  signal grp_fu_1184_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal grp_fu_1190_ce : STD_LOGIC;
  signal grp_fu_1190_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal grp_fu_308_ce : STD_LOGIC;
  signal grp_fu_503_p2 : STD_LOGIC_VECTOR ( 86 downto 60 );
  signal grp_fu_528_ce : STD_LOGIC;
  signal grp_fu_528_p2 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal grp_fu_533_ce : STD_LOGIC;
  signal grp_fu_533_p2 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal grp_fu_613_ce : STD_LOGIC;
  signal grp_fu_613_p2 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal grp_fu_691_p2 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal grp_fu_827_p2 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal \^m_axi_m_v_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_m_v_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mixer_AXILiteS_s_axi_U_n_0 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_1 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_10 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_11 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_12 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_13 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_14 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_15 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_16 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_17 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_18 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_19 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_20 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_21 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_22 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_23 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_24 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_25 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_26 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_27 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_28 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_29 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_3 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_30 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_31 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_32 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_33 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_34 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_35 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_36 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_37 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_38 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_39 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_40 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_41 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_42 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_43 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_44 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_45 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_46 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_47 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_48 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_49 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_5 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_50 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_51 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_52 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_53 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_54 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_55 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_56 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_57 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_58 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_59 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_6 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_60 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_61 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_66 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_7 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_0 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_10 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_11 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_20 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_21 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_25 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_26 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_28 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_32 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_33 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_39 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_40 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_47 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_48 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_89 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_9 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_0 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_1 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_10 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_11 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_12 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_13 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_14 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_15 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_16 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_17 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_18 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_19 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_2 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_20 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_21 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_22 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_23 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_24 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_25 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_26 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_27 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_28 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_29 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_3 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_30 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_31 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_32 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_33 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_34 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_35 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_36 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_37 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_38 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_39 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_4 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_40 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_41 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_42 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_43 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_44 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_45 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_46 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_47 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_48 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_49 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_5 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_50 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_51 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_52 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_53 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_54 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_55 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_56 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_57 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_58 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_59 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_6 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_60 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_61 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_62 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_63 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_64 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_65 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_66 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_67 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_68 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_69 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_7 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_70 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_71 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_72 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_73 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_74 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_75 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_76 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_77 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_78 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_79 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_8 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_80 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_81 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_82 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_83 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_84 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_85 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_86 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_87 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U2_n_9 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_0 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_1 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_10 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_11 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_12 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_13 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_14 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_15 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_16 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_17 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_18 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_19 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_2 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_20 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_21 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_22 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_23 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_24 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_25 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_26 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_27 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_28 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_29 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_3 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_30 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_31 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_32 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_33 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_34 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_35 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_36 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_37 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_38 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_39 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_4 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_40 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_41 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_42 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_43 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_44 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_45 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_46 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_47 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_48 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_49 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_5 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_50 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_51 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_52 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_53 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_54 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_55 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_56 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_57 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_58 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_59 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_6 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_60 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_61 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_62 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_63 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_64 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_65 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_66 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_67 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_68 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_69 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_7 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_70 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_71 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_72 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_73 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_74 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_75 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_76 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_77 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_78 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_79 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_8 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_80 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_81 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_82 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_83 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_84 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_85 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_86 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_87 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U3_n_9 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_0 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_1 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_10 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_11 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_12 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_13 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_14 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_15 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_16 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_17 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_18 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_19 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_2 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_20 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_21 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_22 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_23 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_24 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_25 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_26 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_27 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_28 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_29 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_3 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_30 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_31 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_32 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_33 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_34 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_35 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_36 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_37 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_38 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_39 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_4 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_40 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_41 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_42 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_43 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_44 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_45 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_46 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_47 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_48 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_49 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_5 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_50 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_51 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_52 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_53 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_54 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_55 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_56 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_57 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_58 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_59 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_6 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_60 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_61 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_62 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_63 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_64 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_65 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_66 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_67 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_68 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_69 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_7 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_70 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_71 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_72 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_73 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_74 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_75 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_76 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_77 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_78 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_79 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_8 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_80 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_81 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_82 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_83 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_84 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_85 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_86 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_87 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U4_n_9 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_0 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_1 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_10 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_11 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_12 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_13 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_14 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_15 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_16 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_17 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_18 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_19 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_2 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_20 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_21 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_22 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_23 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_24 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_25 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_26 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_27 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_28 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_29 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_3 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_30 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_31 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_32 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_33 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_34 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_35 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_36 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_37 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_38 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_39 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_4 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_40 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_41 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_42 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_43 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_44 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_45 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_46 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_47 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_48 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_49 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_5 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_50 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_51 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_52 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_53 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_54 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_55 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_56 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_57 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_58 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_59 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_6 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_60 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_61 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_62 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_63 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_64 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_65 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_66 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_67 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_68 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_69 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_7 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_70 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_71 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_72 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_73 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_74 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_75 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_76 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_77 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_78 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_79 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_8 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_80 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_81 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_82 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_83 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_84 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_85 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_86 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_87 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U5_n_9 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_0 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_1 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_10 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_11 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_12 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_13 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_14 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_15 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_16 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_17 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_18 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_19 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_2 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_20 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_21 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_22 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_23 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_24 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_25 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_26 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_27 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_28 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_29 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_3 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_30 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_31 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_32 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_33 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_34 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_35 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_36 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_37 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_38 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_39 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_4 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_40 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_41 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_42 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_43 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_44 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_45 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_46 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_47 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_48 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_49 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_5 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_50 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_51 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_52 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_53 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_54 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_55 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_56 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_57 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_58 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_59 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_6 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_60 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_61 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_62 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_63 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_64 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_65 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_66 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_67 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_68 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_69 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_7 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_70 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_71 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_72 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_73 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_74 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_75 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_76 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_77 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_78 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_79 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_8 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_80 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_81 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_82 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_83 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_84 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_85 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_86 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_87 : STD_LOGIC;
  signal mixer_mul_47ns_42cud_U6_n_9 : STD_LOGIC;
  signal mul1_reg_1399 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal mul2_reg_1379 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal mul3_reg_1389 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal mul4_reg_1424 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal mul5_reg_1464 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal mul_reg_1515 : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal neg_mul1_reg_1439 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal neg_mul1_reg_14390 : STD_LOGIC;
  signal neg_mul2_reg_1409 : STD_LOGIC_VECTOR ( 86 downto 60 );
  signal neg_mul2_reg_14090 : STD_LOGIC;
  signal neg_mul3_reg_1499 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal neg_mul3_reg_14990 : STD_LOGIC;
  signal neg_mul4_reg_1434 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal neg_mul4_reg_14340 : STD_LOGIC;
  signal neg_mul5_reg_1551 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal neg_mul5_reg_15510 : STD_LOGIC;
  signal neg_mul_reg_1592 : STD_LOGIC_VECTOR ( 87 downto 60 );
  signal neg_mul_reg_15920 : STD_LOGIC;
  signal neg_ti1_reg_1489 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal neg_ti1_reg_14890 : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti1_reg_1489_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal neg_ti2_reg_1419 : STD_LOGIC_VECTOR ( 28 downto 12 );
  signal neg_ti2_reg_14190 : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti2_reg_1419_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal neg_ti3_reg_1546 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal neg_ti3_reg_15460 : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti3_reg_1546_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal neg_ti4_reg_1582 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal neg_ti4_reg_15820 : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti4_reg_1582_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal neg_ti9_reg_1479 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal neg_ti9_reg_14790 : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti9_reg_1479_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal neg_ti_reg_1634 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal neg_ti_reg_16340 : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_10_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_11_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_13_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_14_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_15_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_16_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_17_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_18_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_19_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_6_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_8_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[15]_i_9_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[27]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[27]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[27]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[27]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634[28]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \neg_ti_reg_1634_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_Val2_11_1_fu_597_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal p_Val2_11_1_reg_1453 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_11_1_reg_1453[13]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[13]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[13]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[13]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[16]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[16]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[16]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[16]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[20]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[20]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[20]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[20]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[24]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[24]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[24]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[24]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[24]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453[28]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_1_reg_1453_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_11_2_fu_846_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal p_Val2_11_2_reg_1566 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_11_2_reg_1566[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[17]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[17]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[17]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[21]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[21]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[21]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[25]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[25]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[25]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566[25]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_2_reg_1566_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_11_3_fu_989_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal p_Val2_11_3_reg_1618 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_11_3_reg_1618[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[17]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[17]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[17]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[21]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[21]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[21]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[25]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[25]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[25]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618[25]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_3_reg_1618_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_11_4_fu_705_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal p_Val2_11_4_reg_1504 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_11_4_reg_1504[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[17]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[17]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[17]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[21]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[21]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[21]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[25]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[25]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[25]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504[25]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_4_reg_1504_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_11_5_fu_1086_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_11_5_reg_1649[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[17]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[17]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[17]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[21]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[21]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[21]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[25]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[25]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[25]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649[25]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_5_reg_1649_reg_n_0_[28]\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_1_reg_1536[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_2_reg_1639_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_Val2_12_3_reg_1660[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_3_reg_1660_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_Val2_12_4_reg_1587[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_4_reg_1587_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_Val2_12_5_reg_1670[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_5_reg_1670_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_Val2_4_1_cast_fu_259_p1 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal p_Val2_4_cast_reg_12540 : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1254_reg_n_0_[24]\ : STD_LOGIC;
  signal p_Val2_5_2_reg_1271 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_5_reg_1226 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_2_fu_348_p2 : STD_LOGIC_VECTOR ( 27 downto 12 );
  signal p_Val2_6_2_reg_1306 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_2_reg_1306[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306[27]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1306_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_3_fu_352_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_3_reg_1311 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_3_reg_1311[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1311_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_5_fu_373_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_5_reg_1321 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_5_reg_1321[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[27]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1321_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_fu_289_p2 : STD_LOGIC_VECTOR ( 27 downto 11 );
  signal p_Val2_6_reg_1261 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_reg_1261[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[18]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[18]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[18]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[18]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[22]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[22]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[22]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[22]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[26]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[26]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[26]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[26]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[26]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1261_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_1597_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_Val2_8_1_reg_1353[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[16]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[16]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[16]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[16]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[20]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[20]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[20]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[20]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[24]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[24]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[24]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353[24]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_1_reg_1353_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal p_Val2_8_2_fu_263_p2 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal \p_Val2_8_2_reg_1242[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[26]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[26]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[26]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242[26]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[24]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[25]\ : STD_LOGIC;
  signal \p_Val2_8_2_reg_1242_reg_n_0_[26]\ : STD_LOGIC;
  signal p_Val2_8_4_fu_397_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \p_Val2_8_4_reg_1331[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_4_reg_1331_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_8_6_fu_413_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_8_6_reg_1342[16]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[16]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[16]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[16]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[20]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[20]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[20]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[20]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[24]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[24]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[24]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342[24]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_6_reg_1342_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_8_8_fu_314_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_8_8_reg_1277[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[24]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[25]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[26]\ : STD_LOGIC;
  signal \p_Val2_8_8_reg_1277_reg_n_0_[27]\ : STD_LOGIC;
  signal p_Val2_8_s_fu_334_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \p_Val2_8_s_reg_1295[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_s_reg_1295_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_s_10_fu_739_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal p_Val2_s_10_reg_1525 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \p_Val2_s_10_reg_1525[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[17]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[17]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[17]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[21]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[21]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[21]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[25]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[25]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[25]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525[25]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_10_reg_1525_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \p_shl_cast_reg_1288_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_shl_reg_1232_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_2320 : STD_LOGIC;
  signal \reg_232_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_232_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_232_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_232_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_232_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal regs_in_V_ce0 : STD_LOGIC;
  signal regs_in_V_ce0337_out : STD_LOGIC;
  signal regs_in_V_q0 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal scaled_power_V_2_reg_1572 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal scaled_power_V_3_reg_1624 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal scaled_power_V_4_reg_1510 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal scaled_power_V_5_reg_1655 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal scaled_power_V_reg_1531 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal scaled_power_V_s_reg_1459 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal tmp_13_reg_1300 : STD_LOGIC;
  signal tmp_15_cast_reg_14440 : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[13]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[14]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[15]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[16]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[17]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[18]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[19]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[20]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[21]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[22]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[23]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[24]\ : STD_LOGIC;
  signal \tmp_15_cast_reg_1444_reg_n_0_[25]\ : STD_LOGIC;
  signal tmp_15_fu_832_p2 : STD_LOGIC;
  signal tmp_15_reg_1561 : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1561_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_1_reg_1221 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_21_reg_1414 : STD_LOGIC_VECTOR ( 26 downto 12 );
  signal tmp_22_1_fu_686_p2 : STD_LOGIC;
  signal tmp_22_1_reg_1494 : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_1_reg_1494_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_22_2_fu_975_p2 : STD_LOGIC;
  signal tmp_22_2_reg_1613 : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_2_reg_1613_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_22_3_fu_1072_p2 : STD_LOGIC;
  signal tmp_22_3_reg_1644 : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_3_reg_1644_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_22_4_fu_822_p2 : STD_LOGIC;
  signal tmp_22_4_reg_1556 : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_4_reg_1556_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_22_5_fu_1140_p2 : STD_LOGIC;
  signal tmp_22_5_reg_1665 : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_5_reg_1665_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_22_fu_554_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_25_fu_442_p3 : STD_LOGIC_VECTOR ( 40 downto 13 );
  signal tmp_27_reg_1541 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal tmp_28_fu_809_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_2_fu_377_p3 : STD_LOGIC_VECTOR ( 40 downto 13 );
  signal tmp_31_fu_459_p3 : STD_LOGIC_VECTOR ( 40 downto 13 );
  signal tmp_33_reg_1577 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal tmp_34_fu_877_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_39_reg_1474 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal tmp_40_fu_644_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_43_fu_476_p3 : STD_LOGIC_VECTOR ( 40 downto 13 );
  signal tmp_45_reg_1629 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal tmp_46_fu_1020_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_49_reg_1404 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_51_reg_1248 : STD_LOGIC;
  signal tmp_53_reg_1384 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal tmp_55_reg_1336 : STD_LOGIC;
  signal tmp_57_reg_1429 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_59_reg_1347 : STD_LOGIC;
  signal \tmp_59_reg_1347[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_59_reg_1347[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_59_reg_1347[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_59_reg_1347[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_59_reg_1347_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_59_reg_1347_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_59_reg_1347_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_5_reg_1484 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal tmp_61_reg_1469 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_63_reg_1282 : STD_LOGIC;
  signal tmp_65_reg_1394 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_67_reg_1358 : STD_LOGIC;
  signal \tmp_67_reg_1358[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_1358[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_1358[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_1358[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_67_reg_1358_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal tmp_69_reg_1520 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_6_fu_673_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_7_reg_1237 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_7_reg_12370 : STD_LOGIC;
  signal \NLW_neg_ti1_reg_1489_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_ti1_reg_1489_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1489_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1489_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1489_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1489_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neg_ti2_reg_1419_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1419_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1419_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1419_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1419_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neg_ti3_reg_1546_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_ti3_reg_1546_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1546_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1546_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1546_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1546_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neg_ti4_reg_1582_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_ti4_reg_1582_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1582_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1582_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1582_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1582_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neg_ti9_reg_1479_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_ti9_reg_1479_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1479_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1479_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1479_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1479_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neg_ti_reg_1634_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neg_ti_reg_1634_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1634_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1634_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1634_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1634_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_11_1_reg_1453_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_11_2_reg_1566_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_11_2_reg_1566_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_11_3_reg_1618_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_11_3_reg_1618_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_11_4_reg_1504_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_11_4_reg_1504_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_11_5_reg_1649_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_11_5_reg_1649_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_2_reg_1306_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_6_2_reg_1306_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_3_reg_1311_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_5_reg_1321_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_reg_1261_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_6_reg_1261_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_8_1_reg_1353_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_8_2_reg_1242_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_8_2_reg_1242_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_8_6_reg_1342_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_8_8_reg_1277_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_s_10_reg_1525_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_s_10_reg_1525_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_13_reg_1300_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1300_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_15_reg_1561_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_1561_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_1_reg_1494_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_1_reg_1494_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_2_reg_1613_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_2_reg_1613_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_3_reg_1644_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_3_reg_1644_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_4_reg_1556_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_4_reg_1556_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_5_reg_1665_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_5_reg_1665_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_55_reg_1336_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_55_reg_1336_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_59_reg_1347_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_63_reg_1282_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_63_reg_1282_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_67_reg_1358_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[14]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_Val2_12_1_reg_1536[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[10]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[11]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[14]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_Val2_12_2_reg_1639[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[14]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_Val2_12_3_reg_1660[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[12]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[14]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_Val2_12_4_reg_1587[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[14]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_Val2_12_5_reg_1670[9]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[14]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_1597[9]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_Val2_8_1_reg_1353[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_Val2_8_6_reg_1342[13]_i_1\ : label is "soft_lutpair75";
begin
  m_axi_m_V_ARADDR(31) <= \<const0>\;
  m_axi_m_V_ARADDR(30) <= \<const0>\;
  m_axi_m_V_ARADDR(29) <= \<const0>\;
  m_axi_m_V_ARADDR(28) <= \<const0>\;
  m_axi_m_V_ARADDR(27) <= \<const0>\;
  m_axi_m_V_ARADDR(26) <= \<const0>\;
  m_axi_m_V_ARADDR(25) <= \<const0>\;
  m_axi_m_V_ARADDR(24) <= \<const0>\;
  m_axi_m_V_ARADDR(23) <= \<const0>\;
  m_axi_m_V_ARADDR(22) <= \<const0>\;
  m_axi_m_V_ARADDR(21) <= \<const0>\;
  m_axi_m_V_ARADDR(20) <= \<const0>\;
  m_axi_m_V_ARADDR(19) <= \<const0>\;
  m_axi_m_V_ARADDR(18) <= \<const0>\;
  m_axi_m_V_ARADDR(17) <= \<const0>\;
  m_axi_m_V_ARADDR(16) <= \<const0>\;
  m_axi_m_V_ARADDR(15) <= \<const0>\;
  m_axi_m_V_ARADDR(14) <= \<const0>\;
  m_axi_m_V_ARADDR(13) <= \<const0>\;
  m_axi_m_V_ARADDR(12) <= \<const0>\;
  m_axi_m_V_ARADDR(11) <= \<const0>\;
  m_axi_m_V_ARADDR(10) <= \<const0>\;
  m_axi_m_V_ARADDR(9) <= \<const0>\;
  m_axi_m_V_ARADDR(8) <= \<const0>\;
  m_axi_m_V_ARADDR(7) <= \<const0>\;
  m_axi_m_V_ARADDR(6) <= \<const0>\;
  m_axi_m_V_ARADDR(5) <= \<const0>\;
  m_axi_m_V_ARADDR(4) <= \<const0>\;
  m_axi_m_V_ARADDR(3) <= \<const0>\;
  m_axi_m_V_ARADDR(2) <= \<const0>\;
  m_axi_m_V_ARADDR(1) <= \<const0>\;
  m_axi_m_V_ARADDR(0) <= \<const0>\;
  m_axi_m_V_ARBURST(1) <= \<const0>\;
  m_axi_m_V_ARBURST(0) <= \<const1>\;
  m_axi_m_V_ARCACHE(3) <= \<const0>\;
  m_axi_m_V_ARCACHE(2) <= \<const0>\;
  m_axi_m_V_ARCACHE(1) <= \<const1>\;
  m_axi_m_V_ARCACHE(0) <= \<const1>\;
  m_axi_m_V_ARID(0) <= \<const0>\;
  m_axi_m_V_ARLEN(7) <= \<const0>\;
  m_axi_m_V_ARLEN(6) <= \<const0>\;
  m_axi_m_V_ARLEN(5) <= \<const0>\;
  m_axi_m_V_ARLEN(4) <= \<const0>\;
  m_axi_m_V_ARLEN(3) <= \<const0>\;
  m_axi_m_V_ARLEN(2) <= \<const0>\;
  m_axi_m_V_ARLEN(1) <= \<const0>\;
  m_axi_m_V_ARLEN(0) <= \<const0>\;
  m_axi_m_V_ARLOCK(1) <= \<const0>\;
  m_axi_m_V_ARLOCK(0) <= \<const0>\;
  m_axi_m_V_ARPROT(2) <= \<const0>\;
  m_axi_m_V_ARPROT(1) <= \<const0>\;
  m_axi_m_V_ARPROT(0) <= \<const0>\;
  m_axi_m_V_ARQOS(3) <= \<const0>\;
  m_axi_m_V_ARQOS(2) <= \<const0>\;
  m_axi_m_V_ARQOS(1) <= \<const0>\;
  m_axi_m_V_ARQOS(0) <= \<const0>\;
  m_axi_m_V_ARREGION(3) <= \<const0>\;
  m_axi_m_V_ARREGION(2) <= \<const0>\;
  m_axi_m_V_ARREGION(1) <= \<const0>\;
  m_axi_m_V_ARREGION(0) <= \<const0>\;
  m_axi_m_V_ARSIZE(2) <= \<const0>\;
  m_axi_m_V_ARSIZE(1) <= \<const1>\;
  m_axi_m_V_ARSIZE(0) <= \<const0>\;
  m_axi_m_V_ARUSER(0) <= \<const0>\;
  m_axi_m_V_ARVALID <= \<const0>\;
  m_axi_m_V_AWADDR(31 downto 2) <= \^m_axi_m_v_awaddr\(31 downto 2);
  m_axi_m_V_AWADDR(1) <= \<const0>\;
  m_axi_m_V_AWADDR(0) <= \<const0>\;
  m_axi_m_V_AWBURST(1) <= \<const0>\;
  m_axi_m_V_AWBURST(0) <= \<const1>\;
  m_axi_m_V_AWCACHE(3) <= \<const0>\;
  m_axi_m_V_AWCACHE(2) <= \<const0>\;
  m_axi_m_V_AWCACHE(1) <= \<const1>\;
  m_axi_m_V_AWCACHE(0) <= \<const1>\;
  m_axi_m_V_AWID(0) <= \<const0>\;
  m_axi_m_V_AWLEN(7) <= \<const0>\;
  m_axi_m_V_AWLEN(6) <= \<const0>\;
  m_axi_m_V_AWLEN(5) <= \<const0>\;
  m_axi_m_V_AWLEN(4) <= \<const0>\;
  m_axi_m_V_AWLEN(3 downto 0) <= \^m_axi_m_v_awlen\(3 downto 0);
  m_axi_m_V_AWLOCK(1) <= \<const0>\;
  m_axi_m_V_AWLOCK(0) <= \<const0>\;
  m_axi_m_V_AWPROT(2) <= \<const0>\;
  m_axi_m_V_AWPROT(1) <= \<const0>\;
  m_axi_m_V_AWPROT(0) <= \<const0>\;
  m_axi_m_V_AWQOS(3) <= \<const0>\;
  m_axi_m_V_AWQOS(2) <= \<const0>\;
  m_axi_m_V_AWQOS(1) <= \<const0>\;
  m_axi_m_V_AWQOS(0) <= \<const0>\;
  m_axi_m_V_AWREGION(3) <= \<const0>\;
  m_axi_m_V_AWREGION(2) <= \<const0>\;
  m_axi_m_V_AWREGION(1) <= \<const0>\;
  m_axi_m_V_AWREGION(0) <= \<const0>\;
  m_axi_m_V_AWSIZE(2) <= \<const0>\;
  m_axi_m_V_AWSIZE(1) <= \<const1>\;
  m_axi_m_V_AWSIZE(0) <= \<const0>\;
  m_axi_m_V_AWUSER(0) <= \<const0>\;
  m_axi_m_V_WID(0) <= \<const0>\;
  m_axi_m_V_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\OP1_V_1_cast_reg_1210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(13),
      Q => OP1_V_1_cast_reg_1210(0),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(23),
      Q => OP1_V_1_cast_reg_1210(10),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(24),
      Q => OP1_V_1_cast_reg_1210(11),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(25),
      Q => OP1_V_1_cast_reg_1210(12),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(26),
      Q => OP1_V_1_cast_reg_1210(13),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(14),
      Q => OP1_V_1_cast_reg_1210(1),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(15),
      Q => OP1_V_1_cast_reg_1210(2),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(16),
      Q => OP1_V_1_cast_reg_1210(3),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(17),
      Q => OP1_V_1_cast_reg_1210(4),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(18),
      Q => OP1_V_1_cast_reg_1210(5),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(19),
      Q => OP1_V_1_cast_reg_1210(6),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(20),
      Q => OP1_V_1_cast_reg_1210(7),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(21),
      Q => OP1_V_1_cast_reg_1210(8),
      R => '0'
    );
\OP1_V_1_cast_reg_1210_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_4_1_cast_fu_259_p1(22),
      Q => OP1_V_1_cast_reg_1210(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_m_V_AWREADY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_reg_ioackin_m_V_AWREADY1
    );
ap_reg_ioackin_m_V_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_m_V_m_axi_U_n_9,
      Q => ap_reg_ioackin_m_V_AWREADY_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_m_V_WREADY_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage1,
      O => ap_reg_ioackin_m_V_WREADY_i_4_n_0
    );
ap_reg_ioackin_m_V_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_m_V_m_axi_U_n_11,
      Q => ap_reg_ioackin_m_V_WREADY_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_51_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_51_reg_1248,
      Q => ap_reg_pp0_iter1_tmp_51_reg_1248,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_63_reg_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_63_reg_1282,
      Q => ap_reg_pp0_iter1_tmp_63_reg_1282,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(0),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(0),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(10),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(10),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(11),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(11),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(12),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(12),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(13),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(13),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(1),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(1),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(2),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(2),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(3),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(3),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(4),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(4),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(5),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(5),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(6),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(6),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(7),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(7),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(8),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(8),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_7_reg_1237_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_7_reg_1237(9),
      Q => ap_reg_pp0_iter1_tmp_7_reg_1237(9),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_13_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_13_reg_1300,
      Q => ap_reg_pp0_iter2_tmp_13_reg_1300,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_51_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_51_reg_1248,
      Q => ap_reg_pp0_iter2_tmp_51_reg_1248,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_55_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_55_reg_1336,
      Q => ap_reg_pp0_iter2_tmp_55_reg_1336,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_59_reg_1347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_59_reg_1347,
      Q => ap_reg_pp0_iter2_tmp_59_reg_1347,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_63_reg_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_reg_pp0_iter1_tmp_63_reg_1282,
      Q => ap_reg_pp0_iter2_tmp_63_reg_1282,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_67_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_67_reg_1358,
      Q => ap_reg_pp0_iter2_tmp_67_reg_1358,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(0),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(0),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(10),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(10),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(11),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(11),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(12),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(12),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(13),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(13),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(1),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(1),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(2),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(2),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(3),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(3),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(4),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(4),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(5),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(5),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(6),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(6),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(7),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(7),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(8),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(8),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_7_reg_1237_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => ap_reg_pp0_iter1_tmp_7_reg_1237(9),
      Q => ap_reg_pp0_iter2_tmp_7_reg_1237(9),
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_13_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => ap_reg_pp0_iter2_tmp_13_reg_1300,
      Q => ap_reg_pp0_iter3_tmp_13_reg_1300,
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_55_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => ap_reg_pp0_iter2_tmp_55_reg_1336,
      Q => ap_reg_pp0_iter3_tmp_55_reg_1336,
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_59_reg_1347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => ap_reg_pp0_iter2_tmp_59_reg_1347,
      Q => ap_reg_pp0_iter3_tmp_59_reg_1347,
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_67_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => ap_reg_pp0_iter2_tmp_67_reg_1358,
      Q => ap_reg_pp0_iter3_tmp_67_reg_1358,
      R => '0'
    );
mixer_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
     port map (
      D(13 downto 0) => regs_in_V_q0(15 downto 2),
      DOADO(27) => mixer_AXILiteS_s_axi_U_n_0,
      DOADO(26) => mixer_AXILiteS_s_axi_U_n_1,
      DOADO(25) => mixer_AXILiteS_s_axi_U_n_2,
      DOADO(24) => mixer_AXILiteS_s_axi_U_n_3,
      DOADO(23) => mixer_AXILiteS_s_axi_U_n_4,
      DOADO(22) => mixer_AXILiteS_s_axi_U_n_5,
      DOADO(21) => mixer_AXILiteS_s_axi_U_n_6,
      DOADO(20) => mixer_AXILiteS_s_axi_U_n_7,
      DOADO(19) => mixer_AXILiteS_s_axi_U_n_8,
      DOADO(18) => mixer_AXILiteS_s_axi_U_n_9,
      DOADO(17) => mixer_AXILiteS_s_axi_U_n_10,
      DOADO(16) => mixer_AXILiteS_s_axi_U_n_11,
      DOADO(15) => mixer_AXILiteS_s_axi_U_n_12,
      DOADO(14) => mixer_AXILiteS_s_axi_U_n_13,
      DOADO(13) => mixer_AXILiteS_s_axi_U_n_14,
      DOADO(12) => mixer_AXILiteS_s_axi_U_n_15,
      DOADO(11) => mixer_AXILiteS_s_axi_U_n_16,
      DOADO(10) => mixer_AXILiteS_s_axi_U_n_17,
      DOADO(9) => mixer_AXILiteS_s_axi_U_n_18,
      DOADO(8) => mixer_AXILiteS_s_axi_U_n_19,
      DOADO(7) => mixer_AXILiteS_s_axi_U_n_20,
      DOADO(6) => mixer_AXILiteS_s_axi_U_n_21,
      DOADO(5) => mixer_AXILiteS_s_axi_U_n_22,
      DOADO(4) => mixer_AXILiteS_s_axi_U_n_23,
      DOADO(3) => mixer_AXILiteS_s_axi_U_n_24,
      DOADO(2) => mixer_AXILiteS_s_axi_U_n_25,
      DOADO(1) => mixer_AXILiteS_s_axi_U_n_26,
      DOADO(0) => mixer_AXILiteS_s_axi_U_n_27,
      DOBDO(31) => mixer_AXILiteS_s_axi_U_n_28,
      DOBDO(30) => mixer_AXILiteS_s_axi_U_n_29,
      DOBDO(29) => mixer_AXILiteS_s_axi_U_n_30,
      DOBDO(28) => mixer_AXILiteS_s_axi_U_n_31,
      DOBDO(27) => mixer_AXILiteS_s_axi_U_n_32,
      DOBDO(26) => mixer_AXILiteS_s_axi_U_n_33,
      DOBDO(25) => mixer_AXILiteS_s_axi_U_n_34,
      DOBDO(24) => mixer_AXILiteS_s_axi_U_n_35,
      DOBDO(23) => mixer_AXILiteS_s_axi_U_n_36,
      DOBDO(22) => mixer_AXILiteS_s_axi_U_n_37,
      DOBDO(21) => mixer_AXILiteS_s_axi_U_n_38,
      DOBDO(20) => mixer_AXILiteS_s_axi_U_n_39,
      DOBDO(19) => mixer_AXILiteS_s_axi_U_n_40,
      DOBDO(18) => mixer_AXILiteS_s_axi_U_n_41,
      DOBDO(17) => mixer_AXILiteS_s_axi_U_n_42,
      DOBDO(16) => mixer_AXILiteS_s_axi_U_n_43,
      DOBDO(15) => mixer_AXILiteS_s_axi_U_n_44,
      DOBDO(14) => mixer_AXILiteS_s_axi_U_n_45,
      DOBDO(13) => mixer_AXILiteS_s_axi_U_n_46,
      DOBDO(12) => mixer_AXILiteS_s_axi_U_n_47,
      DOBDO(11) => mixer_AXILiteS_s_axi_U_n_48,
      DOBDO(10) => mixer_AXILiteS_s_axi_U_n_49,
      DOBDO(9) => mixer_AXILiteS_s_axi_U_n_50,
      DOBDO(8) => mixer_AXILiteS_s_axi_U_n_51,
      DOBDO(7) => mixer_AXILiteS_s_axi_U_n_52,
      DOBDO(6) => mixer_AXILiteS_s_axi_U_n_53,
      DOBDO(5) => mixer_AXILiteS_s_axi_U_n_54,
      DOBDO(4) => mixer_AXILiteS_s_axi_U_n_55,
      DOBDO(3) => mixer_AXILiteS_s_axi_U_n_56,
      DOBDO(2) => mixer_AXILiteS_s_axi_U_n_57,
      DOBDO(1) => mixer_AXILiteS_s_axi_U_n_58,
      DOBDO(0) => mixer_AXILiteS_s_axi_U_n_59,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]\ => mixer_m_V_m_axi_U_n_0,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_ready => ap_ready,
      ap_start => ap_start,
      full_n_reg => mixer_m_V_m_axi_U_n_10,
      \int_regs_in_V_shift_reg[0]_0\ => mixer_AXILiteS_s_axi_U_n_66,
      interrupt => interrupt,
      \rdata_reg[0]_i_3\ => \rdata_reg[0]_i_3_n_0\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2_n_0\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2_n_0\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2_n_0\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2_n_0\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2_n_0\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2_n_0\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2_n_0\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2_n_0\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2_n_0\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2_n_0\,
      \rdata_reg[1]_i_3\ => \rdata_reg[1]_i_3_n_0\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2_n_0\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2_n_0\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2_n_0\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2_n_0\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2_n_0\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2_n_0\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2_n_0\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2_n_0\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2_n_0\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2_n_0\,
      \rdata_reg[2]_i_3\ => \rdata_reg[2]_i_3_n_0\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2_n_0\,
      \rdata_reg[31]_i_4\ => mixer_AXILiteS_s_axi_U_n_61,
      \rdata_reg[31]_i_4_0\ => \rdata_reg[31]_i_4_n_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5_n_0\,
      \rdata_reg[3]_i_3\ => \rdata_reg[3]_i_3_n_0\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2_n_0\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2_n_0\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2_n_0\,
      \rdata_reg[7]_i_4\ => \rdata_reg[7]_i_4_n_0\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2_n_0\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2_n_0\,
      \reg_232_reg[0]_i_2\ => \reg_232_reg[0]_i_2_n_0\,
      \reg_232_reg[0]_i_3\ => \reg_232_reg[0]_i_3_n_0\,
      \reg_232_reg[10]_i_2\ => \reg_232_reg[10]_i_2_n_0\,
      \reg_232_reg[10]_i_3\ => \reg_232_reg[10]_i_3_n_0\,
      \reg_232_reg[11]_i_2\ => \reg_232_reg[11]_i_2_n_0\,
      \reg_232_reg[11]_i_3\ => \reg_232_reg[11]_i_3_n_0\,
      \reg_232_reg[12]_i_2\ => \reg_232_reg[12]_i_2_n_0\,
      \reg_232_reg[12]_i_3\ => \reg_232_reg[12]_i_3_n_0\,
      \reg_232_reg[13]_i_3\ => \reg_232_reg[13]_i_3_n_0\,
      \reg_232_reg[13]_i_4\ => \reg_232_reg[13]_i_4_n_0\,
      \reg_232_reg[13]_i_5\ => \reg_232_reg[13]_i_5_n_0\,
      \reg_232_reg[1]_i_2\ => \reg_232_reg[1]_i_2_n_0\,
      \reg_232_reg[1]_i_3\ => \reg_232_reg[1]_i_3_n_0\,
      \reg_232_reg[2]_i_2\ => \reg_232_reg[2]_i_2_n_0\,
      \reg_232_reg[2]_i_3\ => \reg_232_reg[2]_i_3_n_0\,
      \reg_232_reg[3]_i_2\ => \reg_232_reg[3]_i_2_n_0\,
      \reg_232_reg[3]_i_3\ => \reg_232_reg[3]_i_3_n_0\,
      \reg_232_reg[4]_i_2\ => \reg_232_reg[4]_i_2_n_0\,
      \reg_232_reg[4]_i_3\ => \reg_232_reg[4]_i_3_n_0\,
      \reg_232_reg[5]_i_2\ => \reg_232_reg[5]_i_2_n_0\,
      \reg_232_reg[5]_i_3\ => \reg_232_reg[5]_i_3_n_0\,
      \reg_232_reg[6]_i_2\ => \reg_232_reg[6]_i_2_n_0\,
      \reg_232_reg[6]_i_3\ => \reg_232_reg[6]_i_3_n_0\,
      \reg_232_reg[7]_i_2\ => \reg_232_reg[7]_i_2_n_0\,
      \reg_232_reg[7]_i_3\ => \reg_232_reg[7]_i_3_n_0\,
      \reg_232_reg[8]_i_2\ => \reg_232_reg[8]_i_2_n_0\,
      \reg_232_reg[8]_i_3\ => \reg_232_reg[8]_i_3_n_0\,
      \reg_232_reg[9]_i_2\ => \reg_232_reg[9]_i_2_n_0\,
      \reg_232_reg[9]_i_3\ => \reg_232_reg[9]_i_3_n_0\,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      \tmp_7_reg_1237_reg[0]\ => mixer_AXILiteS_s_axi_U_n_60
    );
mixer_m_V_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
     port map (
      AWLEN(3 downto 0) => \^m_axi_m_v_awlen\(3 downto 0),
      D(5 downto 0) => ap_NS_fsm(5 downto 0),
      E(0) => reg_2320,
      OP1_V_1_cast_reg_12100 => OP1_V_1_cast_reg_12100,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(1) => mixer_m_V_m_axi_U_n_20,
      SR(0) => mixer_m_V_m_axi_U_n_21,
      \ap_CS_fsm_reg[1]\ => mixer_AXILiteS_s_axi_U_n_66,
      \ap_CS_fsm_reg[4]\ => ap_reg_ioackin_m_V_WREADY_i_4_n_0,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => mixer_m_V_m_axi_U_n_9,
      ap_reg_ioackin_m_V_AWREADY_reg_0 => mixer_m_V_m_axi_U_n_10,
      ap_reg_ioackin_m_V_AWREADY_reg_1 => ap_reg_ioackin_m_V_AWREADY_reg_n_0,
      ap_reg_ioackin_m_V_WREADY_reg => mixer_m_V_m_axi_U_n_11,
      ap_reg_ioackin_m_V_WREADY_reg_0 => ap_reg_ioackin_m_V_WREADY_reg_n_0,
      ap_reg_pp0_iter2_tmp_51_reg_1248 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      ap_reg_pp0_iter2_tmp_63_reg_1282 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      ap_reg_pp0_iter3_tmp_13_reg_1300 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      ap_reg_pp0_iter3_tmp_55_reg_1336 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      ap_reg_pp0_iter3_tmp_59_reg_1347 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      ap_reg_pp0_iter3_tmp_67_reg_1358 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bin_s1_reg[0]\(0) => p_1_in,
      \bin_s1_reg[0]_0\(0) => mixer_m_V_m_axi_U_n_28,
      \bin_s1_reg[0]_1\(0) => grp_fu_613_ce,
      \bin_s1_reg[0]_2\(0) => grp_fu_533_ce,
      \bin_s1_reg[0]_3\(0) => grp_fu_528_ce,
      \bin_s1_reg[0]_4\(0) => p_2_in,
      ce1 => ce1,
      ce3 => ce3,
      ce4 => ce4,
      ce5 => ce5,
      grp_fu_1184_ce => grp_fu_1184_ce,
      grp_fu_1190_ce => grp_fu_1190_ce,
      grp_fu_308_ce => grp_fu_308_ce,
      \int_regs_in_V_shift_reg[0]\ => mixer_m_V_m_axi_U_n_0,
      \int_regs_in_V_shift_reg[0]_0\ => mixer_AXILiteS_s_axi_U_n_60,
      m_axi_m_V_AWADDR(29 downto 0) => \^m_axi_m_v_awaddr\(31 downto 2),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WVALID => m_axi_m_V_WVALID,
      \neg_mul1_reg_1439_reg[60]\(0) => neg_mul1_reg_14390,
      \neg_mul2_reg_1409_reg[60]\(0) => neg_mul2_reg_14090,
      \neg_mul3_reg_1499_reg[60]\(0) => neg_mul3_reg_14990,
      \neg_mul4_reg_1434_reg[60]\(0) => neg_mul4_reg_14340,
      \neg_mul5_reg_1551_reg[60]\(0) => neg_mul5_reg_15510,
      \neg_mul_reg_1592_reg[60]\(0) => neg_mul_reg_15920,
      \neg_ti1_reg_1489_reg[13]\(0) => neg_ti1_reg_14890,
      \neg_ti2_reg_1419_reg[12]\(0) => neg_ti2_reg_14190,
      \neg_ti3_reg_1546_reg[13]\(0) => neg_ti3_reg_15460,
      \neg_ti4_reg_1582_reg[13]\(0) => neg_ti4_reg_15820,
      \neg_ti9_reg_1479_reg[13]\(0) => neg_ti9_reg_14790,
      \neg_ti_reg_1634_reg[13]\(0) => neg_ti_reg_16340,
      p_Val2_11_1_reg_1453(0) => p_Val2_11_1_reg_1453(28),
      p_Val2_11_2_reg_1566(0) => p_Val2_11_2_reg_1566(28),
      p_Val2_11_3_reg_1618(0) => p_Val2_11_3_reg_1618(28),
      p_Val2_11_4_reg_1504(0) => p_Val2_11_4_reg_1504(28),
      \p_Val2_11_5_reg_1649_reg[28]\ => \p_Val2_11_5_reg_1649_reg_n_0_[28]\,
      \p_Val2_12_1_reg_1536_reg[15]\(1) => mixer_m_V_m_axi_U_n_25,
      \p_Val2_12_1_reg_1536_reg[15]\(0) => mixer_m_V_m_axi_U_n_26,
      \p_Val2_12_1_reg_1536_reg[15]_0\(13 downto 0) => data4(15 downto 2),
      \p_Val2_12_2_reg_1639_reg[15]\(1) => mixer_m_V_m_axi_U_n_39,
      \p_Val2_12_2_reg_1639_reg[15]\(0) => mixer_m_V_m_axi_U_n_40,
      \p_Val2_12_2_reg_1639_reg[15]_0\(13 downto 0) => \p_Val2_12_2_reg_1639_reg__0\(13 downto 0),
      \p_Val2_12_3_reg_1660_reg[15]\(1) => mixer_m_V_m_axi_U_n_32,
      \p_Val2_12_3_reg_1660_reg[15]\(0) => mixer_m_V_m_axi_U_n_33,
      \p_Val2_12_3_reg_1660_reg[15]_0\(13 downto 0) => \p_Val2_12_3_reg_1660_reg__0\(13 downto 0),
      \p_Val2_12_4_reg_1587_reg[15]\(1) => mixer_m_V_m_axi_U_n_47,
      \p_Val2_12_4_reg_1587_reg[15]\(0) => mixer_m_V_m_axi_U_n_48,
      \p_Val2_12_4_reg_1587_reg[15]_0\(13 downto 0) => \p_Val2_12_4_reg_1587_reg__0\(13 downto 0),
      \p_Val2_12_5_reg_1670_reg[15]\(13 downto 0) => \p_Val2_12_5_reg_1670_reg__0\(13 downto 0),
      \p_Val2_12_5_reg_1670_reg[2]\(1 downto 0) => \p_1_in__0\(13 downto 12),
      \p_Val2_7_reg_1597_reg[15]\(13 downto 0) => \p_Val2_7_reg_1597_reg__0\(13 downto 0),
      \p_Val2_7_reg_1597_reg[3]\ => mixer_m_V_m_axi_U_n_89,
      p_Val2_s_10_reg_1525(0) => p_Val2_s_10_reg_1525(28),
      \q_tmp_reg[2]\(0) => ap_rst_n_inv,
      regs_in_V_ce0 => regs_in_V_ce0,
      tmp_15_reg_1561 => tmp_15_reg_1561,
      \tmp_1_reg_1221_reg[0]\(0) => regs_in_V_ce0337_out,
      tmp_22_1_reg_1494 => tmp_22_1_reg_1494,
      tmp_22_2_reg_1613 => tmp_22_2_reg_1613,
      tmp_22_3_reg_1644 => tmp_22_3_reg_1644,
      tmp_22_4_reg_1556 => tmp_22_4_reg_1556,
      tmp_22_5_reg_1665 => tmp_22_5_reg_1665,
      \tmp_7_reg_1237_reg[0]\(0) => tmp_7_reg_12370
    );
mixer_mul_47ns_41bkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb
     port map (
      ap_clk => ap_clk,
      buff9(86 downto 0) => buff9(86 downto 0),
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14) => tmp_51_reg_1248,
      in0(13) => \p_Val2_8_2_reg_1242_reg_n_0_[26]\,
      in0(12) => \p_Val2_8_2_reg_1242_reg_n_0_[25]\,
      in0(11) => \p_Val2_8_2_reg_1242_reg_n_0_[24]\,
      in0(10) => \p_Val2_8_2_reg_1242_reg_n_0_[23]\,
      in0(9) => \p_Val2_8_2_reg_1242_reg_n_0_[22]\,
      in0(8) => \p_Val2_8_2_reg_1242_reg_n_0_[21]\,
      in0(7) => \p_Val2_8_2_reg_1242_reg_n_0_[20]\,
      in0(6) => \p_Val2_8_2_reg_1242_reg_n_0_[19]\,
      in0(5) => \p_Val2_8_2_reg_1242_reg_n_0_[18]\,
      in0(4) => \p_Val2_8_2_reg_1242_reg_n_0_[17]\,
      in0(3) => \p_Val2_8_2_reg_1242_reg_n_0_[16]\,
      in0(2) => \p_Val2_8_2_reg_1242_reg_n_0_[15]\,
      in0(1) => \p_Val2_8_2_reg_1242_reg_n_0_[14]\,
      in0(0) => \p_Val2_8_2_reg_1242_reg_n_0_[13]\
    );
mixer_mul_47ns_42cud_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud
     port map (
      D(59) => mixer_mul_47ns_42cud_U2_n_0,
      D(58) => mixer_mul_47ns_42cud_U2_n_1,
      D(57) => mixer_mul_47ns_42cud_U2_n_2,
      D(56) => mixer_mul_47ns_42cud_U2_n_3,
      D(55) => mixer_mul_47ns_42cud_U2_n_4,
      D(54) => mixer_mul_47ns_42cud_U2_n_5,
      D(53) => mixer_mul_47ns_42cud_U2_n_6,
      D(52) => mixer_mul_47ns_42cud_U2_n_7,
      D(51) => mixer_mul_47ns_42cud_U2_n_8,
      D(50) => mixer_mul_47ns_42cud_U2_n_9,
      D(49) => mixer_mul_47ns_42cud_U2_n_10,
      D(48) => mixer_mul_47ns_42cud_U2_n_11,
      D(47) => mixer_mul_47ns_42cud_U2_n_12,
      D(46) => mixer_mul_47ns_42cud_U2_n_13,
      D(45) => mixer_mul_47ns_42cud_U2_n_14,
      D(44) => mixer_mul_47ns_42cud_U2_n_15,
      D(43) => mixer_mul_47ns_42cud_U2_n_16,
      D(42) => mixer_mul_47ns_42cud_U2_n_17,
      D(41) => mixer_mul_47ns_42cud_U2_n_18,
      D(40) => mixer_mul_47ns_42cud_U2_n_19,
      D(39) => mixer_mul_47ns_42cud_U2_n_20,
      D(38) => mixer_mul_47ns_42cud_U2_n_21,
      D(37) => mixer_mul_47ns_42cud_U2_n_22,
      D(36) => mixer_mul_47ns_42cud_U2_n_23,
      D(35) => mixer_mul_47ns_42cud_U2_n_24,
      D(34) => mixer_mul_47ns_42cud_U2_n_25,
      D(33) => mixer_mul_47ns_42cud_U2_n_26,
      D(32) => mixer_mul_47ns_42cud_U2_n_27,
      D(31) => mixer_mul_47ns_42cud_U2_n_28,
      D(30) => mixer_mul_47ns_42cud_U2_n_29,
      D(29) => mixer_mul_47ns_42cud_U2_n_30,
      D(28) => mixer_mul_47ns_42cud_U2_n_31,
      D(27) => mixer_mul_47ns_42cud_U2_n_32,
      D(26) => mixer_mul_47ns_42cud_U2_n_33,
      D(25) => mixer_mul_47ns_42cud_U2_n_34,
      D(24) => mixer_mul_47ns_42cud_U2_n_35,
      D(23) => mixer_mul_47ns_42cud_U2_n_36,
      D(22) => mixer_mul_47ns_42cud_U2_n_37,
      D(21) => mixer_mul_47ns_42cud_U2_n_38,
      D(20) => mixer_mul_47ns_42cud_U2_n_39,
      D(19) => mixer_mul_47ns_42cud_U2_n_40,
      D(18) => mixer_mul_47ns_42cud_U2_n_41,
      D(17) => mixer_mul_47ns_42cud_U2_n_42,
      D(16) => mixer_mul_47ns_42cud_U2_n_43,
      D(15) => mixer_mul_47ns_42cud_U2_n_44,
      D(14) => mixer_mul_47ns_42cud_U2_n_45,
      D(13) => mixer_mul_47ns_42cud_U2_n_46,
      D(12) => mixer_mul_47ns_42cud_U2_n_47,
      D(11) => mixer_mul_47ns_42cud_U2_n_48,
      D(10) => mixer_mul_47ns_42cud_U2_n_49,
      D(9) => mixer_mul_47ns_42cud_U2_n_50,
      D(8) => mixer_mul_47ns_42cud_U2_n_51,
      D(7) => mixer_mul_47ns_42cud_U2_n_52,
      D(6) => mixer_mul_47ns_42cud_U2_n_53,
      D(5) => mixer_mul_47ns_42cud_U2_n_54,
      D(4) => mixer_mul_47ns_42cud_U2_n_55,
      D(3) => mixer_mul_47ns_42cud_U2_n_56,
      D(2) => mixer_mul_47ns_42cud_U2_n_57,
      D(1) => mixer_mul_47ns_42cud_U2_n_58,
      D(0) => mixer_mul_47ns_42cud_U2_n_59,
      Q(27) => mixer_mul_47ns_42cud_U2_n_60,
      Q(26) => mixer_mul_47ns_42cud_U2_n_61,
      Q(25) => mixer_mul_47ns_42cud_U2_n_62,
      Q(24) => mixer_mul_47ns_42cud_U2_n_63,
      Q(23) => mixer_mul_47ns_42cud_U2_n_64,
      Q(22) => mixer_mul_47ns_42cud_U2_n_65,
      Q(21) => mixer_mul_47ns_42cud_U2_n_66,
      Q(20) => mixer_mul_47ns_42cud_U2_n_67,
      Q(19) => mixer_mul_47ns_42cud_U2_n_68,
      Q(18) => mixer_mul_47ns_42cud_U2_n_69,
      Q(17) => mixer_mul_47ns_42cud_U2_n_70,
      Q(16) => mixer_mul_47ns_42cud_U2_n_71,
      Q(15) => mixer_mul_47ns_42cud_U2_n_72,
      Q(14) => mixer_mul_47ns_42cud_U2_n_73,
      Q(13) => mixer_mul_47ns_42cud_U2_n_74,
      Q(12) => mixer_mul_47ns_42cud_U2_n_75,
      Q(11) => mixer_mul_47ns_42cud_U2_n_76,
      Q(10) => mixer_mul_47ns_42cud_U2_n_77,
      Q(9) => mixer_mul_47ns_42cud_U2_n_78,
      Q(8) => mixer_mul_47ns_42cud_U2_n_79,
      Q(7) => mixer_mul_47ns_42cud_U2_n_80,
      Q(6) => mixer_mul_47ns_42cud_U2_n_81,
      Q(5) => mixer_mul_47ns_42cud_U2_n_82,
      Q(4) => mixer_mul_47ns_42cud_U2_n_83,
      Q(3) => mixer_mul_47ns_42cud_U2_n_84,
      Q(2) => mixer_mul_47ns_42cud_U2_n_85,
      Q(1) => mixer_mul_47ns_42cud_U2_n_86,
      Q(0) => mixer_mul_47ns_42cud_U2_n_87,
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(15) => tmp_63_reg_1282,
      in0(14) => \p_Val2_8_8_reg_1277_reg_n_0_[27]\,
      in0(13) => \p_Val2_8_8_reg_1277_reg_n_0_[26]\,
      in0(12) => \p_Val2_8_8_reg_1277_reg_n_0_[25]\,
      in0(11) => \p_Val2_8_8_reg_1277_reg_n_0_[24]\,
      in0(10) => \p_Val2_8_8_reg_1277_reg_n_0_[23]\,
      in0(9) => \p_Val2_8_8_reg_1277_reg_n_0_[22]\,
      in0(8) => \p_Val2_8_8_reg_1277_reg_n_0_[21]\,
      in0(7) => \p_Val2_8_8_reg_1277_reg_n_0_[20]\,
      in0(6) => \p_Val2_8_8_reg_1277_reg_n_0_[19]\,
      in0(5) => \p_Val2_8_8_reg_1277_reg_n_0_[18]\,
      in0(4) => \p_Val2_8_8_reg_1277_reg_n_0_[17]\,
      in0(3) => \p_Val2_8_8_reg_1277_reg_n_0_[16]\,
      in0(2) => \p_Val2_8_8_reg_1277_reg_n_0_[15]\,
      in0(1) => \p_Val2_8_8_reg_1277_reg_n_0_[14]\,
      in0(0) => \p_Val2_8_8_reg_1277_reg_n_0_[13]\
    );
mixer_mul_47ns_42cud_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0
     port map (
      D(59) => mixer_mul_47ns_42cud_U3_n_0,
      D(58) => mixer_mul_47ns_42cud_U3_n_1,
      D(57) => mixer_mul_47ns_42cud_U3_n_2,
      D(56) => mixer_mul_47ns_42cud_U3_n_3,
      D(55) => mixer_mul_47ns_42cud_U3_n_4,
      D(54) => mixer_mul_47ns_42cud_U3_n_5,
      D(53) => mixer_mul_47ns_42cud_U3_n_6,
      D(52) => mixer_mul_47ns_42cud_U3_n_7,
      D(51) => mixer_mul_47ns_42cud_U3_n_8,
      D(50) => mixer_mul_47ns_42cud_U3_n_9,
      D(49) => mixer_mul_47ns_42cud_U3_n_10,
      D(48) => mixer_mul_47ns_42cud_U3_n_11,
      D(47) => mixer_mul_47ns_42cud_U3_n_12,
      D(46) => mixer_mul_47ns_42cud_U3_n_13,
      D(45) => mixer_mul_47ns_42cud_U3_n_14,
      D(44) => mixer_mul_47ns_42cud_U3_n_15,
      D(43) => mixer_mul_47ns_42cud_U3_n_16,
      D(42) => mixer_mul_47ns_42cud_U3_n_17,
      D(41) => mixer_mul_47ns_42cud_U3_n_18,
      D(40) => mixer_mul_47ns_42cud_U3_n_19,
      D(39) => mixer_mul_47ns_42cud_U3_n_20,
      D(38) => mixer_mul_47ns_42cud_U3_n_21,
      D(37) => mixer_mul_47ns_42cud_U3_n_22,
      D(36) => mixer_mul_47ns_42cud_U3_n_23,
      D(35) => mixer_mul_47ns_42cud_U3_n_24,
      D(34) => mixer_mul_47ns_42cud_U3_n_25,
      D(33) => mixer_mul_47ns_42cud_U3_n_26,
      D(32) => mixer_mul_47ns_42cud_U3_n_27,
      D(31) => mixer_mul_47ns_42cud_U3_n_28,
      D(30) => mixer_mul_47ns_42cud_U3_n_29,
      D(29) => mixer_mul_47ns_42cud_U3_n_30,
      D(28) => mixer_mul_47ns_42cud_U3_n_31,
      D(27) => mixer_mul_47ns_42cud_U3_n_32,
      D(26) => mixer_mul_47ns_42cud_U3_n_33,
      D(25) => mixer_mul_47ns_42cud_U3_n_34,
      D(24) => mixer_mul_47ns_42cud_U3_n_35,
      D(23) => mixer_mul_47ns_42cud_U3_n_36,
      D(22) => mixer_mul_47ns_42cud_U3_n_37,
      D(21) => mixer_mul_47ns_42cud_U3_n_38,
      D(20) => mixer_mul_47ns_42cud_U3_n_39,
      D(19) => mixer_mul_47ns_42cud_U3_n_40,
      D(18) => mixer_mul_47ns_42cud_U3_n_41,
      D(17) => mixer_mul_47ns_42cud_U3_n_42,
      D(16) => mixer_mul_47ns_42cud_U3_n_43,
      D(15) => mixer_mul_47ns_42cud_U3_n_44,
      D(14) => mixer_mul_47ns_42cud_U3_n_45,
      D(13) => mixer_mul_47ns_42cud_U3_n_46,
      D(12) => mixer_mul_47ns_42cud_U3_n_47,
      D(11) => mixer_mul_47ns_42cud_U3_n_48,
      D(10) => mixer_mul_47ns_42cud_U3_n_49,
      D(9) => mixer_mul_47ns_42cud_U3_n_50,
      D(8) => mixer_mul_47ns_42cud_U3_n_51,
      D(7) => mixer_mul_47ns_42cud_U3_n_52,
      D(6) => mixer_mul_47ns_42cud_U3_n_53,
      D(5) => mixer_mul_47ns_42cud_U3_n_54,
      D(4) => mixer_mul_47ns_42cud_U3_n_55,
      D(3) => mixer_mul_47ns_42cud_U3_n_56,
      D(2) => mixer_mul_47ns_42cud_U3_n_57,
      D(1) => mixer_mul_47ns_42cud_U3_n_58,
      D(0) => mixer_mul_47ns_42cud_U3_n_59,
      Q(27) => mixer_mul_47ns_42cud_U3_n_60,
      Q(26) => mixer_mul_47ns_42cud_U3_n_61,
      Q(25) => mixer_mul_47ns_42cud_U3_n_62,
      Q(24) => mixer_mul_47ns_42cud_U3_n_63,
      Q(23) => mixer_mul_47ns_42cud_U3_n_64,
      Q(22) => mixer_mul_47ns_42cud_U3_n_65,
      Q(21) => mixer_mul_47ns_42cud_U3_n_66,
      Q(20) => mixer_mul_47ns_42cud_U3_n_67,
      Q(19) => mixer_mul_47ns_42cud_U3_n_68,
      Q(18) => mixer_mul_47ns_42cud_U3_n_69,
      Q(17) => mixer_mul_47ns_42cud_U3_n_70,
      Q(16) => mixer_mul_47ns_42cud_U3_n_71,
      Q(15) => mixer_mul_47ns_42cud_U3_n_72,
      Q(14) => mixer_mul_47ns_42cud_U3_n_73,
      Q(13) => mixer_mul_47ns_42cud_U3_n_74,
      Q(12) => mixer_mul_47ns_42cud_U3_n_75,
      Q(11) => mixer_mul_47ns_42cud_U3_n_76,
      Q(10) => mixer_mul_47ns_42cud_U3_n_77,
      Q(9) => mixer_mul_47ns_42cud_U3_n_78,
      Q(8) => mixer_mul_47ns_42cud_U3_n_79,
      Q(7) => mixer_mul_47ns_42cud_U3_n_80,
      Q(6) => mixer_mul_47ns_42cud_U3_n_81,
      Q(5) => mixer_mul_47ns_42cud_U3_n_82,
      Q(4) => mixer_mul_47ns_42cud_U3_n_83,
      Q(3) => mixer_mul_47ns_42cud_U3_n_84,
      Q(2) => mixer_mul_47ns_42cud_U3_n_85,
      Q(1) => mixer_mul_47ns_42cud_U3_n_86,
      Q(0) => mixer_mul_47ns_42cud_U3_n_87,
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_13_reg_1300,
      in0(27 downto 0) => tmp_2_fu_377_p3(40 downto 13)
    );
mixer_mul_47ns_42cud_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1
     port map (
      D(59) => mixer_mul_47ns_42cud_U4_n_0,
      D(58) => mixer_mul_47ns_42cud_U4_n_1,
      D(57) => mixer_mul_47ns_42cud_U4_n_2,
      D(56) => mixer_mul_47ns_42cud_U4_n_3,
      D(55) => mixer_mul_47ns_42cud_U4_n_4,
      D(54) => mixer_mul_47ns_42cud_U4_n_5,
      D(53) => mixer_mul_47ns_42cud_U4_n_6,
      D(52) => mixer_mul_47ns_42cud_U4_n_7,
      D(51) => mixer_mul_47ns_42cud_U4_n_8,
      D(50) => mixer_mul_47ns_42cud_U4_n_9,
      D(49) => mixer_mul_47ns_42cud_U4_n_10,
      D(48) => mixer_mul_47ns_42cud_U4_n_11,
      D(47) => mixer_mul_47ns_42cud_U4_n_12,
      D(46) => mixer_mul_47ns_42cud_U4_n_13,
      D(45) => mixer_mul_47ns_42cud_U4_n_14,
      D(44) => mixer_mul_47ns_42cud_U4_n_15,
      D(43) => mixer_mul_47ns_42cud_U4_n_16,
      D(42) => mixer_mul_47ns_42cud_U4_n_17,
      D(41) => mixer_mul_47ns_42cud_U4_n_18,
      D(40) => mixer_mul_47ns_42cud_U4_n_19,
      D(39) => mixer_mul_47ns_42cud_U4_n_20,
      D(38) => mixer_mul_47ns_42cud_U4_n_21,
      D(37) => mixer_mul_47ns_42cud_U4_n_22,
      D(36) => mixer_mul_47ns_42cud_U4_n_23,
      D(35) => mixer_mul_47ns_42cud_U4_n_24,
      D(34) => mixer_mul_47ns_42cud_U4_n_25,
      D(33) => mixer_mul_47ns_42cud_U4_n_26,
      D(32) => mixer_mul_47ns_42cud_U4_n_27,
      D(31) => mixer_mul_47ns_42cud_U4_n_28,
      D(30) => mixer_mul_47ns_42cud_U4_n_29,
      D(29) => mixer_mul_47ns_42cud_U4_n_30,
      D(28) => mixer_mul_47ns_42cud_U4_n_31,
      D(27) => mixer_mul_47ns_42cud_U4_n_32,
      D(26) => mixer_mul_47ns_42cud_U4_n_33,
      D(25) => mixer_mul_47ns_42cud_U4_n_34,
      D(24) => mixer_mul_47ns_42cud_U4_n_35,
      D(23) => mixer_mul_47ns_42cud_U4_n_36,
      D(22) => mixer_mul_47ns_42cud_U4_n_37,
      D(21) => mixer_mul_47ns_42cud_U4_n_38,
      D(20) => mixer_mul_47ns_42cud_U4_n_39,
      D(19) => mixer_mul_47ns_42cud_U4_n_40,
      D(18) => mixer_mul_47ns_42cud_U4_n_41,
      D(17) => mixer_mul_47ns_42cud_U4_n_42,
      D(16) => mixer_mul_47ns_42cud_U4_n_43,
      D(15) => mixer_mul_47ns_42cud_U4_n_44,
      D(14) => mixer_mul_47ns_42cud_U4_n_45,
      D(13) => mixer_mul_47ns_42cud_U4_n_46,
      D(12) => mixer_mul_47ns_42cud_U4_n_47,
      D(11) => mixer_mul_47ns_42cud_U4_n_48,
      D(10) => mixer_mul_47ns_42cud_U4_n_49,
      D(9) => mixer_mul_47ns_42cud_U4_n_50,
      D(8) => mixer_mul_47ns_42cud_U4_n_51,
      D(7) => mixer_mul_47ns_42cud_U4_n_52,
      D(6) => mixer_mul_47ns_42cud_U4_n_53,
      D(5) => mixer_mul_47ns_42cud_U4_n_54,
      D(4) => mixer_mul_47ns_42cud_U4_n_55,
      D(3) => mixer_mul_47ns_42cud_U4_n_56,
      D(2) => mixer_mul_47ns_42cud_U4_n_57,
      D(1) => mixer_mul_47ns_42cud_U4_n_58,
      D(0) => mixer_mul_47ns_42cud_U4_n_59,
      Q(27) => mixer_mul_47ns_42cud_U4_n_60,
      Q(26) => mixer_mul_47ns_42cud_U4_n_61,
      Q(25) => mixer_mul_47ns_42cud_U4_n_62,
      Q(24) => mixer_mul_47ns_42cud_U4_n_63,
      Q(23) => mixer_mul_47ns_42cud_U4_n_64,
      Q(22) => mixer_mul_47ns_42cud_U4_n_65,
      Q(21) => mixer_mul_47ns_42cud_U4_n_66,
      Q(20) => mixer_mul_47ns_42cud_U4_n_67,
      Q(19) => mixer_mul_47ns_42cud_U4_n_68,
      Q(18) => mixer_mul_47ns_42cud_U4_n_69,
      Q(17) => mixer_mul_47ns_42cud_U4_n_70,
      Q(16) => mixer_mul_47ns_42cud_U4_n_71,
      Q(15) => mixer_mul_47ns_42cud_U4_n_72,
      Q(14) => mixer_mul_47ns_42cud_U4_n_73,
      Q(13) => mixer_mul_47ns_42cud_U4_n_74,
      Q(12) => mixer_mul_47ns_42cud_U4_n_75,
      Q(11) => mixer_mul_47ns_42cud_U4_n_76,
      Q(10) => mixer_mul_47ns_42cud_U4_n_77,
      Q(9) => mixer_mul_47ns_42cud_U4_n_78,
      Q(8) => mixer_mul_47ns_42cud_U4_n_79,
      Q(7) => mixer_mul_47ns_42cud_U4_n_80,
      Q(6) => mixer_mul_47ns_42cud_U4_n_81,
      Q(5) => mixer_mul_47ns_42cud_U4_n_82,
      Q(4) => mixer_mul_47ns_42cud_U4_n_83,
      Q(3) => mixer_mul_47ns_42cud_U4_n_84,
      Q(2) => mixer_mul_47ns_42cud_U4_n_85,
      Q(1) => mixer_mul_47ns_42cud_U4_n_86,
      Q(0) => mixer_mul_47ns_42cud_U4_n_87,
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_55_reg_1336,
      in0(27 downto 0) => tmp_25_fu_442_p3(40 downto 13)
    );
mixer_mul_47ns_42cud_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2
     port map (
      D(59) => mixer_mul_47ns_42cud_U5_n_0,
      D(58) => mixer_mul_47ns_42cud_U5_n_1,
      D(57) => mixer_mul_47ns_42cud_U5_n_2,
      D(56) => mixer_mul_47ns_42cud_U5_n_3,
      D(55) => mixer_mul_47ns_42cud_U5_n_4,
      D(54) => mixer_mul_47ns_42cud_U5_n_5,
      D(53) => mixer_mul_47ns_42cud_U5_n_6,
      D(52) => mixer_mul_47ns_42cud_U5_n_7,
      D(51) => mixer_mul_47ns_42cud_U5_n_8,
      D(50) => mixer_mul_47ns_42cud_U5_n_9,
      D(49) => mixer_mul_47ns_42cud_U5_n_10,
      D(48) => mixer_mul_47ns_42cud_U5_n_11,
      D(47) => mixer_mul_47ns_42cud_U5_n_12,
      D(46) => mixer_mul_47ns_42cud_U5_n_13,
      D(45) => mixer_mul_47ns_42cud_U5_n_14,
      D(44) => mixer_mul_47ns_42cud_U5_n_15,
      D(43) => mixer_mul_47ns_42cud_U5_n_16,
      D(42) => mixer_mul_47ns_42cud_U5_n_17,
      D(41) => mixer_mul_47ns_42cud_U5_n_18,
      D(40) => mixer_mul_47ns_42cud_U5_n_19,
      D(39) => mixer_mul_47ns_42cud_U5_n_20,
      D(38) => mixer_mul_47ns_42cud_U5_n_21,
      D(37) => mixer_mul_47ns_42cud_U5_n_22,
      D(36) => mixer_mul_47ns_42cud_U5_n_23,
      D(35) => mixer_mul_47ns_42cud_U5_n_24,
      D(34) => mixer_mul_47ns_42cud_U5_n_25,
      D(33) => mixer_mul_47ns_42cud_U5_n_26,
      D(32) => mixer_mul_47ns_42cud_U5_n_27,
      D(31) => mixer_mul_47ns_42cud_U5_n_28,
      D(30) => mixer_mul_47ns_42cud_U5_n_29,
      D(29) => mixer_mul_47ns_42cud_U5_n_30,
      D(28) => mixer_mul_47ns_42cud_U5_n_31,
      D(27) => mixer_mul_47ns_42cud_U5_n_32,
      D(26) => mixer_mul_47ns_42cud_U5_n_33,
      D(25) => mixer_mul_47ns_42cud_U5_n_34,
      D(24) => mixer_mul_47ns_42cud_U5_n_35,
      D(23) => mixer_mul_47ns_42cud_U5_n_36,
      D(22) => mixer_mul_47ns_42cud_U5_n_37,
      D(21) => mixer_mul_47ns_42cud_U5_n_38,
      D(20) => mixer_mul_47ns_42cud_U5_n_39,
      D(19) => mixer_mul_47ns_42cud_U5_n_40,
      D(18) => mixer_mul_47ns_42cud_U5_n_41,
      D(17) => mixer_mul_47ns_42cud_U5_n_42,
      D(16) => mixer_mul_47ns_42cud_U5_n_43,
      D(15) => mixer_mul_47ns_42cud_U5_n_44,
      D(14) => mixer_mul_47ns_42cud_U5_n_45,
      D(13) => mixer_mul_47ns_42cud_U5_n_46,
      D(12) => mixer_mul_47ns_42cud_U5_n_47,
      D(11) => mixer_mul_47ns_42cud_U5_n_48,
      D(10) => mixer_mul_47ns_42cud_U5_n_49,
      D(9) => mixer_mul_47ns_42cud_U5_n_50,
      D(8) => mixer_mul_47ns_42cud_U5_n_51,
      D(7) => mixer_mul_47ns_42cud_U5_n_52,
      D(6) => mixer_mul_47ns_42cud_U5_n_53,
      D(5) => mixer_mul_47ns_42cud_U5_n_54,
      D(4) => mixer_mul_47ns_42cud_U5_n_55,
      D(3) => mixer_mul_47ns_42cud_U5_n_56,
      D(2) => mixer_mul_47ns_42cud_U5_n_57,
      D(1) => mixer_mul_47ns_42cud_U5_n_58,
      D(0) => mixer_mul_47ns_42cud_U5_n_59,
      Q(27) => mixer_mul_47ns_42cud_U5_n_60,
      Q(26) => mixer_mul_47ns_42cud_U5_n_61,
      Q(25) => mixer_mul_47ns_42cud_U5_n_62,
      Q(24) => mixer_mul_47ns_42cud_U5_n_63,
      Q(23) => mixer_mul_47ns_42cud_U5_n_64,
      Q(22) => mixer_mul_47ns_42cud_U5_n_65,
      Q(21) => mixer_mul_47ns_42cud_U5_n_66,
      Q(20) => mixer_mul_47ns_42cud_U5_n_67,
      Q(19) => mixer_mul_47ns_42cud_U5_n_68,
      Q(18) => mixer_mul_47ns_42cud_U5_n_69,
      Q(17) => mixer_mul_47ns_42cud_U5_n_70,
      Q(16) => mixer_mul_47ns_42cud_U5_n_71,
      Q(15) => mixer_mul_47ns_42cud_U5_n_72,
      Q(14) => mixer_mul_47ns_42cud_U5_n_73,
      Q(13) => mixer_mul_47ns_42cud_U5_n_74,
      Q(12) => mixer_mul_47ns_42cud_U5_n_75,
      Q(11) => mixer_mul_47ns_42cud_U5_n_76,
      Q(10) => mixer_mul_47ns_42cud_U5_n_77,
      Q(9) => mixer_mul_47ns_42cud_U5_n_78,
      Q(8) => mixer_mul_47ns_42cud_U5_n_79,
      Q(7) => mixer_mul_47ns_42cud_U5_n_80,
      Q(6) => mixer_mul_47ns_42cud_U5_n_81,
      Q(5) => mixer_mul_47ns_42cud_U5_n_82,
      Q(4) => mixer_mul_47ns_42cud_U5_n_83,
      Q(3) => mixer_mul_47ns_42cud_U5_n_84,
      Q(2) => mixer_mul_47ns_42cud_U5_n_85,
      Q(1) => mixer_mul_47ns_42cud_U5_n_86,
      Q(0) => mixer_mul_47ns_42cud_U5_n_87,
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_59_reg_1347,
      in0(27 downto 0) => tmp_31_fu_459_p3(40 downto 13)
    );
mixer_mul_47ns_42cud_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3
     port map (
      D(59) => mixer_mul_47ns_42cud_U6_n_0,
      D(58) => mixer_mul_47ns_42cud_U6_n_1,
      D(57) => mixer_mul_47ns_42cud_U6_n_2,
      D(56) => mixer_mul_47ns_42cud_U6_n_3,
      D(55) => mixer_mul_47ns_42cud_U6_n_4,
      D(54) => mixer_mul_47ns_42cud_U6_n_5,
      D(53) => mixer_mul_47ns_42cud_U6_n_6,
      D(52) => mixer_mul_47ns_42cud_U6_n_7,
      D(51) => mixer_mul_47ns_42cud_U6_n_8,
      D(50) => mixer_mul_47ns_42cud_U6_n_9,
      D(49) => mixer_mul_47ns_42cud_U6_n_10,
      D(48) => mixer_mul_47ns_42cud_U6_n_11,
      D(47) => mixer_mul_47ns_42cud_U6_n_12,
      D(46) => mixer_mul_47ns_42cud_U6_n_13,
      D(45) => mixer_mul_47ns_42cud_U6_n_14,
      D(44) => mixer_mul_47ns_42cud_U6_n_15,
      D(43) => mixer_mul_47ns_42cud_U6_n_16,
      D(42) => mixer_mul_47ns_42cud_U6_n_17,
      D(41) => mixer_mul_47ns_42cud_U6_n_18,
      D(40) => mixer_mul_47ns_42cud_U6_n_19,
      D(39) => mixer_mul_47ns_42cud_U6_n_20,
      D(38) => mixer_mul_47ns_42cud_U6_n_21,
      D(37) => mixer_mul_47ns_42cud_U6_n_22,
      D(36) => mixer_mul_47ns_42cud_U6_n_23,
      D(35) => mixer_mul_47ns_42cud_U6_n_24,
      D(34) => mixer_mul_47ns_42cud_U6_n_25,
      D(33) => mixer_mul_47ns_42cud_U6_n_26,
      D(32) => mixer_mul_47ns_42cud_U6_n_27,
      D(31) => mixer_mul_47ns_42cud_U6_n_28,
      D(30) => mixer_mul_47ns_42cud_U6_n_29,
      D(29) => mixer_mul_47ns_42cud_U6_n_30,
      D(28) => mixer_mul_47ns_42cud_U6_n_31,
      D(27) => mixer_mul_47ns_42cud_U6_n_32,
      D(26) => mixer_mul_47ns_42cud_U6_n_33,
      D(25) => mixer_mul_47ns_42cud_U6_n_34,
      D(24) => mixer_mul_47ns_42cud_U6_n_35,
      D(23) => mixer_mul_47ns_42cud_U6_n_36,
      D(22) => mixer_mul_47ns_42cud_U6_n_37,
      D(21) => mixer_mul_47ns_42cud_U6_n_38,
      D(20) => mixer_mul_47ns_42cud_U6_n_39,
      D(19) => mixer_mul_47ns_42cud_U6_n_40,
      D(18) => mixer_mul_47ns_42cud_U6_n_41,
      D(17) => mixer_mul_47ns_42cud_U6_n_42,
      D(16) => mixer_mul_47ns_42cud_U6_n_43,
      D(15) => mixer_mul_47ns_42cud_U6_n_44,
      D(14) => mixer_mul_47ns_42cud_U6_n_45,
      D(13) => mixer_mul_47ns_42cud_U6_n_46,
      D(12) => mixer_mul_47ns_42cud_U6_n_47,
      D(11) => mixer_mul_47ns_42cud_U6_n_48,
      D(10) => mixer_mul_47ns_42cud_U6_n_49,
      D(9) => mixer_mul_47ns_42cud_U6_n_50,
      D(8) => mixer_mul_47ns_42cud_U6_n_51,
      D(7) => mixer_mul_47ns_42cud_U6_n_52,
      D(6) => mixer_mul_47ns_42cud_U6_n_53,
      D(5) => mixer_mul_47ns_42cud_U6_n_54,
      D(4) => mixer_mul_47ns_42cud_U6_n_55,
      D(3) => mixer_mul_47ns_42cud_U6_n_56,
      D(2) => mixer_mul_47ns_42cud_U6_n_57,
      D(1) => mixer_mul_47ns_42cud_U6_n_58,
      D(0) => mixer_mul_47ns_42cud_U6_n_59,
      Q(27) => mixer_mul_47ns_42cud_U6_n_60,
      Q(26) => mixer_mul_47ns_42cud_U6_n_61,
      Q(25) => mixer_mul_47ns_42cud_U6_n_62,
      Q(24) => mixer_mul_47ns_42cud_U6_n_63,
      Q(23) => mixer_mul_47ns_42cud_U6_n_64,
      Q(22) => mixer_mul_47ns_42cud_U6_n_65,
      Q(21) => mixer_mul_47ns_42cud_U6_n_66,
      Q(20) => mixer_mul_47ns_42cud_U6_n_67,
      Q(19) => mixer_mul_47ns_42cud_U6_n_68,
      Q(18) => mixer_mul_47ns_42cud_U6_n_69,
      Q(17) => mixer_mul_47ns_42cud_U6_n_70,
      Q(16) => mixer_mul_47ns_42cud_U6_n_71,
      Q(15) => mixer_mul_47ns_42cud_U6_n_72,
      Q(14) => mixer_mul_47ns_42cud_U6_n_73,
      Q(13) => mixer_mul_47ns_42cud_U6_n_74,
      Q(12) => mixer_mul_47ns_42cud_U6_n_75,
      Q(11) => mixer_mul_47ns_42cud_U6_n_76,
      Q(10) => mixer_mul_47ns_42cud_U6_n_77,
      Q(9) => mixer_mul_47ns_42cud_U6_n_78,
      Q(8) => mixer_mul_47ns_42cud_U6_n_79,
      Q(7) => mixer_mul_47ns_42cud_U6_n_80,
      Q(6) => mixer_mul_47ns_42cud_U6_n_81,
      Q(5) => mixer_mul_47ns_42cud_U6_n_82,
      Q(4) => mixer_mul_47ns_42cud_U6_n_83,
      Q(3) => mixer_mul_47ns_42cud_U6_n_84,
      Q(2) => mixer_mul_47ns_42cud_U6_n_85,
      Q(1) => mixer_mul_47ns_42cud_U6_n_86,
      Q(0) => mixer_mul_47ns_42cud_U6_n_87,
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_67_reg_1358,
      in0(27 downto 0) => tmp_43_fu_476_p3(40 downto 13)
    );
mixer_mul_mul_14ng8j_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j
     port map (
      D(27 downto 0) => grp_fu_1190_p2(27 downto 0),
      Q(13 downto 0) => OP1_V_1_cast_reg_1210(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_1190_ce => grp_fu_1190_ce
    );
mixer_mul_mul_14sfYi_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi
     port map (
      D(27 downto 0) => grp_fu_1184_p2(27 downto 0),
      Q(13 downto 0) => p_Val2_4_1_cast_fu_259_p1(26 downto 13),
      ap_clk => ap_clk,
      grp_fu_1184_ce => grp_fu_1184_ce
    );
mixer_sub_87ns_87dEe_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe
     port map (
      E(0) => p_2_in,
      Q(59 downto 0) => mul2_reg_1379(59 downto 0),
      ap_clk => ap_clk,
      s(26 downto 0) => grp_fu_503_p2(86 downto 60),
      tmp_53_reg_1384(26 downto 0) => tmp_53_reg_1384(26 downto 0)
    );
mixer_sub_88ns_88eOg_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg
     port map (
      E(0) => grp_fu_613_ce,
      Q(59 downto 0) => mul4_reg_1424(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => grp_fu_613_p2(87 downto 60),
      tmp_57_reg_1429(27 downto 0) => tmp_57_reg_1429(27 downto 0)
    );
mixer_sub_88ns_88eOg_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4
     port map (
      E(0) => p_1_in,
      Q(59 downto 0) => mul5_reg_1464(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => grp_fu_691_p2(87 downto 60),
      tmp_61_reg_1469(27 downto 0) => tmp_61_reg_1469(27 downto 0)
    );
mixer_sub_88ns_88eOg_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5
     port map (
      E(0) => mixer_m_V_m_axi_U_n_28,
      Q(59 downto 0) => mul_reg_1515(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => grp_fu_827_p2(87 downto 60),
      tmp_69_reg_1520(27 downto 0) => tmp_69_reg_1520(27 downto 0)
    );
mixer_sub_88ns_88eOg_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6
     port map (
      E(0) => grp_fu_528_ce,
      Q(59 downto 0) => mul3_reg_1389(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => grp_fu_528_p2(87 downto 60),
      tmp_65_reg_1394(27 downto 0) => tmp_65_reg_1394(27 downto 0)
    );
mixer_sub_88ns_88eOg_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7
     port map (
      E(0) => grp_fu_533_ce,
      Q(59 downto 0) => mul1_reg_1399(59 downto 0),
      ap_clk => ap_clk,
      s(27 downto 0) => grp_fu_533_p2(87 downto 60),
      tmp_49_reg_1404(27 downto 0) => tmp_49_reg_1404(27 downto 0)
    );
\mul1_reg_1399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_59,
      Q => mul1_reg_1399(0),
      R => '0'
    );
\mul1_reg_1399_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_49,
      Q => mul1_reg_1399(10),
      R => '0'
    );
\mul1_reg_1399_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_48,
      Q => mul1_reg_1399(11),
      R => '0'
    );
\mul1_reg_1399_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_47,
      Q => mul1_reg_1399(12),
      R => '0'
    );
\mul1_reg_1399_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_46,
      Q => mul1_reg_1399(13),
      R => '0'
    );
\mul1_reg_1399_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_45,
      Q => mul1_reg_1399(14),
      R => '0'
    );
\mul1_reg_1399_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_44,
      Q => mul1_reg_1399(15),
      R => '0'
    );
\mul1_reg_1399_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_43,
      Q => mul1_reg_1399(16),
      R => '0'
    );
\mul1_reg_1399_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_42,
      Q => mul1_reg_1399(17),
      R => '0'
    );
\mul1_reg_1399_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_41,
      Q => mul1_reg_1399(18),
      R => '0'
    );
\mul1_reg_1399_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_40,
      Q => mul1_reg_1399(19),
      R => '0'
    );
\mul1_reg_1399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_58,
      Q => mul1_reg_1399(1),
      R => '0'
    );
\mul1_reg_1399_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_39,
      Q => mul1_reg_1399(20),
      R => '0'
    );
\mul1_reg_1399_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_38,
      Q => mul1_reg_1399(21),
      R => '0'
    );
\mul1_reg_1399_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_37,
      Q => mul1_reg_1399(22),
      R => '0'
    );
\mul1_reg_1399_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_36,
      Q => mul1_reg_1399(23),
      R => '0'
    );
\mul1_reg_1399_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_35,
      Q => mul1_reg_1399(24),
      R => '0'
    );
\mul1_reg_1399_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_34,
      Q => mul1_reg_1399(25),
      R => '0'
    );
\mul1_reg_1399_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_33,
      Q => mul1_reg_1399(26),
      R => '0'
    );
\mul1_reg_1399_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_32,
      Q => mul1_reg_1399(27),
      R => '0'
    );
\mul1_reg_1399_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_31,
      Q => mul1_reg_1399(28),
      R => '0'
    );
\mul1_reg_1399_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_30,
      Q => mul1_reg_1399(29),
      R => '0'
    );
\mul1_reg_1399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_57,
      Q => mul1_reg_1399(2),
      R => '0'
    );
\mul1_reg_1399_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_29,
      Q => mul1_reg_1399(30),
      R => '0'
    );
\mul1_reg_1399_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_28,
      Q => mul1_reg_1399(31),
      R => '0'
    );
\mul1_reg_1399_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_27,
      Q => mul1_reg_1399(32),
      R => '0'
    );
\mul1_reg_1399_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_26,
      Q => mul1_reg_1399(33),
      R => '0'
    );
\mul1_reg_1399_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_25,
      Q => mul1_reg_1399(34),
      R => '0'
    );
\mul1_reg_1399_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_24,
      Q => mul1_reg_1399(35),
      R => '0'
    );
\mul1_reg_1399_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_23,
      Q => mul1_reg_1399(36),
      R => '0'
    );
\mul1_reg_1399_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_22,
      Q => mul1_reg_1399(37),
      R => '0'
    );
\mul1_reg_1399_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_21,
      Q => mul1_reg_1399(38),
      R => '0'
    );
\mul1_reg_1399_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_20,
      Q => mul1_reg_1399(39),
      R => '0'
    );
\mul1_reg_1399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_56,
      Q => mul1_reg_1399(3),
      R => '0'
    );
\mul1_reg_1399_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_19,
      Q => mul1_reg_1399(40),
      R => '0'
    );
\mul1_reg_1399_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_18,
      Q => mul1_reg_1399(41),
      R => '0'
    );
\mul1_reg_1399_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_17,
      Q => mul1_reg_1399(42),
      R => '0'
    );
\mul1_reg_1399_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_16,
      Q => mul1_reg_1399(43),
      R => '0'
    );
\mul1_reg_1399_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_15,
      Q => mul1_reg_1399(44),
      R => '0'
    );
\mul1_reg_1399_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_14,
      Q => mul1_reg_1399(45),
      R => '0'
    );
\mul1_reg_1399_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_13,
      Q => mul1_reg_1399(46),
      R => '0'
    );
\mul1_reg_1399_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_12,
      Q => mul1_reg_1399(47),
      R => '0'
    );
\mul1_reg_1399_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_11,
      Q => mul1_reg_1399(48),
      R => '0'
    );
\mul1_reg_1399_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_10,
      Q => mul1_reg_1399(49),
      R => '0'
    );
\mul1_reg_1399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_55,
      Q => mul1_reg_1399(4),
      R => '0'
    );
\mul1_reg_1399_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_9,
      Q => mul1_reg_1399(50),
      R => '0'
    );
\mul1_reg_1399_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_8,
      Q => mul1_reg_1399(51),
      R => '0'
    );
\mul1_reg_1399_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_7,
      Q => mul1_reg_1399(52),
      R => '0'
    );
\mul1_reg_1399_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_6,
      Q => mul1_reg_1399(53),
      R => '0'
    );
\mul1_reg_1399_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_5,
      Q => mul1_reg_1399(54),
      R => '0'
    );
\mul1_reg_1399_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_4,
      Q => mul1_reg_1399(55),
      R => '0'
    );
\mul1_reg_1399_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_3,
      Q => mul1_reg_1399(56),
      R => '0'
    );
\mul1_reg_1399_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_2,
      Q => mul1_reg_1399(57),
      R => '0'
    );
\mul1_reg_1399_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_1,
      Q => mul1_reg_1399(58),
      R => '0'
    );
\mul1_reg_1399_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_0,
      Q => mul1_reg_1399(59),
      R => '0'
    );
\mul1_reg_1399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_54,
      Q => mul1_reg_1399(5),
      R => '0'
    );
\mul1_reg_1399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_53,
      Q => mul1_reg_1399(6),
      R => '0'
    );
\mul1_reg_1399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_52,
      Q => mul1_reg_1399(7),
      R => '0'
    );
\mul1_reg_1399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_51,
      Q => mul1_reg_1399(8),
      R => '0'
    );
\mul1_reg_1399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_50,
      Q => mul1_reg_1399(9),
      R => '0'
    );
\mul2_reg_1379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(0),
      Q => mul2_reg_1379(0),
      R => '0'
    );
\mul2_reg_1379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(10),
      Q => mul2_reg_1379(10),
      R => '0'
    );
\mul2_reg_1379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(11),
      Q => mul2_reg_1379(11),
      R => '0'
    );
\mul2_reg_1379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(12),
      Q => mul2_reg_1379(12),
      R => '0'
    );
\mul2_reg_1379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(13),
      Q => mul2_reg_1379(13),
      R => '0'
    );
\mul2_reg_1379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(14),
      Q => mul2_reg_1379(14),
      R => '0'
    );
\mul2_reg_1379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(15),
      Q => mul2_reg_1379(15),
      R => '0'
    );
\mul2_reg_1379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(16),
      Q => mul2_reg_1379(16),
      R => '0'
    );
\mul2_reg_1379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(17),
      Q => mul2_reg_1379(17),
      R => '0'
    );
\mul2_reg_1379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(18),
      Q => mul2_reg_1379(18),
      R => '0'
    );
\mul2_reg_1379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(19),
      Q => mul2_reg_1379(19),
      R => '0'
    );
\mul2_reg_1379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(1),
      Q => mul2_reg_1379(1),
      R => '0'
    );
\mul2_reg_1379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(20),
      Q => mul2_reg_1379(20),
      R => '0'
    );
\mul2_reg_1379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(21),
      Q => mul2_reg_1379(21),
      R => '0'
    );
\mul2_reg_1379_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(22),
      Q => mul2_reg_1379(22),
      R => '0'
    );
\mul2_reg_1379_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(23),
      Q => mul2_reg_1379(23),
      R => '0'
    );
\mul2_reg_1379_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(24),
      Q => mul2_reg_1379(24),
      R => '0'
    );
\mul2_reg_1379_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(25),
      Q => mul2_reg_1379(25),
      R => '0'
    );
\mul2_reg_1379_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(26),
      Q => mul2_reg_1379(26),
      R => '0'
    );
\mul2_reg_1379_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(27),
      Q => mul2_reg_1379(27),
      R => '0'
    );
\mul2_reg_1379_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(28),
      Q => mul2_reg_1379(28),
      R => '0'
    );
\mul2_reg_1379_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(29),
      Q => mul2_reg_1379(29),
      R => '0'
    );
\mul2_reg_1379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(2),
      Q => mul2_reg_1379(2),
      R => '0'
    );
\mul2_reg_1379_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(30),
      Q => mul2_reg_1379(30),
      R => '0'
    );
\mul2_reg_1379_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(31),
      Q => mul2_reg_1379(31),
      R => '0'
    );
\mul2_reg_1379_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(32),
      Q => mul2_reg_1379(32),
      R => '0'
    );
\mul2_reg_1379_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(33),
      Q => mul2_reg_1379(33),
      R => '0'
    );
\mul2_reg_1379_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(34),
      Q => mul2_reg_1379(34),
      R => '0'
    );
\mul2_reg_1379_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(35),
      Q => mul2_reg_1379(35),
      R => '0'
    );
\mul2_reg_1379_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(36),
      Q => mul2_reg_1379(36),
      R => '0'
    );
\mul2_reg_1379_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(37),
      Q => mul2_reg_1379(37),
      R => '0'
    );
\mul2_reg_1379_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(38),
      Q => mul2_reg_1379(38),
      R => '0'
    );
\mul2_reg_1379_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(39),
      Q => mul2_reg_1379(39),
      R => '0'
    );
\mul2_reg_1379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(3),
      Q => mul2_reg_1379(3),
      R => '0'
    );
\mul2_reg_1379_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(40),
      Q => mul2_reg_1379(40),
      R => '0'
    );
\mul2_reg_1379_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(41),
      Q => mul2_reg_1379(41),
      R => '0'
    );
\mul2_reg_1379_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(42),
      Q => mul2_reg_1379(42),
      R => '0'
    );
\mul2_reg_1379_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(43),
      Q => mul2_reg_1379(43),
      R => '0'
    );
\mul2_reg_1379_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(44),
      Q => mul2_reg_1379(44),
      R => '0'
    );
\mul2_reg_1379_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(45),
      Q => mul2_reg_1379(45),
      R => '0'
    );
\mul2_reg_1379_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(46),
      Q => mul2_reg_1379(46),
      R => '0'
    );
\mul2_reg_1379_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(47),
      Q => mul2_reg_1379(47),
      R => '0'
    );
\mul2_reg_1379_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(48),
      Q => mul2_reg_1379(48),
      R => '0'
    );
\mul2_reg_1379_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(49),
      Q => mul2_reg_1379(49),
      R => '0'
    );
\mul2_reg_1379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(4),
      Q => mul2_reg_1379(4),
      R => '0'
    );
\mul2_reg_1379_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(50),
      Q => mul2_reg_1379(50),
      R => '0'
    );
\mul2_reg_1379_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(51),
      Q => mul2_reg_1379(51),
      R => '0'
    );
\mul2_reg_1379_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(52),
      Q => mul2_reg_1379(52),
      R => '0'
    );
\mul2_reg_1379_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(53),
      Q => mul2_reg_1379(53),
      R => '0'
    );
\mul2_reg_1379_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(54),
      Q => mul2_reg_1379(54),
      R => '0'
    );
\mul2_reg_1379_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(55),
      Q => mul2_reg_1379(55),
      R => '0'
    );
\mul2_reg_1379_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(56),
      Q => mul2_reg_1379(56),
      R => '0'
    );
\mul2_reg_1379_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(57),
      Q => mul2_reg_1379(57),
      R => '0'
    );
\mul2_reg_1379_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(58),
      Q => mul2_reg_1379(58),
      R => '0'
    );
\mul2_reg_1379_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(59),
      Q => mul2_reg_1379(59),
      R => '0'
    );
\mul2_reg_1379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(5),
      Q => mul2_reg_1379(5),
      R => '0'
    );
\mul2_reg_1379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(6),
      Q => mul2_reg_1379(6),
      R => '0'
    );
\mul2_reg_1379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(7),
      Q => mul2_reg_1379(7),
      R => '0'
    );
\mul2_reg_1379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(8),
      Q => mul2_reg_1379(8),
      R => '0'
    );
\mul2_reg_1379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(9),
      Q => mul2_reg_1379(9),
      R => '0'
    );
\mul3_reg_1389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_59,
      Q => mul3_reg_1389(0),
      R => '0'
    );
\mul3_reg_1389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_49,
      Q => mul3_reg_1389(10),
      R => '0'
    );
\mul3_reg_1389_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_48,
      Q => mul3_reg_1389(11),
      R => '0'
    );
\mul3_reg_1389_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_47,
      Q => mul3_reg_1389(12),
      R => '0'
    );
\mul3_reg_1389_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_46,
      Q => mul3_reg_1389(13),
      R => '0'
    );
\mul3_reg_1389_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_45,
      Q => mul3_reg_1389(14),
      R => '0'
    );
\mul3_reg_1389_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_44,
      Q => mul3_reg_1389(15),
      R => '0'
    );
\mul3_reg_1389_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_43,
      Q => mul3_reg_1389(16),
      R => '0'
    );
\mul3_reg_1389_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_42,
      Q => mul3_reg_1389(17),
      R => '0'
    );
\mul3_reg_1389_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_41,
      Q => mul3_reg_1389(18),
      R => '0'
    );
\mul3_reg_1389_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_40,
      Q => mul3_reg_1389(19),
      R => '0'
    );
\mul3_reg_1389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_58,
      Q => mul3_reg_1389(1),
      R => '0'
    );
\mul3_reg_1389_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_39,
      Q => mul3_reg_1389(20),
      R => '0'
    );
\mul3_reg_1389_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_38,
      Q => mul3_reg_1389(21),
      R => '0'
    );
\mul3_reg_1389_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_37,
      Q => mul3_reg_1389(22),
      R => '0'
    );
\mul3_reg_1389_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_36,
      Q => mul3_reg_1389(23),
      R => '0'
    );
\mul3_reg_1389_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_35,
      Q => mul3_reg_1389(24),
      R => '0'
    );
\mul3_reg_1389_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_34,
      Q => mul3_reg_1389(25),
      R => '0'
    );
\mul3_reg_1389_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_33,
      Q => mul3_reg_1389(26),
      R => '0'
    );
\mul3_reg_1389_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_32,
      Q => mul3_reg_1389(27),
      R => '0'
    );
\mul3_reg_1389_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_31,
      Q => mul3_reg_1389(28),
      R => '0'
    );
\mul3_reg_1389_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_30,
      Q => mul3_reg_1389(29),
      R => '0'
    );
\mul3_reg_1389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_57,
      Q => mul3_reg_1389(2),
      R => '0'
    );
\mul3_reg_1389_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_29,
      Q => mul3_reg_1389(30),
      R => '0'
    );
\mul3_reg_1389_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_28,
      Q => mul3_reg_1389(31),
      R => '0'
    );
\mul3_reg_1389_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_27,
      Q => mul3_reg_1389(32),
      R => '0'
    );
\mul3_reg_1389_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_26,
      Q => mul3_reg_1389(33),
      R => '0'
    );
\mul3_reg_1389_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_25,
      Q => mul3_reg_1389(34),
      R => '0'
    );
\mul3_reg_1389_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_24,
      Q => mul3_reg_1389(35),
      R => '0'
    );
\mul3_reg_1389_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_23,
      Q => mul3_reg_1389(36),
      R => '0'
    );
\mul3_reg_1389_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_22,
      Q => mul3_reg_1389(37),
      R => '0'
    );
\mul3_reg_1389_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_21,
      Q => mul3_reg_1389(38),
      R => '0'
    );
\mul3_reg_1389_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_20,
      Q => mul3_reg_1389(39),
      R => '0'
    );
\mul3_reg_1389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_56,
      Q => mul3_reg_1389(3),
      R => '0'
    );
\mul3_reg_1389_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_19,
      Q => mul3_reg_1389(40),
      R => '0'
    );
\mul3_reg_1389_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_18,
      Q => mul3_reg_1389(41),
      R => '0'
    );
\mul3_reg_1389_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_17,
      Q => mul3_reg_1389(42),
      R => '0'
    );
\mul3_reg_1389_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_16,
      Q => mul3_reg_1389(43),
      R => '0'
    );
\mul3_reg_1389_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_15,
      Q => mul3_reg_1389(44),
      R => '0'
    );
\mul3_reg_1389_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_14,
      Q => mul3_reg_1389(45),
      R => '0'
    );
\mul3_reg_1389_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_13,
      Q => mul3_reg_1389(46),
      R => '0'
    );
\mul3_reg_1389_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_12,
      Q => mul3_reg_1389(47),
      R => '0'
    );
\mul3_reg_1389_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_11,
      Q => mul3_reg_1389(48),
      R => '0'
    );
\mul3_reg_1389_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_10,
      Q => mul3_reg_1389(49),
      R => '0'
    );
\mul3_reg_1389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_55,
      Q => mul3_reg_1389(4),
      R => '0'
    );
\mul3_reg_1389_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_9,
      Q => mul3_reg_1389(50),
      R => '0'
    );
\mul3_reg_1389_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_8,
      Q => mul3_reg_1389(51),
      R => '0'
    );
\mul3_reg_1389_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_7,
      Q => mul3_reg_1389(52),
      R => '0'
    );
\mul3_reg_1389_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_6,
      Q => mul3_reg_1389(53),
      R => '0'
    );
\mul3_reg_1389_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_5,
      Q => mul3_reg_1389(54),
      R => '0'
    );
\mul3_reg_1389_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_4,
      Q => mul3_reg_1389(55),
      R => '0'
    );
\mul3_reg_1389_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_3,
      Q => mul3_reg_1389(56),
      R => '0'
    );
\mul3_reg_1389_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_2,
      Q => mul3_reg_1389(57),
      R => '0'
    );
\mul3_reg_1389_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_1,
      Q => mul3_reg_1389(58),
      R => '0'
    );
\mul3_reg_1389_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_0,
      Q => mul3_reg_1389(59),
      R => '0'
    );
\mul3_reg_1389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_54,
      Q => mul3_reg_1389(5),
      R => '0'
    );
\mul3_reg_1389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_53,
      Q => mul3_reg_1389(6),
      R => '0'
    );
\mul3_reg_1389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_52,
      Q => mul3_reg_1389(7),
      R => '0'
    );
\mul3_reg_1389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_51,
      Q => mul3_reg_1389(8),
      R => '0'
    );
\mul3_reg_1389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_50,
      Q => mul3_reg_1389(9),
      R => '0'
    );
\mul4_reg_1424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_59,
      Q => mul4_reg_1424(0),
      R => '0'
    );
\mul4_reg_1424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_49,
      Q => mul4_reg_1424(10),
      R => '0'
    );
\mul4_reg_1424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_48,
      Q => mul4_reg_1424(11),
      R => '0'
    );
\mul4_reg_1424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_47,
      Q => mul4_reg_1424(12),
      R => '0'
    );
\mul4_reg_1424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_46,
      Q => mul4_reg_1424(13),
      R => '0'
    );
\mul4_reg_1424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_45,
      Q => mul4_reg_1424(14),
      R => '0'
    );
\mul4_reg_1424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_44,
      Q => mul4_reg_1424(15),
      R => '0'
    );
\mul4_reg_1424_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_43,
      Q => mul4_reg_1424(16),
      R => '0'
    );
\mul4_reg_1424_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_42,
      Q => mul4_reg_1424(17),
      R => '0'
    );
\mul4_reg_1424_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_41,
      Q => mul4_reg_1424(18),
      R => '0'
    );
\mul4_reg_1424_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_40,
      Q => mul4_reg_1424(19),
      R => '0'
    );
\mul4_reg_1424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_58,
      Q => mul4_reg_1424(1),
      R => '0'
    );
\mul4_reg_1424_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_39,
      Q => mul4_reg_1424(20),
      R => '0'
    );
\mul4_reg_1424_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_38,
      Q => mul4_reg_1424(21),
      R => '0'
    );
\mul4_reg_1424_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_37,
      Q => mul4_reg_1424(22),
      R => '0'
    );
\mul4_reg_1424_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_36,
      Q => mul4_reg_1424(23),
      R => '0'
    );
\mul4_reg_1424_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_35,
      Q => mul4_reg_1424(24),
      R => '0'
    );
\mul4_reg_1424_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_34,
      Q => mul4_reg_1424(25),
      R => '0'
    );
\mul4_reg_1424_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_33,
      Q => mul4_reg_1424(26),
      R => '0'
    );
\mul4_reg_1424_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_32,
      Q => mul4_reg_1424(27),
      R => '0'
    );
\mul4_reg_1424_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_31,
      Q => mul4_reg_1424(28),
      R => '0'
    );
\mul4_reg_1424_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_30,
      Q => mul4_reg_1424(29),
      R => '0'
    );
\mul4_reg_1424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_57,
      Q => mul4_reg_1424(2),
      R => '0'
    );
\mul4_reg_1424_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_29,
      Q => mul4_reg_1424(30),
      R => '0'
    );
\mul4_reg_1424_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_28,
      Q => mul4_reg_1424(31),
      R => '0'
    );
\mul4_reg_1424_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_27,
      Q => mul4_reg_1424(32),
      R => '0'
    );
\mul4_reg_1424_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_26,
      Q => mul4_reg_1424(33),
      R => '0'
    );
\mul4_reg_1424_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_25,
      Q => mul4_reg_1424(34),
      R => '0'
    );
\mul4_reg_1424_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_24,
      Q => mul4_reg_1424(35),
      R => '0'
    );
\mul4_reg_1424_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_23,
      Q => mul4_reg_1424(36),
      R => '0'
    );
\mul4_reg_1424_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_22,
      Q => mul4_reg_1424(37),
      R => '0'
    );
\mul4_reg_1424_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_21,
      Q => mul4_reg_1424(38),
      R => '0'
    );
\mul4_reg_1424_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_20,
      Q => mul4_reg_1424(39),
      R => '0'
    );
\mul4_reg_1424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_56,
      Q => mul4_reg_1424(3),
      R => '0'
    );
\mul4_reg_1424_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_19,
      Q => mul4_reg_1424(40),
      R => '0'
    );
\mul4_reg_1424_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_18,
      Q => mul4_reg_1424(41),
      R => '0'
    );
\mul4_reg_1424_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_17,
      Q => mul4_reg_1424(42),
      R => '0'
    );
\mul4_reg_1424_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_16,
      Q => mul4_reg_1424(43),
      R => '0'
    );
\mul4_reg_1424_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_15,
      Q => mul4_reg_1424(44),
      R => '0'
    );
\mul4_reg_1424_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_14,
      Q => mul4_reg_1424(45),
      R => '0'
    );
\mul4_reg_1424_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_13,
      Q => mul4_reg_1424(46),
      R => '0'
    );
\mul4_reg_1424_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_12,
      Q => mul4_reg_1424(47),
      R => '0'
    );
\mul4_reg_1424_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_11,
      Q => mul4_reg_1424(48),
      R => '0'
    );
\mul4_reg_1424_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_10,
      Q => mul4_reg_1424(49),
      R => '0'
    );
\mul4_reg_1424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_55,
      Q => mul4_reg_1424(4),
      R => '0'
    );
\mul4_reg_1424_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_9,
      Q => mul4_reg_1424(50),
      R => '0'
    );
\mul4_reg_1424_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_8,
      Q => mul4_reg_1424(51),
      R => '0'
    );
\mul4_reg_1424_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_7,
      Q => mul4_reg_1424(52),
      R => '0'
    );
\mul4_reg_1424_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_6,
      Q => mul4_reg_1424(53),
      R => '0'
    );
\mul4_reg_1424_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_5,
      Q => mul4_reg_1424(54),
      R => '0'
    );
\mul4_reg_1424_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_4,
      Q => mul4_reg_1424(55),
      R => '0'
    );
\mul4_reg_1424_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_3,
      Q => mul4_reg_1424(56),
      R => '0'
    );
\mul4_reg_1424_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_2,
      Q => mul4_reg_1424(57),
      R => '0'
    );
\mul4_reg_1424_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_1,
      Q => mul4_reg_1424(58),
      R => '0'
    );
\mul4_reg_1424_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_0,
      Q => mul4_reg_1424(59),
      R => '0'
    );
\mul4_reg_1424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_54,
      Q => mul4_reg_1424(5),
      R => '0'
    );
\mul4_reg_1424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_53,
      Q => mul4_reg_1424(6),
      R => '0'
    );
\mul4_reg_1424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_52,
      Q => mul4_reg_1424(7),
      R => '0'
    );
\mul4_reg_1424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_51,
      Q => mul4_reg_1424(8),
      R => '0'
    );
\mul4_reg_1424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_50,
      Q => mul4_reg_1424(9),
      R => '0'
    );
\mul5_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_59,
      Q => mul5_reg_1464(0),
      R => '0'
    );
\mul5_reg_1464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_49,
      Q => mul5_reg_1464(10),
      R => '0'
    );
\mul5_reg_1464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_48,
      Q => mul5_reg_1464(11),
      R => '0'
    );
\mul5_reg_1464_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_47,
      Q => mul5_reg_1464(12),
      R => '0'
    );
\mul5_reg_1464_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_46,
      Q => mul5_reg_1464(13),
      R => '0'
    );
\mul5_reg_1464_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_45,
      Q => mul5_reg_1464(14),
      R => '0'
    );
\mul5_reg_1464_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_44,
      Q => mul5_reg_1464(15),
      R => '0'
    );
\mul5_reg_1464_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_43,
      Q => mul5_reg_1464(16),
      R => '0'
    );
\mul5_reg_1464_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_42,
      Q => mul5_reg_1464(17),
      R => '0'
    );
\mul5_reg_1464_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_41,
      Q => mul5_reg_1464(18),
      R => '0'
    );
\mul5_reg_1464_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_40,
      Q => mul5_reg_1464(19),
      R => '0'
    );
\mul5_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_58,
      Q => mul5_reg_1464(1),
      R => '0'
    );
\mul5_reg_1464_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_39,
      Q => mul5_reg_1464(20),
      R => '0'
    );
\mul5_reg_1464_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_38,
      Q => mul5_reg_1464(21),
      R => '0'
    );
\mul5_reg_1464_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_37,
      Q => mul5_reg_1464(22),
      R => '0'
    );
\mul5_reg_1464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_36,
      Q => mul5_reg_1464(23),
      R => '0'
    );
\mul5_reg_1464_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_35,
      Q => mul5_reg_1464(24),
      R => '0'
    );
\mul5_reg_1464_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_34,
      Q => mul5_reg_1464(25),
      R => '0'
    );
\mul5_reg_1464_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_33,
      Q => mul5_reg_1464(26),
      R => '0'
    );
\mul5_reg_1464_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_32,
      Q => mul5_reg_1464(27),
      R => '0'
    );
\mul5_reg_1464_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_31,
      Q => mul5_reg_1464(28),
      R => '0'
    );
\mul5_reg_1464_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_30,
      Q => mul5_reg_1464(29),
      R => '0'
    );
\mul5_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_57,
      Q => mul5_reg_1464(2),
      R => '0'
    );
\mul5_reg_1464_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_29,
      Q => mul5_reg_1464(30),
      R => '0'
    );
\mul5_reg_1464_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_28,
      Q => mul5_reg_1464(31),
      R => '0'
    );
\mul5_reg_1464_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_27,
      Q => mul5_reg_1464(32),
      R => '0'
    );
\mul5_reg_1464_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_26,
      Q => mul5_reg_1464(33),
      R => '0'
    );
\mul5_reg_1464_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_25,
      Q => mul5_reg_1464(34),
      R => '0'
    );
\mul5_reg_1464_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_24,
      Q => mul5_reg_1464(35),
      R => '0'
    );
\mul5_reg_1464_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_23,
      Q => mul5_reg_1464(36),
      R => '0'
    );
\mul5_reg_1464_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_22,
      Q => mul5_reg_1464(37),
      R => '0'
    );
\mul5_reg_1464_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_21,
      Q => mul5_reg_1464(38),
      R => '0'
    );
\mul5_reg_1464_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_20,
      Q => mul5_reg_1464(39),
      R => '0'
    );
\mul5_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_56,
      Q => mul5_reg_1464(3),
      R => '0'
    );
\mul5_reg_1464_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_19,
      Q => mul5_reg_1464(40),
      R => '0'
    );
\mul5_reg_1464_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_18,
      Q => mul5_reg_1464(41),
      R => '0'
    );
\mul5_reg_1464_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_17,
      Q => mul5_reg_1464(42),
      R => '0'
    );
\mul5_reg_1464_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_16,
      Q => mul5_reg_1464(43),
      R => '0'
    );
\mul5_reg_1464_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_15,
      Q => mul5_reg_1464(44),
      R => '0'
    );
\mul5_reg_1464_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_14,
      Q => mul5_reg_1464(45),
      R => '0'
    );
\mul5_reg_1464_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_13,
      Q => mul5_reg_1464(46),
      R => '0'
    );
\mul5_reg_1464_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_12,
      Q => mul5_reg_1464(47),
      R => '0'
    );
\mul5_reg_1464_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_11,
      Q => mul5_reg_1464(48),
      R => '0'
    );
\mul5_reg_1464_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_10,
      Q => mul5_reg_1464(49),
      R => '0'
    );
\mul5_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_55,
      Q => mul5_reg_1464(4),
      R => '0'
    );
\mul5_reg_1464_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_9,
      Q => mul5_reg_1464(50),
      R => '0'
    );
\mul5_reg_1464_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_8,
      Q => mul5_reg_1464(51),
      R => '0'
    );
\mul5_reg_1464_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_7,
      Q => mul5_reg_1464(52),
      R => '0'
    );
\mul5_reg_1464_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_6,
      Q => mul5_reg_1464(53),
      R => '0'
    );
\mul5_reg_1464_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_5,
      Q => mul5_reg_1464(54),
      R => '0'
    );
\mul5_reg_1464_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_4,
      Q => mul5_reg_1464(55),
      R => '0'
    );
\mul5_reg_1464_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_3,
      Q => mul5_reg_1464(56),
      R => '0'
    );
\mul5_reg_1464_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_2,
      Q => mul5_reg_1464(57),
      R => '0'
    );
\mul5_reg_1464_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_1,
      Q => mul5_reg_1464(58),
      R => '0'
    );
\mul5_reg_1464_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_0,
      Q => mul5_reg_1464(59),
      R => '0'
    );
\mul5_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_54,
      Q => mul5_reg_1464(5),
      R => '0'
    );
\mul5_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_53,
      Q => mul5_reg_1464(6),
      R => '0'
    );
\mul5_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_52,
      Q => mul5_reg_1464(7),
      R => '0'
    );
\mul5_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_51,
      Q => mul5_reg_1464(8),
      R => '0'
    );
\mul5_reg_1464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_50,
      Q => mul5_reg_1464(9),
      R => '0'
    );
\mul_reg_1515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_59,
      Q => mul_reg_1515(0),
      R => '0'
    );
\mul_reg_1515_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_49,
      Q => mul_reg_1515(10),
      R => '0'
    );
\mul_reg_1515_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_48,
      Q => mul_reg_1515(11),
      R => '0'
    );
\mul_reg_1515_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_47,
      Q => mul_reg_1515(12),
      R => '0'
    );
\mul_reg_1515_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_46,
      Q => mul_reg_1515(13),
      R => '0'
    );
\mul_reg_1515_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_45,
      Q => mul_reg_1515(14),
      R => '0'
    );
\mul_reg_1515_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_44,
      Q => mul_reg_1515(15),
      R => '0'
    );
\mul_reg_1515_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_43,
      Q => mul_reg_1515(16),
      R => '0'
    );
\mul_reg_1515_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_42,
      Q => mul_reg_1515(17),
      R => '0'
    );
\mul_reg_1515_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_41,
      Q => mul_reg_1515(18),
      R => '0'
    );
\mul_reg_1515_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_40,
      Q => mul_reg_1515(19),
      R => '0'
    );
\mul_reg_1515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_58,
      Q => mul_reg_1515(1),
      R => '0'
    );
\mul_reg_1515_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_39,
      Q => mul_reg_1515(20),
      R => '0'
    );
\mul_reg_1515_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_38,
      Q => mul_reg_1515(21),
      R => '0'
    );
\mul_reg_1515_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_37,
      Q => mul_reg_1515(22),
      R => '0'
    );
\mul_reg_1515_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_36,
      Q => mul_reg_1515(23),
      R => '0'
    );
\mul_reg_1515_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_35,
      Q => mul_reg_1515(24),
      R => '0'
    );
\mul_reg_1515_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_34,
      Q => mul_reg_1515(25),
      R => '0'
    );
\mul_reg_1515_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_33,
      Q => mul_reg_1515(26),
      R => '0'
    );
\mul_reg_1515_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_32,
      Q => mul_reg_1515(27),
      R => '0'
    );
\mul_reg_1515_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_31,
      Q => mul_reg_1515(28),
      R => '0'
    );
\mul_reg_1515_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_30,
      Q => mul_reg_1515(29),
      R => '0'
    );
\mul_reg_1515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_57,
      Q => mul_reg_1515(2),
      R => '0'
    );
\mul_reg_1515_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_29,
      Q => mul_reg_1515(30),
      R => '0'
    );
\mul_reg_1515_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_28,
      Q => mul_reg_1515(31),
      R => '0'
    );
\mul_reg_1515_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_27,
      Q => mul_reg_1515(32),
      R => '0'
    );
\mul_reg_1515_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_26,
      Q => mul_reg_1515(33),
      R => '0'
    );
\mul_reg_1515_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_25,
      Q => mul_reg_1515(34),
      R => '0'
    );
\mul_reg_1515_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_24,
      Q => mul_reg_1515(35),
      R => '0'
    );
\mul_reg_1515_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_23,
      Q => mul_reg_1515(36),
      R => '0'
    );
\mul_reg_1515_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_22,
      Q => mul_reg_1515(37),
      R => '0'
    );
\mul_reg_1515_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_21,
      Q => mul_reg_1515(38),
      R => '0'
    );
\mul_reg_1515_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_20,
      Q => mul_reg_1515(39),
      R => '0'
    );
\mul_reg_1515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_56,
      Q => mul_reg_1515(3),
      R => '0'
    );
\mul_reg_1515_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_19,
      Q => mul_reg_1515(40),
      R => '0'
    );
\mul_reg_1515_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_18,
      Q => mul_reg_1515(41),
      R => '0'
    );
\mul_reg_1515_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_17,
      Q => mul_reg_1515(42),
      R => '0'
    );
\mul_reg_1515_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_16,
      Q => mul_reg_1515(43),
      R => '0'
    );
\mul_reg_1515_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_15,
      Q => mul_reg_1515(44),
      R => '0'
    );
\mul_reg_1515_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_14,
      Q => mul_reg_1515(45),
      R => '0'
    );
\mul_reg_1515_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_13,
      Q => mul_reg_1515(46),
      R => '0'
    );
\mul_reg_1515_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_12,
      Q => mul_reg_1515(47),
      R => '0'
    );
\mul_reg_1515_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_11,
      Q => mul_reg_1515(48),
      R => '0'
    );
\mul_reg_1515_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_10,
      Q => mul_reg_1515(49),
      R => '0'
    );
\mul_reg_1515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_55,
      Q => mul_reg_1515(4),
      R => '0'
    );
\mul_reg_1515_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_9,
      Q => mul_reg_1515(50),
      R => '0'
    );
\mul_reg_1515_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_8,
      Q => mul_reg_1515(51),
      R => '0'
    );
\mul_reg_1515_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_7,
      Q => mul_reg_1515(52),
      R => '0'
    );
\mul_reg_1515_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_6,
      Q => mul_reg_1515(53),
      R => '0'
    );
\mul_reg_1515_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_5,
      Q => mul_reg_1515(54),
      R => '0'
    );
\mul_reg_1515_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_4,
      Q => mul_reg_1515(55),
      R => '0'
    );
\mul_reg_1515_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_3,
      Q => mul_reg_1515(56),
      R => '0'
    );
\mul_reg_1515_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_2,
      Q => mul_reg_1515(57),
      R => '0'
    );
\mul_reg_1515_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_1,
      Q => mul_reg_1515(58),
      R => '0'
    );
\mul_reg_1515_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_0,
      Q => mul_reg_1515(59),
      R => '0'
    );
\mul_reg_1515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_54,
      Q => mul_reg_1515(5),
      R => '0'
    );
\mul_reg_1515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_53,
      Q => mul_reg_1515(6),
      R => '0'
    );
\mul_reg_1515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_52,
      Q => mul_reg_1515(7),
      R => '0'
    );
\mul_reg_1515_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_51,
      Q => mul_reg_1515(8),
      R => '0'
    );
\mul_reg_1515_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_50,
      Q => mul_reg_1515(9),
      R => '0'
    );
\neg_mul1_reg_1439_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(60),
      Q => neg_mul1_reg_1439(60),
      R => '0'
    );
\neg_mul1_reg_1439_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(61),
      Q => neg_mul1_reg_1439(61),
      R => '0'
    );
\neg_mul1_reg_1439_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(62),
      Q => neg_mul1_reg_1439(62),
      R => '0'
    );
\neg_mul1_reg_1439_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(63),
      Q => neg_mul1_reg_1439(63),
      R => '0'
    );
\neg_mul1_reg_1439_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(64),
      Q => neg_mul1_reg_1439(64),
      R => '0'
    );
\neg_mul1_reg_1439_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(65),
      Q => neg_mul1_reg_1439(65),
      R => '0'
    );
\neg_mul1_reg_1439_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(66),
      Q => neg_mul1_reg_1439(66),
      R => '0'
    );
\neg_mul1_reg_1439_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(67),
      Q => neg_mul1_reg_1439(67),
      R => '0'
    );
\neg_mul1_reg_1439_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(68),
      Q => neg_mul1_reg_1439(68),
      R => '0'
    );
\neg_mul1_reg_1439_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(69),
      Q => neg_mul1_reg_1439(69),
      R => '0'
    );
\neg_mul1_reg_1439_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(70),
      Q => neg_mul1_reg_1439(70),
      R => '0'
    );
\neg_mul1_reg_1439_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(71),
      Q => neg_mul1_reg_1439(71),
      R => '0'
    );
\neg_mul1_reg_1439_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(72),
      Q => neg_mul1_reg_1439(72),
      R => '0'
    );
\neg_mul1_reg_1439_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(73),
      Q => neg_mul1_reg_1439(73),
      R => '0'
    );
\neg_mul1_reg_1439_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(74),
      Q => neg_mul1_reg_1439(74),
      R => '0'
    );
\neg_mul1_reg_1439_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(75),
      Q => neg_mul1_reg_1439(75),
      R => '0'
    );
\neg_mul1_reg_1439_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(76),
      Q => neg_mul1_reg_1439(76),
      R => '0'
    );
\neg_mul1_reg_1439_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(77),
      Q => neg_mul1_reg_1439(77),
      R => '0'
    );
\neg_mul1_reg_1439_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(78),
      Q => neg_mul1_reg_1439(78),
      R => '0'
    );
\neg_mul1_reg_1439_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(79),
      Q => neg_mul1_reg_1439(79),
      R => '0'
    );
\neg_mul1_reg_1439_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(80),
      Q => neg_mul1_reg_1439(80),
      R => '0'
    );
\neg_mul1_reg_1439_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(81),
      Q => neg_mul1_reg_1439(81),
      R => '0'
    );
\neg_mul1_reg_1439_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(82),
      Q => neg_mul1_reg_1439(82),
      R => '0'
    );
\neg_mul1_reg_1439_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(83),
      Q => neg_mul1_reg_1439(83),
      R => '0'
    );
\neg_mul1_reg_1439_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(84),
      Q => neg_mul1_reg_1439(84),
      R => '0'
    );
\neg_mul1_reg_1439_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(85),
      Q => neg_mul1_reg_1439(85),
      R => '0'
    );
\neg_mul1_reg_1439_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(86),
      Q => neg_mul1_reg_1439(86),
      R => '0'
    );
\neg_mul1_reg_1439_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul1_reg_14390,
      D => grp_fu_533_p2(87),
      Q => neg_mul1_reg_1439(87),
      R => '0'
    );
\neg_mul2_reg_1409_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(60),
      Q => neg_mul2_reg_1409(60),
      R => '0'
    );
\neg_mul2_reg_1409_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(61),
      Q => neg_mul2_reg_1409(61),
      R => '0'
    );
\neg_mul2_reg_1409_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(62),
      Q => neg_mul2_reg_1409(62),
      R => '0'
    );
\neg_mul2_reg_1409_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(63),
      Q => neg_mul2_reg_1409(63),
      R => '0'
    );
\neg_mul2_reg_1409_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(64),
      Q => neg_mul2_reg_1409(64),
      R => '0'
    );
\neg_mul2_reg_1409_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(65),
      Q => neg_mul2_reg_1409(65),
      R => '0'
    );
\neg_mul2_reg_1409_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(66),
      Q => neg_mul2_reg_1409(66),
      R => '0'
    );
\neg_mul2_reg_1409_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(67),
      Q => neg_mul2_reg_1409(67),
      R => '0'
    );
\neg_mul2_reg_1409_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(68),
      Q => neg_mul2_reg_1409(68),
      R => '0'
    );
\neg_mul2_reg_1409_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(69),
      Q => neg_mul2_reg_1409(69),
      R => '0'
    );
\neg_mul2_reg_1409_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(70),
      Q => neg_mul2_reg_1409(70),
      R => '0'
    );
\neg_mul2_reg_1409_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(71),
      Q => neg_mul2_reg_1409(71),
      R => '0'
    );
\neg_mul2_reg_1409_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(72),
      Q => neg_mul2_reg_1409(72),
      R => '0'
    );
\neg_mul2_reg_1409_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(73),
      Q => neg_mul2_reg_1409(73),
      R => '0'
    );
\neg_mul2_reg_1409_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(74),
      Q => neg_mul2_reg_1409(74),
      R => '0'
    );
\neg_mul2_reg_1409_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(75),
      Q => neg_mul2_reg_1409(75),
      R => '0'
    );
\neg_mul2_reg_1409_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(76),
      Q => neg_mul2_reg_1409(76),
      R => '0'
    );
\neg_mul2_reg_1409_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(77),
      Q => neg_mul2_reg_1409(77),
      R => '0'
    );
\neg_mul2_reg_1409_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(78),
      Q => neg_mul2_reg_1409(78),
      R => '0'
    );
\neg_mul2_reg_1409_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(79),
      Q => neg_mul2_reg_1409(79),
      R => '0'
    );
\neg_mul2_reg_1409_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(80),
      Q => neg_mul2_reg_1409(80),
      R => '0'
    );
\neg_mul2_reg_1409_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(81),
      Q => neg_mul2_reg_1409(81),
      R => '0'
    );
\neg_mul2_reg_1409_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(82),
      Q => neg_mul2_reg_1409(82),
      R => '0'
    );
\neg_mul2_reg_1409_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(83),
      Q => neg_mul2_reg_1409(83),
      R => '0'
    );
\neg_mul2_reg_1409_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(84),
      Q => neg_mul2_reg_1409(84),
      R => '0'
    );
\neg_mul2_reg_1409_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(85),
      Q => neg_mul2_reg_1409(85),
      R => '0'
    );
\neg_mul2_reg_1409_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul2_reg_14090,
      D => grp_fu_503_p2(86),
      Q => neg_mul2_reg_1409(86),
      R => '0'
    );
\neg_mul3_reg_1499_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(60),
      Q => neg_mul3_reg_1499(60),
      R => '0'
    );
\neg_mul3_reg_1499_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(61),
      Q => neg_mul3_reg_1499(61),
      R => '0'
    );
\neg_mul3_reg_1499_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(62),
      Q => neg_mul3_reg_1499(62),
      R => '0'
    );
\neg_mul3_reg_1499_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(63),
      Q => neg_mul3_reg_1499(63),
      R => '0'
    );
\neg_mul3_reg_1499_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(64),
      Q => neg_mul3_reg_1499(64),
      R => '0'
    );
\neg_mul3_reg_1499_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(65),
      Q => neg_mul3_reg_1499(65),
      R => '0'
    );
\neg_mul3_reg_1499_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(66),
      Q => neg_mul3_reg_1499(66),
      R => '0'
    );
\neg_mul3_reg_1499_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(67),
      Q => neg_mul3_reg_1499(67),
      R => '0'
    );
\neg_mul3_reg_1499_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(68),
      Q => neg_mul3_reg_1499(68),
      R => '0'
    );
\neg_mul3_reg_1499_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(69),
      Q => neg_mul3_reg_1499(69),
      R => '0'
    );
\neg_mul3_reg_1499_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(70),
      Q => neg_mul3_reg_1499(70),
      R => '0'
    );
\neg_mul3_reg_1499_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(71),
      Q => neg_mul3_reg_1499(71),
      R => '0'
    );
\neg_mul3_reg_1499_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(72),
      Q => neg_mul3_reg_1499(72),
      R => '0'
    );
\neg_mul3_reg_1499_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(73),
      Q => neg_mul3_reg_1499(73),
      R => '0'
    );
\neg_mul3_reg_1499_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(74),
      Q => neg_mul3_reg_1499(74),
      R => '0'
    );
\neg_mul3_reg_1499_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(75),
      Q => neg_mul3_reg_1499(75),
      R => '0'
    );
\neg_mul3_reg_1499_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(76),
      Q => neg_mul3_reg_1499(76),
      R => '0'
    );
\neg_mul3_reg_1499_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(77),
      Q => neg_mul3_reg_1499(77),
      R => '0'
    );
\neg_mul3_reg_1499_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(78),
      Q => neg_mul3_reg_1499(78),
      R => '0'
    );
\neg_mul3_reg_1499_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(79),
      Q => neg_mul3_reg_1499(79),
      R => '0'
    );
\neg_mul3_reg_1499_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(80),
      Q => neg_mul3_reg_1499(80),
      R => '0'
    );
\neg_mul3_reg_1499_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(81),
      Q => neg_mul3_reg_1499(81),
      R => '0'
    );
\neg_mul3_reg_1499_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(82),
      Q => neg_mul3_reg_1499(82),
      R => '0'
    );
\neg_mul3_reg_1499_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(83),
      Q => neg_mul3_reg_1499(83),
      R => '0'
    );
\neg_mul3_reg_1499_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(84),
      Q => neg_mul3_reg_1499(84),
      R => '0'
    );
\neg_mul3_reg_1499_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(85),
      Q => neg_mul3_reg_1499(85),
      R => '0'
    );
\neg_mul3_reg_1499_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(86),
      Q => neg_mul3_reg_1499(86),
      R => '0'
    );
\neg_mul3_reg_1499_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul3_reg_14990,
      D => grp_fu_613_p2(87),
      Q => neg_mul3_reg_1499(87),
      R => '0'
    );
\neg_mul4_reg_1434_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(60),
      Q => neg_mul4_reg_1434(60),
      R => '0'
    );
\neg_mul4_reg_1434_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(61),
      Q => neg_mul4_reg_1434(61),
      R => '0'
    );
\neg_mul4_reg_1434_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(62),
      Q => neg_mul4_reg_1434(62),
      R => '0'
    );
\neg_mul4_reg_1434_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(63),
      Q => neg_mul4_reg_1434(63),
      R => '0'
    );
\neg_mul4_reg_1434_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(64),
      Q => neg_mul4_reg_1434(64),
      R => '0'
    );
\neg_mul4_reg_1434_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(65),
      Q => neg_mul4_reg_1434(65),
      R => '0'
    );
\neg_mul4_reg_1434_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(66),
      Q => neg_mul4_reg_1434(66),
      R => '0'
    );
\neg_mul4_reg_1434_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(67),
      Q => neg_mul4_reg_1434(67),
      R => '0'
    );
\neg_mul4_reg_1434_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(68),
      Q => neg_mul4_reg_1434(68),
      R => '0'
    );
\neg_mul4_reg_1434_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(69),
      Q => neg_mul4_reg_1434(69),
      R => '0'
    );
\neg_mul4_reg_1434_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(70),
      Q => neg_mul4_reg_1434(70),
      R => '0'
    );
\neg_mul4_reg_1434_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(71),
      Q => neg_mul4_reg_1434(71),
      R => '0'
    );
\neg_mul4_reg_1434_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(72),
      Q => neg_mul4_reg_1434(72),
      R => '0'
    );
\neg_mul4_reg_1434_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(73),
      Q => neg_mul4_reg_1434(73),
      R => '0'
    );
\neg_mul4_reg_1434_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(74),
      Q => neg_mul4_reg_1434(74),
      R => '0'
    );
\neg_mul4_reg_1434_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(75),
      Q => neg_mul4_reg_1434(75),
      R => '0'
    );
\neg_mul4_reg_1434_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(76),
      Q => neg_mul4_reg_1434(76),
      R => '0'
    );
\neg_mul4_reg_1434_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(77),
      Q => neg_mul4_reg_1434(77),
      R => '0'
    );
\neg_mul4_reg_1434_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(78),
      Q => neg_mul4_reg_1434(78),
      R => '0'
    );
\neg_mul4_reg_1434_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(79),
      Q => neg_mul4_reg_1434(79),
      R => '0'
    );
\neg_mul4_reg_1434_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(80),
      Q => neg_mul4_reg_1434(80),
      R => '0'
    );
\neg_mul4_reg_1434_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(81),
      Q => neg_mul4_reg_1434(81),
      R => '0'
    );
\neg_mul4_reg_1434_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(82),
      Q => neg_mul4_reg_1434(82),
      R => '0'
    );
\neg_mul4_reg_1434_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(83),
      Q => neg_mul4_reg_1434(83),
      R => '0'
    );
\neg_mul4_reg_1434_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(84),
      Q => neg_mul4_reg_1434(84),
      R => '0'
    );
\neg_mul4_reg_1434_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(85),
      Q => neg_mul4_reg_1434(85),
      R => '0'
    );
\neg_mul4_reg_1434_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(86),
      Q => neg_mul4_reg_1434(86),
      R => '0'
    );
\neg_mul4_reg_1434_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul4_reg_14340,
      D => grp_fu_528_p2(87),
      Q => neg_mul4_reg_1434(87),
      R => '0'
    );
\neg_mul5_reg_1551_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(60),
      Q => neg_mul5_reg_1551(60),
      R => '0'
    );
\neg_mul5_reg_1551_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(61),
      Q => neg_mul5_reg_1551(61),
      R => '0'
    );
\neg_mul5_reg_1551_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(62),
      Q => neg_mul5_reg_1551(62),
      R => '0'
    );
\neg_mul5_reg_1551_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(63),
      Q => neg_mul5_reg_1551(63),
      R => '0'
    );
\neg_mul5_reg_1551_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(64),
      Q => neg_mul5_reg_1551(64),
      R => '0'
    );
\neg_mul5_reg_1551_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(65),
      Q => neg_mul5_reg_1551(65),
      R => '0'
    );
\neg_mul5_reg_1551_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(66),
      Q => neg_mul5_reg_1551(66),
      R => '0'
    );
\neg_mul5_reg_1551_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(67),
      Q => neg_mul5_reg_1551(67),
      R => '0'
    );
\neg_mul5_reg_1551_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(68),
      Q => neg_mul5_reg_1551(68),
      R => '0'
    );
\neg_mul5_reg_1551_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(69),
      Q => neg_mul5_reg_1551(69),
      R => '0'
    );
\neg_mul5_reg_1551_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(70),
      Q => neg_mul5_reg_1551(70),
      R => '0'
    );
\neg_mul5_reg_1551_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(71),
      Q => neg_mul5_reg_1551(71),
      R => '0'
    );
\neg_mul5_reg_1551_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(72),
      Q => neg_mul5_reg_1551(72),
      R => '0'
    );
\neg_mul5_reg_1551_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(73),
      Q => neg_mul5_reg_1551(73),
      R => '0'
    );
\neg_mul5_reg_1551_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(74),
      Q => neg_mul5_reg_1551(74),
      R => '0'
    );
\neg_mul5_reg_1551_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(75),
      Q => neg_mul5_reg_1551(75),
      R => '0'
    );
\neg_mul5_reg_1551_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(76),
      Q => neg_mul5_reg_1551(76),
      R => '0'
    );
\neg_mul5_reg_1551_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(77),
      Q => neg_mul5_reg_1551(77),
      R => '0'
    );
\neg_mul5_reg_1551_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(78),
      Q => neg_mul5_reg_1551(78),
      R => '0'
    );
\neg_mul5_reg_1551_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(79),
      Q => neg_mul5_reg_1551(79),
      R => '0'
    );
\neg_mul5_reg_1551_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(80),
      Q => neg_mul5_reg_1551(80),
      R => '0'
    );
\neg_mul5_reg_1551_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(81),
      Q => neg_mul5_reg_1551(81),
      R => '0'
    );
\neg_mul5_reg_1551_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(82),
      Q => neg_mul5_reg_1551(82),
      R => '0'
    );
\neg_mul5_reg_1551_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(83),
      Q => neg_mul5_reg_1551(83),
      R => '0'
    );
\neg_mul5_reg_1551_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(84),
      Q => neg_mul5_reg_1551(84),
      R => '0'
    );
\neg_mul5_reg_1551_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(85),
      Q => neg_mul5_reg_1551(85),
      R => '0'
    );
\neg_mul5_reg_1551_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(86),
      Q => neg_mul5_reg_1551(86),
      R => '0'
    );
\neg_mul5_reg_1551_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul5_reg_15510,
      D => grp_fu_691_p2(87),
      Q => neg_mul5_reg_1551(87),
      R => '0'
    );
\neg_mul_reg_1592_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(60),
      Q => neg_mul_reg_1592(60),
      R => '0'
    );
\neg_mul_reg_1592_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(61),
      Q => neg_mul_reg_1592(61),
      R => '0'
    );
\neg_mul_reg_1592_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(62),
      Q => neg_mul_reg_1592(62),
      R => '0'
    );
\neg_mul_reg_1592_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(63),
      Q => neg_mul_reg_1592(63),
      R => '0'
    );
\neg_mul_reg_1592_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(64),
      Q => neg_mul_reg_1592(64),
      R => '0'
    );
\neg_mul_reg_1592_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(65),
      Q => neg_mul_reg_1592(65),
      R => '0'
    );
\neg_mul_reg_1592_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(66),
      Q => neg_mul_reg_1592(66),
      R => '0'
    );
\neg_mul_reg_1592_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(67),
      Q => neg_mul_reg_1592(67),
      R => '0'
    );
\neg_mul_reg_1592_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(68),
      Q => neg_mul_reg_1592(68),
      R => '0'
    );
\neg_mul_reg_1592_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(69),
      Q => neg_mul_reg_1592(69),
      R => '0'
    );
\neg_mul_reg_1592_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(70),
      Q => neg_mul_reg_1592(70),
      R => '0'
    );
\neg_mul_reg_1592_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(71),
      Q => neg_mul_reg_1592(71),
      R => '0'
    );
\neg_mul_reg_1592_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(72),
      Q => neg_mul_reg_1592(72),
      R => '0'
    );
\neg_mul_reg_1592_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(73),
      Q => neg_mul_reg_1592(73),
      R => '0'
    );
\neg_mul_reg_1592_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(74),
      Q => neg_mul_reg_1592(74),
      R => '0'
    );
\neg_mul_reg_1592_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(75),
      Q => neg_mul_reg_1592(75),
      R => '0'
    );
\neg_mul_reg_1592_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(76),
      Q => neg_mul_reg_1592(76),
      R => '0'
    );
\neg_mul_reg_1592_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(77),
      Q => neg_mul_reg_1592(77),
      R => '0'
    );
\neg_mul_reg_1592_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(78),
      Q => neg_mul_reg_1592(78),
      R => '0'
    );
\neg_mul_reg_1592_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(79),
      Q => neg_mul_reg_1592(79),
      R => '0'
    );
\neg_mul_reg_1592_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(80),
      Q => neg_mul_reg_1592(80),
      R => '0'
    );
\neg_mul_reg_1592_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(81),
      Q => neg_mul_reg_1592(81),
      R => '0'
    );
\neg_mul_reg_1592_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(82),
      Q => neg_mul_reg_1592(82),
      R => '0'
    );
\neg_mul_reg_1592_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(83),
      Q => neg_mul_reg_1592(83),
      R => '0'
    );
\neg_mul_reg_1592_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(84),
      Q => neg_mul_reg_1592(84),
      R => '0'
    );
\neg_mul_reg_1592_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(85),
      Q => neg_mul_reg_1592(85),
      R => '0'
    );
\neg_mul_reg_1592_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(86),
      Q => neg_mul_reg_1592(86),
      R => '0'
    );
\neg_mul_reg_1592_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_mul_reg_15920,
      D => grp_fu_827_p2(87),
      Q => neg_mul_reg_1592(87),
      R => '0'
    );
\neg_ti1_reg_1489[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(69),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(9),
      O => \neg_ti1_reg_1489[15]_i_10_n_0\
    );
\neg_ti1_reg_1489[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(68),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(8),
      O => \neg_ti1_reg_1489[15]_i_11_n_0\
    );
\neg_ti1_reg_1489[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(67),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(7),
      O => \neg_ti1_reg_1489[15]_i_13_n_0\
    );
\neg_ti1_reg_1489[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(66),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(6),
      O => \neg_ti1_reg_1489[15]_i_14_n_0\
    );
\neg_ti1_reg_1489[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(65),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(5),
      O => \neg_ti1_reg_1489[15]_i_15_n_0\
    );
\neg_ti1_reg_1489[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(64),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(4),
      O => \neg_ti1_reg_1489[15]_i_16_n_0\
    );
\neg_ti1_reg_1489[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(63),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(3),
      O => \neg_ti1_reg_1489[15]_i_17_n_0\
    );
\neg_ti1_reg_1489[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(62),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(2),
      O => \neg_ti1_reg_1489[15]_i_18_n_0\
    );
\neg_ti1_reg_1489[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(61),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(1),
      O => \neg_ti1_reg_1489[15]_i_19_n_0\
    );
\neg_ti1_reg_1489[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul1_reg_1439(60),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(0),
      O => tmp_6_fu_673_p3(0)
    );
\neg_ti1_reg_1489[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(75),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(15),
      O => \neg_ti1_reg_1489[15]_i_3_n_0\
    );
\neg_ti1_reg_1489[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(74),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(14),
      O => \neg_ti1_reg_1489[15]_i_4_n_0\
    );
\neg_ti1_reg_1489[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(73),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(13),
      O => \neg_ti1_reg_1489[15]_i_5_n_0\
    );
\neg_ti1_reg_1489[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(72),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(12),
      O => \neg_ti1_reg_1489[15]_i_6_n_0\
    );
\neg_ti1_reg_1489[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(71),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(11),
      O => \neg_ti1_reg_1489[15]_i_8_n_0\
    );
\neg_ti1_reg_1489[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(70),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(10),
      O => \neg_ti1_reg_1489[15]_i_9_n_0\
    );
\neg_ti1_reg_1489[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(79),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(19),
      O => \neg_ti1_reg_1489[19]_i_2_n_0\
    );
\neg_ti1_reg_1489[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(78),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(18),
      O => \neg_ti1_reg_1489[19]_i_3_n_0\
    );
\neg_ti1_reg_1489[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(77),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(17),
      O => \neg_ti1_reg_1489[19]_i_4_n_0\
    );
\neg_ti1_reg_1489[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(76),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(16),
      O => \neg_ti1_reg_1489[19]_i_5_n_0\
    );
\neg_ti1_reg_1489[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(83),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(23),
      O => \neg_ti1_reg_1489[23]_i_2_n_0\
    );
\neg_ti1_reg_1489[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(82),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(22),
      O => \neg_ti1_reg_1489[23]_i_3_n_0\
    );
\neg_ti1_reg_1489[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(81),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(21),
      O => \neg_ti1_reg_1489[23]_i_4_n_0\
    );
\neg_ti1_reg_1489[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(80),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(20),
      O => \neg_ti1_reg_1489[23]_i_5_n_0\
    );
\neg_ti1_reg_1489[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(87),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(27),
      O => \neg_ti1_reg_1489[27]_i_2_n_0\
    );
\neg_ti1_reg_1489[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(86),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(26),
      O => \neg_ti1_reg_1489[27]_i_3_n_0\
    );
\neg_ti1_reg_1489[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(85),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(25),
      O => \neg_ti1_reg_1489[27]_i_4_n_0\
    );
\neg_ti1_reg_1489[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(84),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(24),
      O => \neg_ti1_reg_1489[27]_i_5_n_0\
    );
\neg_ti1_reg_1489[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul1_reg_1439(87),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => tmp_49_reg_1404(27),
      O => \neg_ti1_reg_1489[28]_i_3_n_0\
    );
\neg_ti1_reg_1489_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[15]_i_1_n_6\,
      Q => neg_ti1_reg_1489(13),
      R => '0'
    );
\neg_ti1_reg_1489_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[15]_i_1_n_5\,
      Q => neg_ti1_reg_1489(14),
      R => '0'
    );
\neg_ti1_reg_1489_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[15]_i_1_n_4\,
      Q => neg_ti1_reg_1489(15),
      R => '0'
    );
\neg_ti1_reg_1489_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti1_reg_1489_reg[15]_i_1_n_4\,
      O(2) => \neg_ti1_reg_1489_reg[15]_i_1_n_5\,
      O(1) => \neg_ti1_reg_1489_reg[15]_i_1_n_6\,
      O(0) => \NLW_neg_ti1_reg_1489_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \neg_ti1_reg_1489[15]_i_3_n_0\,
      S(2) => \neg_ti1_reg_1489[15]_i_4_n_0\,
      S(1) => \neg_ti1_reg_1489[15]_i_5_n_0\,
      S(0) => \neg_ti1_reg_1489[15]_i_6_n_0\
    );
\neg_ti1_reg_1489_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti1_reg_1489_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti1_reg_1489_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti1_reg_1489[15]_i_17_n_0\,
      S(2) => \neg_ti1_reg_1489[15]_i_18_n_0\,
      S(1) => \neg_ti1_reg_1489[15]_i_19_n_0\,
      S(0) => tmp_6_fu_673_p3(0)
    );
\neg_ti1_reg_1489_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti1_reg_1489_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti1_reg_1489[15]_i_8_n_0\,
      S(2) => \neg_ti1_reg_1489[15]_i_9_n_0\,
      S(1) => \neg_ti1_reg_1489[15]_i_10_n_0\,
      S(0) => \neg_ti1_reg_1489[15]_i_11_n_0\
    );
\neg_ti1_reg_1489_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti1_reg_1489_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti1_reg_1489[15]_i_13_n_0\,
      S(2) => \neg_ti1_reg_1489[15]_i_14_n_0\,
      S(1) => \neg_ti1_reg_1489[15]_i_15_n_0\,
      S(0) => \neg_ti1_reg_1489[15]_i_16_n_0\
    );
\neg_ti1_reg_1489_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[19]_i_1_n_7\,
      Q => neg_ti1_reg_1489(16),
      R => '0'
    );
\neg_ti1_reg_1489_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[19]_i_1_n_6\,
      Q => neg_ti1_reg_1489(17),
      R => '0'
    );
\neg_ti1_reg_1489_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[19]_i_1_n_5\,
      Q => neg_ti1_reg_1489(18),
      R => '0'
    );
\neg_ti1_reg_1489_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[19]_i_1_n_4\,
      Q => neg_ti1_reg_1489(19),
      R => '0'
    );
\neg_ti1_reg_1489_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti1_reg_1489_reg[19]_i_1_n_4\,
      O(2) => \neg_ti1_reg_1489_reg[19]_i_1_n_5\,
      O(1) => \neg_ti1_reg_1489_reg[19]_i_1_n_6\,
      O(0) => \neg_ti1_reg_1489_reg[19]_i_1_n_7\,
      S(3) => \neg_ti1_reg_1489[19]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1489[19]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1489[19]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1489[19]_i_5_n_0\
    );
\neg_ti1_reg_1489_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[23]_i_1_n_7\,
      Q => neg_ti1_reg_1489(20),
      R => '0'
    );
\neg_ti1_reg_1489_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[23]_i_1_n_6\,
      Q => neg_ti1_reg_1489(21),
      R => '0'
    );
\neg_ti1_reg_1489_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[23]_i_1_n_5\,
      Q => neg_ti1_reg_1489(22),
      R => '0'
    );
\neg_ti1_reg_1489_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[23]_i_1_n_4\,
      Q => neg_ti1_reg_1489(23),
      R => '0'
    );
\neg_ti1_reg_1489_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti1_reg_1489_reg[23]_i_1_n_4\,
      O(2) => \neg_ti1_reg_1489_reg[23]_i_1_n_5\,
      O(1) => \neg_ti1_reg_1489_reg[23]_i_1_n_6\,
      O(0) => \neg_ti1_reg_1489_reg[23]_i_1_n_7\,
      S(3) => \neg_ti1_reg_1489[23]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1489[23]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1489[23]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1489[23]_i_5_n_0\
    );
\neg_ti1_reg_1489_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[27]_i_1_n_7\,
      Q => neg_ti1_reg_1489(24),
      R => '0'
    );
\neg_ti1_reg_1489_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[27]_i_1_n_6\,
      Q => neg_ti1_reg_1489(25),
      R => '0'
    );
\neg_ti1_reg_1489_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[27]_i_1_n_5\,
      Q => neg_ti1_reg_1489(26),
      R => '0'
    );
\neg_ti1_reg_1489_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[27]_i_1_n_4\,
      Q => neg_ti1_reg_1489(27),
      R => '0'
    );
\neg_ti1_reg_1489_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1489_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1489_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1489_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1489_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti1_reg_1489_reg[27]_i_1_n_4\,
      O(2) => \neg_ti1_reg_1489_reg[27]_i_1_n_5\,
      O(1) => \neg_ti1_reg_1489_reg[27]_i_1_n_6\,
      O(0) => \neg_ti1_reg_1489_reg[27]_i_1_n_7\,
      S(3) => \neg_ti1_reg_1489[27]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1489[27]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1489[27]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1489[27]_i_5_n_0\
    );
\neg_ti1_reg_1489_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_14890,
      D => \neg_ti1_reg_1489_reg[28]_i_2_n_7\,
      Q => neg_ti1_reg_1489(28),
      R => '0'
    );
\neg_ti1_reg_1489_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1489_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti1_reg_1489_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti1_reg_1489_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti1_reg_1489_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti1_reg_1489[28]_i_3_n_0\
    );
\neg_ti2_reg_1419[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(69),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(9),
      O => \neg_ti2_reg_1419[15]_i_10_n_0\
    );
\neg_ti2_reg_1419[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(68),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(8),
      O => \neg_ti2_reg_1419[15]_i_11_n_0\
    );
\neg_ti2_reg_1419[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(67),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(7),
      O => \neg_ti2_reg_1419[15]_i_13_n_0\
    );
\neg_ti2_reg_1419[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(66),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(6),
      O => \neg_ti2_reg_1419[15]_i_14_n_0\
    );
\neg_ti2_reg_1419[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(65),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(5),
      O => \neg_ti2_reg_1419[15]_i_15_n_0\
    );
\neg_ti2_reg_1419[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(64),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(4),
      O => \neg_ti2_reg_1419[15]_i_16_n_0\
    );
\neg_ti2_reg_1419[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(63),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(3),
      O => \neg_ti2_reg_1419[15]_i_17_n_0\
    );
\neg_ti2_reg_1419[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(62),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(2),
      O => \neg_ti2_reg_1419[15]_i_18_n_0\
    );
\neg_ti2_reg_1419[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(61),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(1),
      O => \neg_ti2_reg_1419[15]_i_19_n_0\
    );
\neg_ti2_reg_1419[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul2_reg_1409(60),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(0),
      O => tmp_22_fu_554_p3(0)
    );
\neg_ti2_reg_1419[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(75),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(15),
      O => \neg_ti2_reg_1419[15]_i_3_n_0\
    );
\neg_ti2_reg_1419[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(74),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(14),
      O => \neg_ti2_reg_1419[15]_i_4_n_0\
    );
\neg_ti2_reg_1419[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(73),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(13),
      O => \neg_ti2_reg_1419[15]_i_5_n_0\
    );
\neg_ti2_reg_1419[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(72),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(12),
      O => \neg_ti2_reg_1419[15]_i_6_n_0\
    );
\neg_ti2_reg_1419[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(71),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(11),
      O => \neg_ti2_reg_1419[15]_i_8_n_0\
    );
\neg_ti2_reg_1419[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(70),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(10),
      O => \neg_ti2_reg_1419[15]_i_9_n_0\
    );
\neg_ti2_reg_1419[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(79),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(19),
      O => \neg_ti2_reg_1419[19]_i_2_n_0\
    );
\neg_ti2_reg_1419[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(78),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(18),
      O => \neg_ti2_reg_1419[19]_i_3_n_0\
    );
\neg_ti2_reg_1419[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(77),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(17),
      O => \neg_ti2_reg_1419[19]_i_4_n_0\
    );
\neg_ti2_reg_1419[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(76),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(16),
      O => \neg_ti2_reg_1419[19]_i_5_n_0\
    );
\neg_ti2_reg_1419[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(83),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(23),
      O => \neg_ti2_reg_1419[23]_i_2_n_0\
    );
\neg_ti2_reg_1419[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(82),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(22),
      O => \neg_ti2_reg_1419[23]_i_3_n_0\
    );
\neg_ti2_reg_1419[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(81),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(21),
      O => \neg_ti2_reg_1419[23]_i_4_n_0\
    );
\neg_ti2_reg_1419[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(80),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(20),
      O => \neg_ti2_reg_1419[23]_i_5_n_0\
    );
\neg_ti2_reg_1419[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(86),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(26),
      O => \neg_ti2_reg_1419[27]_i_2_n_0\
    );
\neg_ti2_reg_1419[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(86),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(26),
      O => \neg_ti2_reg_1419[27]_i_3_n_0\
    );
\neg_ti2_reg_1419[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(85),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(25),
      O => \neg_ti2_reg_1419[27]_i_4_n_0\
    );
\neg_ti2_reg_1419[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(84),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(24),
      O => \neg_ti2_reg_1419[27]_i_5_n_0\
    );
\neg_ti2_reg_1419[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul2_reg_1409(86),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_53_reg_1384(26),
      O => \neg_ti2_reg_1419[28]_i_3_n_0\
    );
\neg_ti2_reg_1419_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[15]_i_1_n_7\,
      Q => neg_ti2_reg_1419(12),
      R => '0'
    );
\neg_ti2_reg_1419_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[15]_i_1_n_6\,
      Q => neg_ti2_reg_1419(13),
      R => '0'
    );
\neg_ti2_reg_1419_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[15]_i_1_n_5\,
      Q => neg_ti2_reg_1419(14),
      R => '0'
    );
\neg_ti2_reg_1419_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[15]_i_1_n_4\,
      Q => neg_ti2_reg_1419(15),
      R => '0'
    );
\neg_ti2_reg_1419_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti2_reg_1419_reg[15]_i_1_n_4\,
      O(2) => \neg_ti2_reg_1419_reg[15]_i_1_n_5\,
      O(1) => \neg_ti2_reg_1419_reg[15]_i_1_n_6\,
      O(0) => \neg_ti2_reg_1419_reg[15]_i_1_n_7\,
      S(3) => \neg_ti2_reg_1419[15]_i_3_n_0\,
      S(2) => \neg_ti2_reg_1419[15]_i_4_n_0\,
      S(1) => \neg_ti2_reg_1419[15]_i_5_n_0\,
      S(0) => \neg_ti2_reg_1419[15]_i_6_n_0\
    );
\neg_ti2_reg_1419_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti2_reg_1419_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti2_reg_1419_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti2_reg_1419[15]_i_17_n_0\,
      S(2) => \neg_ti2_reg_1419[15]_i_18_n_0\,
      S(1) => \neg_ti2_reg_1419[15]_i_19_n_0\,
      S(0) => tmp_22_fu_554_p3(0)
    );
\neg_ti2_reg_1419_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti2_reg_1419_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti2_reg_1419[15]_i_8_n_0\,
      S(2) => \neg_ti2_reg_1419[15]_i_9_n_0\,
      S(1) => \neg_ti2_reg_1419[15]_i_10_n_0\,
      S(0) => \neg_ti2_reg_1419[15]_i_11_n_0\
    );
\neg_ti2_reg_1419_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti2_reg_1419_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti2_reg_1419[15]_i_13_n_0\,
      S(2) => \neg_ti2_reg_1419[15]_i_14_n_0\,
      S(1) => \neg_ti2_reg_1419[15]_i_15_n_0\,
      S(0) => \neg_ti2_reg_1419[15]_i_16_n_0\
    );
\neg_ti2_reg_1419_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[19]_i_1_n_7\,
      Q => neg_ti2_reg_1419(16),
      R => '0'
    );
\neg_ti2_reg_1419_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[19]_i_1_n_6\,
      Q => neg_ti2_reg_1419(17),
      R => '0'
    );
\neg_ti2_reg_1419_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[19]_i_1_n_5\,
      Q => neg_ti2_reg_1419(18),
      R => '0'
    );
\neg_ti2_reg_1419_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[19]_i_1_n_4\,
      Q => neg_ti2_reg_1419(19),
      R => '0'
    );
\neg_ti2_reg_1419_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti2_reg_1419_reg[19]_i_1_n_4\,
      O(2) => \neg_ti2_reg_1419_reg[19]_i_1_n_5\,
      O(1) => \neg_ti2_reg_1419_reg[19]_i_1_n_6\,
      O(0) => \neg_ti2_reg_1419_reg[19]_i_1_n_7\,
      S(3) => \neg_ti2_reg_1419[19]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1419[19]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1419[19]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1419[19]_i_5_n_0\
    );
\neg_ti2_reg_1419_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[23]_i_1_n_7\,
      Q => neg_ti2_reg_1419(20),
      R => '0'
    );
\neg_ti2_reg_1419_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[23]_i_1_n_6\,
      Q => neg_ti2_reg_1419(21),
      R => '0'
    );
\neg_ti2_reg_1419_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[23]_i_1_n_5\,
      Q => neg_ti2_reg_1419(22),
      R => '0'
    );
\neg_ti2_reg_1419_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[23]_i_1_n_4\,
      Q => neg_ti2_reg_1419(23),
      R => '0'
    );
\neg_ti2_reg_1419_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti2_reg_1419_reg[23]_i_1_n_4\,
      O(2) => \neg_ti2_reg_1419_reg[23]_i_1_n_5\,
      O(1) => \neg_ti2_reg_1419_reg[23]_i_1_n_6\,
      O(0) => \neg_ti2_reg_1419_reg[23]_i_1_n_7\,
      S(3) => \neg_ti2_reg_1419[23]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1419[23]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1419[23]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1419[23]_i_5_n_0\
    );
\neg_ti2_reg_1419_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[27]_i_1_n_7\,
      Q => neg_ti2_reg_1419(24),
      R => '0'
    );
\neg_ti2_reg_1419_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[27]_i_1_n_6\,
      Q => neg_ti2_reg_1419(25),
      R => '0'
    );
\neg_ti2_reg_1419_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[27]_i_1_n_5\,
      Q => neg_ti2_reg_1419(26),
      R => '0'
    );
\neg_ti2_reg_1419_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[27]_i_1_n_4\,
      Q => neg_ti2_reg_1419(27),
      R => '0'
    );
\neg_ti2_reg_1419_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1419_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1419_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1419_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1419_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti2_reg_1419_reg[27]_i_1_n_4\,
      O(2) => \neg_ti2_reg_1419_reg[27]_i_1_n_5\,
      O(1) => \neg_ti2_reg_1419_reg[27]_i_1_n_6\,
      O(0) => \neg_ti2_reg_1419_reg[27]_i_1_n_7\,
      S(3) => \neg_ti2_reg_1419[27]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1419[27]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1419[27]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1419[27]_i_5_n_0\
    );
\neg_ti2_reg_1419_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_14190,
      D => \neg_ti2_reg_1419_reg[28]_i_2_n_7\,
      Q => neg_ti2_reg_1419(28),
      R => '0'
    );
\neg_ti2_reg_1419_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1419_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti2_reg_1419_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti2_reg_1419_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti2_reg_1419_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti2_reg_1419[28]_i_3_n_0\
    );
\neg_ti3_reg_1546[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(69),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(9),
      O => \neg_ti3_reg_1546[15]_i_10_n_0\
    );
\neg_ti3_reg_1546[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(68),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(8),
      O => \neg_ti3_reg_1546[15]_i_11_n_0\
    );
\neg_ti3_reg_1546[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(67),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(7),
      O => \neg_ti3_reg_1546[15]_i_13_n_0\
    );
\neg_ti3_reg_1546[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(66),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(6),
      O => \neg_ti3_reg_1546[15]_i_14_n_0\
    );
\neg_ti3_reg_1546[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(65),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(5),
      O => \neg_ti3_reg_1546[15]_i_15_n_0\
    );
\neg_ti3_reg_1546[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(64),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(4),
      O => \neg_ti3_reg_1546[15]_i_16_n_0\
    );
\neg_ti3_reg_1546[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(63),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(3),
      O => \neg_ti3_reg_1546[15]_i_17_n_0\
    );
\neg_ti3_reg_1546[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(62),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(2),
      O => \neg_ti3_reg_1546[15]_i_18_n_0\
    );
\neg_ti3_reg_1546[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(61),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(1),
      O => \neg_ti3_reg_1546[15]_i_19_n_0\
    );
\neg_ti3_reg_1546[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul3_reg_1499(60),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(0),
      O => tmp_28_fu_809_p3(0)
    );
\neg_ti3_reg_1546[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(75),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(15),
      O => \neg_ti3_reg_1546[15]_i_3_n_0\
    );
\neg_ti3_reg_1546[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(74),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(14),
      O => \neg_ti3_reg_1546[15]_i_4_n_0\
    );
\neg_ti3_reg_1546[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(73),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(13),
      O => \neg_ti3_reg_1546[15]_i_5_n_0\
    );
\neg_ti3_reg_1546[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(72),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(12),
      O => \neg_ti3_reg_1546[15]_i_6_n_0\
    );
\neg_ti3_reg_1546[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(71),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(11),
      O => \neg_ti3_reg_1546[15]_i_8_n_0\
    );
\neg_ti3_reg_1546[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(70),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(10),
      O => \neg_ti3_reg_1546[15]_i_9_n_0\
    );
\neg_ti3_reg_1546[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(79),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(19),
      O => \neg_ti3_reg_1546[19]_i_2_n_0\
    );
\neg_ti3_reg_1546[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(78),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(18),
      O => \neg_ti3_reg_1546[19]_i_3_n_0\
    );
\neg_ti3_reg_1546[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(77),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(17),
      O => \neg_ti3_reg_1546[19]_i_4_n_0\
    );
\neg_ti3_reg_1546[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(76),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(16),
      O => \neg_ti3_reg_1546[19]_i_5_n_0\
    );
\neg_ti3_reg_1546[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(83),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(23),
      O => \neg_ti3_reg_1546[23]_i_2_n_0\
    );
\neg_ti3_reg_1546[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(82),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(22),
      O => \neg_ti3_reg_1546[23]_i_3_n_0\
    );
\neg_ti3_reg_1546[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(81),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(21),
      O => \neg_ti3_reg_1546[23]_i_4_n_0\
    );
\neg_ti3_reg_1546[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(80),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(20),
      O => \neg_ti3_reg_1546[23]_i_5_n_0\
    );
\neg_ti3_reg_1546[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(87),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(27),
      O => \neg_ti3_reg_1546[27]_i_2_n_0\
    );
\neg_ti3_reg_1546[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(86),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(26),
      O => \neg_ti3_reg_1546[27]_i_3_n_0\
    );
\neg_ti3_reg_1546[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(85),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(25),
      O => \neg_ti3_reg_1546[27]_i_4_n_0\
    );
\neg_ti3_reg_1546[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(84),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(24),
      O => \neg_ti3_reg_1546[27]_i_5_n_0\
    );
\neg_ti3_reg_1546[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul3_reg_1499(87),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => tmp_57_reg_1429(27),
      O => \neg_ti3_reg_1546[28]_i_3_n_0\
    );
\neg_ti3_reg_1546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[15]_i_1_n_6\,
      Q => neg_ti3_reg_1546(13),
      R => '0'
    );
\neg_ti3_reg_1546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[15]_i_1_n_5\,
      Q => neg_ti3_reg_1546(14),
      R => '0'
    );
\neg_ti3_reg_1546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[15]_i_1_n_4\,
      Q => neg_ti3_reg_1546(15),
      R => '0'
    );
\neg_ti3_reg_1546_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti3_reg_1546_reg[15]_i_1_n_4\,
      O(2) => \neg_ti3_reg_1546_reg[15]_i_1_n_5\,
      O(1) => \neg_ti3_reg_1546_reg[15]_i_1_n_6\,
      O(0) => \NLW_neg_ti3_reg_1546_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \neg_ti3_reg_1546[15]_i_3_n_0\,
      S(2) => \neg_ti3_reg_1546[15]_i_4_n_0\,
      S(1) => \neg_ti3_reg_1546[15]_i_5_n_0\,
      S(0) => \neg_ti3_reg_1546[15]_i_6_n_0\
    );
\neg_ti3_reg_1546_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti3_reg_1546_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti3_reg_1546_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti3_reg_1546[15]_i_17_n_0\,
      S(2) => \neg_ti3_reg_1546[15]_i_18_n_0\,
      S(1) => \neg_ti3_reg_1546[15]_i_19_n_0\,
      S(0) => tmp_28_fu_809_p3(0)
    );
\neg_ti3_reg_1546_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti3_reg_1546_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti3_reg_1546[15]_i_8_n_0\,
      S(2) => \neg_ti3_reg_1546[15]_i_9_n_0\,
      S(1) => \neg_ti3_reg_1546[15]_i_10_n_0\,
      S(0) => \neg_ti3_reg_1546[15]_i_11_n_0\
    );
\neg_ti3_reg_1546_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti3_reg_1546_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti3_reg_1546[15]_i_13_n_0\,
      S(2) => \neg_ti3_reg_1546[15]_i_14_n_0\,
      S(1) => \neg_ti3_reg_1546[15]_i_15_n_0\,
      S(0) => \neg_ti3_reg_1546[15]_i_16_n_0\
    );
\neg_ti3_reg_1546_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[19]_i_1_n_7\,
      Q => neg_ti3_reg_1546(16),
      R => '0'
    );
\neg_ti3_reg_1546_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[19]_i_1_n_6\,
      Q => neg_ti3_reg_1546(17),
      R => '0'
    );
\neg_ti3_reg_1546_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[19]_i_1_n_5\,
      Q => neg_ti3_reg_1546(18),
      R => '0'
    );
\neg_ti3_reg_1546_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[19]_i_1_n_4\,
      Q => neg_ti3_reg_1546(19),
      R => '0'
    );
\neg_ti3_reg_1546_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti3_reg_1546_reg[19]_i_1_n_4\,
      O(2) => \neg_ti3_reg_1546_reg[19]_i_1_n_5\,
      O(1) => \neg_ti3_reg_1546_reg[19]_i_1_n_6\,
      O(0) => \neg_ti3_reg_1546_reg[19]_i_1_n_7\,
      S(3) => \neg_ti3_reg_1546[19]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1546[19]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1546[19]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1546[19]_i_5_n_0\
    );
\neg_ti3_reg_1546_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[23]_i_1_n_7\,
      Q => neg_ti3_reg_1546(20),
      R => '0'
    );
\neg_ti3_reg_1546_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[23]_i_1_n_6\,
      Q => neg_ti3_reg_1546(21),
      R => '0'
    );
\neg_ti3_reg_1546_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[23]_i_1_n_5\,
      Q => neg_ti3_reg_1546(22),
      R => '0'
    );
\neg_ti3_reg_1546_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[23]_i_1_n_4\,
      Q => neg_ti3_reg_1546(23),
      R => '0'
    );
\neg_ti3_reg_1546_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti3_reg_1546_reg[23]_i_1_n_4\,
      O(2) => \neg_ti3_reg_1546_reg[23]_i_1_n_5\,
      O(1) => \neg_ti3_reg_1546_reg[23]_i_1_n_6\,
      O(0) => \neg_ti3_reg_1546_reg[23]_i_1_n_7\,
      S(3) => \neg_ti3_reg_1546[23]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1546[23]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1546[23]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1546[23]_i_5_n_0\
    );
\neg_ti3_reg_1546_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[27]_i_1_n_7\,
      Q => neg_ti3_reg_1546(24),
      R => '0'
    );
\neg_ti3_reg_1546_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[27]_i_1_n_6\,
      Q => neg_ti3_reg_1546(25),
      R => '0'
    );
\neg_ti3_reg_1546_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[27]_i_1_n_5\,
      Q => neg_ti3_reg_1546(26),
      R => '0'
    );
\neg_ti3_reg_1546_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[27]_i_1_n_4\,
      Q => neg_ti3_reg_1546(27),
      R => '0'
    );
\neg_ti3_reg_1546_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1546_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1546_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1546_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1546_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti3_reg_1546_reg[27]_i_1_n_4\,
      O(2) => \neg_ti3_reg_1546_reg[27]_i_1_n_5\,
      O(1) => \neg_ti3_reg_1546_reg[27]_i_1_n_6\,
      O(0) => \neg_ti3_reg_1546_reg[27]_i_1_n_7\,
      S(3) => \neg_ti3_reg_1546[27]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1546[27]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1546[27]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1546[27]_i_5_n_0\
    );
\neg_ti3_reg_1546_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_15460,
      D => \neg_ti3_reg_1546_reg[28]_i_2_n_7\,
      Q => neg_ti3_reg_1546(28),
      R => '0'
    );
\neg_ti3_reg_1546_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1546_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti3_reg_1546_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti3_reg_1546_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti3_reg_1546_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti3_reg_1546[28]_i_3_n_0\
    );
\neg_ti4_reg_1582[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(69),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(9),
      O => \neg_ti4_reg_1582[15]_i_10_n_0\
    );
\neg_ti4_reg_1582[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(68),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(8),
      O => \neg_ti4_reg_1582[15]_i_11_n_0\
    );
\neg_ti4_reg_1582[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(67),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(7),
      O => \neg_ti4_reg_1582[15]_i_13_n_0\
    );
\neg_ti4_reg_1582[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(66),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(6),
      O => \neg_ti4_reg_1582[15]_i_14_n_0\
    );
\neg_ti4_reg_1582[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(65),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(5),
      O => \neg_ti4_reg_1582[15]_i_15_n_0\
    );
\neg_ti4_reg_1582[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(64),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(4),
      O => \neg_ti4_reg_1582[15]_i_16_n_0\
    );
\neg_ti4_reg_1582[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(63),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(3),
      O => \neg_ti4_reg_1582[15]_i_17_n_0\
    );
\neg_ti4_reg_1582[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(62),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(2),
      O => \neg_ti4_reg_1582[15]_i_18_n_0\
    );
\neg_ti4_reg_1582[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(61),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(1),
      O => \neg_ti4_reg_1582[15]_i_19_n_0\
    );
\neg_ti4_reg_1582[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul5_reg_1551(60),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(0),
      O => tmp_34_fu_877_p3(0)
    );
\neg_ti4_reg_1582[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(75),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(15),
      O => \neg_ti4_reg_1582[15]_i_3_n_0\
    );
\neg_ti4_reg_1582[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(74),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(14),
      O => \neg_ti4_reg_1582[15]_i_4_n_0\
    );
\neg_ti4_reg_1582[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(73),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(13),
      O => \neg_ti4_reg_1582[15]_i_5_n_0\
    );
\neg_ti4_reg_1582[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(72),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(12),
      O => \neg_ti4_reg_1582[15]_i_6_n_0\
    );
\neg_ti4_reg_1582[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(71),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(11),
      O => \neg_ti4_reg_1582[15]_i_8_n_0\
    );
\neg_ti4_reg_1582[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(70),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(10),
      O => \neg_ti4_reg_1582[15]_i_9_n_0\
    );
\neg_ti4_reg_1582[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(79),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(19),
      O => \neg_ti4_reg_1582[19]_i_2_n_0\
    );
\neg_ti4_reg_1582[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(78),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(18),
      O => \neg_ti4_reg_1582[19]_i_3_n_0\
    );
\neg_ti4_reg_1582[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(77),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(17),
      O => \neg_ti4_reg_1582[19]_i_4_n_0\
    );
\neg_ti4_reg_1582[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(76),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(16),
      O => \neg_ti4_reg_1582[19]_i_5_n_0\
    );
\neg_ti4_reg_1582[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(83),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(23),
      O => \neg_ti4_reg_1582[23]_i_2_n_0\
    );
\neg_ti4_reg_1582[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(82),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(22),
      O => \neg_ti4_reg_1582[23]_i_3_n_0\
    );
\neg_ti4_reg_1582[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(81),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(21),
      O => \neg_ti4_reg_1582[23]_i_4_n_0\
    );
\neg_ti4_reg_1582[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(80),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(20),
      O => \neg_ti4_reg_1582[23]_i_5_n_0\
    );
\neg_ti4_reg_1582[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(87),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(27),
      O => \neg_ti4_reg_1582[27]_i_2_n_0\
    );
\neg_ti4_reg_1582[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(86),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(26),
      O => \neg_ti4_reg_1582[27]_i_3_n_0\
    );
\neg_ti4_reg_1582[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(85),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(25),
      O => \neg_ti4_reg_1582[27]_i_4_n_0\
    );
\neg_ti4_reg_1582[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(84),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(24),
      O => \neg_ti4_reg_1582[27]_i_5_n_0\
    );
\neg_ti4_reg_1582[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul5_reg_1551(87),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => tmp_61_reg_1469(27),
      O => \neg_ti4_reg_1582[28]_i_3_n_0\
    );
\neg_ti4_reg_1582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[15]_i_1_n_6\,
      Q => neg_ti4_reg_1582(13),
      R => '0'
    );
\neg_ti4_reg_1582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[15]_i_1_n_5\,
      Q => neg_ti4_reg_1582(14),
      R => '0'
    );
\neg_ti4_reg_1582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[15]_i_1_n_4\,
      Q => neg_ti4_reg_1582(15),
      R => '0'
    );
\neg_ti4_reg_1582_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti4_reg_1582_reg[15]_i_1_n_4\,
      O(2) => \neg_ti4_reg_1582_reg[15]_i_1_n_5\,
      O(1) => \neg_ti4_reg_1582_reg[15]_i_1_n_6\,
      O(0) => \NLW_neg_ti4_reg_1582_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \neg_ti4_reg_1582[15]_i_3_n_0\,
      S(2) => \neg_ti4_reg_1582[15]_i_4_n_0\,
      S(1) => \neg_ti4_reg_1582[15]_i_5_n_0\,
      S(0) => \neg_ti4_reg_1582[15]_i_6_n_0\
    );
\neg_ti4_reg_1582_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti4_reg_1582_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti4_reg_1582_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti4_reg_1582[15]_i_17_n_0\,
      S(2) => \neg_ti4_reg_1582[15]_i_18_n_0\,
      S(1) => \neg_ti4_reg_1582[15]_i_19_n_0\,
      S(0) => tmp_34_fu_877_p3(0)
    );
\neg_ti4_reg_1582_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti4_reg_1582_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti4_reg_1582[15]_i_8_n_0\,
      S(2) => \neg_ti4_reg_1582[15]_i_9_n_0\,
      S(1) => \neg_ti4_reg_1582[15]_i_10_n_0\,
      S(0) => \neg_ti4_reg_1582[15]_i_11_n_0\
    );
\neg_ti4_reg_1582_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti4_reg_1582_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti4_reg_1582[15]_i_13_n_0\,
      S(2) => \neg_ti4_reg_1582[15]_i_14_n_0\,
      S(1) => \neg_ti4_reg_1582[15]_i_15_n_0\,
      S(0) => \neg_ti4_reg_1582[15]_i_16_n_0\
    );
\neg_ti4_reg_1582_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[19]_i_1_n_7\,
      Q => neg_ti4_reg_1582(16),
      R => '0'
    );
\neg_ti4_reg_1582_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[19]_i_1_n_6\,
      Q => neg_ti4_reg_1582(17),
      R => '0'
    );
\neg_ti4_reg_1582_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[19]_i_1_n_5\,
      Q => neg_ti4_reg_1582(18),
      R => '0'
    );
\neg_ti4_reg_1582_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[19]_i_1_n_4\,
      Q => neg_ti4_reg_1582(19),
      R => '0'
    );
\neg_ti4_reg_1582_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti4_reg_1582_reg[19]_i_1_n_4\,
      O(2) => \neg_ti4_reg_1582_reg[19]_i_1_n_5\,
      O(1) => \neg_ti4_reg_1582_reg[19]_i_1_n_6\,
      O(0) => \neg_ti4_reg_1582_reg[19]_i_1_n_7\,
      S(3) => \neg_ti4_reg_1582[19]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1582[19]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1582[19]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1582[19]_i_5_n_0\
    );
\neg_ti4_reg_1582_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[23]_i_1_n_7\,
      Q => neg_ti4_reg_1582(20),
      R => '0'
    );
\neg_ti4_reg_1582_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[23]_i_1_n_6\,
      Q => neg_ti4_reg_1582(21),
      R => '0'
    );
\neg_ti4_reg_1582_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[23]_i_1_n_5\,
      Q => neg_ti4_reg_1582(22),
      R => '0'
    );
\neg_ti4_reg_1582_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[23]_i_1_n_4\,
      Q => neg_ti4_reg_1582(23),
      R => '0'
    );
\neg_ti4_reg_1582_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti4_reg_1582_reg[23]_i_1_n_4\,
      O(2) => \neg_ti4_reg_1582_reg[23]_i_1_n_5\,
      O(1) => \neg_ti4_reg_1582_reg[23]_i_1_n_6\,
      O(0) => \neg_ti4_reg_1582_reg[23]_i_1_n_7\,
      S(3) => \neg_ti4_reg_1582[23]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1582[23]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1582[23]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1582[23]_i_5_n_0\
    );
\neg_ti4_reg_1582_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[27]_i_1_n_7\,
      Q => neg_ti4_reg_1582(24),
      R => '0'
    );
\neg_ti4_reg_1582_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[27]_i_1_n_6\,
      Q => neg_ti4_reg_1582(25),
      R => '0'
    );
\neg_ti4_reg_1582_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[27]_i_1_n_5\,
      Q => neg_ti4_reg_1582(26),
      R => '0'
    );
\neg_ti4_reg_1582_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[27]_i_1_n_4\,
      Q => neg_ti4_reg_1582(27),
      R => '0'
    );
\neg_ti4_reg_1582_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1582_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1582_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1582_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1582_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti4_reg_1582_reg[27]_i_1_n_4\,
      O(2) => \neg_ti4_reg_1582_reg[27]_i_1_n_5\,
      O(1) => \neg_ti4_reg_1582_reg[27]_i_1_n_6\,
      O(0) => \neg_ti4_reg_1582_reg[27]_i_1_n_7\,
      S(3) => \neg_ti4_reg_1582[27]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1582[27]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1582[27]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1582[27]_i_5_n_0\
    );
\neg_ti4_reg_1582_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_15820,
      D => \neg_ti4_reg_1582_reg[28]_i_2_n_7\,
      Q => neg_ti4_reg_1582(28),
      R => '0'
    );
\neg_ti4_reg_1582_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1582_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti4_reg_1582_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti4_reg_1582_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti4_reg_1582_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti4_reg_1582[28]_i_3_n_0\
    );
\neg_ti9_reg_1479[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(69),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(9),
      O => \neg_ti9_reg_1479[15]_i_10_n_0\
    );
\neg_ti9_reg_1479[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(68),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(8),
      O => \neg_ti9_reg_1479[15]_i_11_n_0\
    );
\neg_ti9_reg_1479[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(67),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(7),
      O => \neg_ti9_reg_1479[15]_i_13_n_0\
    );
\neg_ti9_reg_1479[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(66),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(6),
      O => \neg_ti9_reg_1479[15]_i_14_n_0\
    );
\neg_ti9_reg_1479[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(65),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(5),
      O => \neg_ti9_reg_1479[15]_i_15_n_0\
    );
\neg_ti9_reg_1479[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(64),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(4),
      O => \neg_ti9_reg_1479[15]_i_16_n_0\
    );
\neg_ti9_reg_1479[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(63),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(3),
      O => \neg_ti9_reg_1479[15]_i_17_n_0\
    );
\neg_ti9_reg_1479[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(62),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(2),
      O => \neg_ti9_reg_1479[15]_i_18_n_0\
    );
\neg_ti9_reg_1479[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(61),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(1),
      O => \neg_ti9_reg_1479[15]_i_19_n_0\
    );
\neg_ti9_reg_1479[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul4_reg_1434(60),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(0),
      O => tmp_40_fu_644_p3(0)
    );
\neg_ti9_reg_1479[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(75),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(15),
      O => \neg_ti9_reg_1479[15]_i_3_n_0\
    );
\neg_ti9_reg_1479[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(74),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(14),
      O => \neg_ti9_reg_1479[15]_i_4_n_0\
    );
\neg_ti9_reg_1479[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(73),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(13),
      O => \neg_ti9_reg_1479[15]_i_5_n_0\
    );
\neg_ti9_reg_1479[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(72),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(12),
      O => \neg_ti9_reg_1479[15]_i_6_n_0\
    );
\neg_ti9_reg_1479[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(71),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(11),
      O => \neg_ti9_reg_1479[15]_i_8_n_0\
    );
\neg_ti9_reg_1479[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(70),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(10),
      O => \neg_ti9_reg_1479[15]_i_9_n_0\
    );
\neg_ti9_reg_1479[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(79),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(19),
      O => \neg_ti9_reg_1479[19]_i_2_n_0\
    );
\neg_ti9_reg_1479[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(78),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(18),
      O => \neg_ti9_reg_1479[19]_i_3_n_0\
    );
\neg_ti9_reg_1479[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(77),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(17),
      O => \neg_ti9_reg_1479[19]_i_4_n_0\
    );
\neg_ti9_reg_1479[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(76),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(16),
      O => \neg_ti9_reg_1479[19]_i_5_n_0\
    );
\neg_ti9_reg_1479[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(83),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(23),
      O => \neg_ti9_reg_1479[23]_i_2_n_0\
    );
\neg_ti9_reg_1479[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(82),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(22),
      O => \neg_ti9_reg_1479[23]_i_3_n_0\
    );
\neg_ti9_reg_1479[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(81),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(21),
      O => \neg_ti9_reg_1479[23]_i_4_n_0\
    );
\neg_ti9_reg_1479[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(80),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(20),
      O => \neg_ti9_reg_1479[23]_i_5_n_0\
    );
\neg_ti9_reg_1479[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(87),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(27),
      O => \neg_ti9_reg_1479[27]_i_2_n_0\
    );
\neg_ti9_reg_1479[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(86),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(26),
      O => \neg_ti9_reg_1479[27]_i_3_n_0\
    );
\neg_ti9_reg_1479[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(85),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(25),
      O => \neg_ti9_reg_1479[27]_i_4_n_0\
    );
\neg_ti9_reg_1479[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(84),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(24),
      O => \neg_ti9_reg_1479[27]_i_5_n_0\
    );
\neg_ti9_reg_1479[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul4_reg_1434(87),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => tmp_65_reg_1394(27),
      O => \neg_ti9_reg_1479[28]_i_3_n_0\
    );
\neg_ti9_reg_1479_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[15]_i_1_n_6\,
      Q => neg_ti9_reg_1479(13),
      R => '0'
    );
\neg_ti9_reg_1479_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[15]_i_1_n_5\,
      Q => neg_ti9_reg_1479(14),
      R => '0'
    );
\neg_ti9_reg_1479_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[15]_i_1_n_4\,
      Q => neg_ti9_reg_1479(15),
      R => '0'
    );
\neg_ti9_reg_1479_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti9_reg_1479_reg[15]_i_1_n_4\,
      O(2) => \neg_ti9_reg_1479_reg[15]_i_1_n_5\,
      O(1) => \neg_ti9_reg_1479_reg[15]_i_1_n_6\,
      O(0) => \NLW_neg_ti9_reg_1479_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \neg_ti9_reg_1479[15]_i_3_n_0\,
      S(2) => \neg_ti9_reg_1479[15]_i_4_n_0\,
      S(1) => \neg_ti9_reg_1479[15]_i_5_n_0\,
      S(0) => \neg_ti9_reg_1479[15]_i_6_n_0\
    );
\neg_ti9_reg_1479_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti9_reg_1479_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti9_reg_1479_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti9_reg_1479[15]_i_17_n_0\,
      S(2) => \neg_ti9_reg_1479[15]_i_18_n_0\,
      S(1) => \neg_ti9_reg_1479[15]_i_19_n_0\,
      S(0) => tmp_40_fu_644_p3(0)
    );
\neg_ti9_reg_1479_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti9_reg_1479_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti9_reg_1479[15]_i_8_n_0\,
      S(2) => \neg_ti9_reg_1479[15]_i_9_n_0\,
      S(1) => \neg_ti9_reg_1479[15]_i_10_n_0\,
      S(0) => \neg_ti9_reg_1479[15]_i_11_n_0\
    );
\neg_ti9_reg_1479_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti9_reg_1479_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti9_reg_1479[15]_i_13_n_0\,
      S(2) => \neg_ti9_reg_1479[15]_i_14_n_0\,
      S(1) => \neg_ti9_reg_1479[15]_i_15_n_0\,
      S(0) => \neg_ti9_reg_1479[15]_i_16_n_0\
    );
\neg_ti9_reg_1479_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[19]_i_1_n_7\,
      Q => neg_ti9_reg_1479(16),
      R => '0'
    );
\neg_ti9_reg_1479_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[19]_i_1_n_6\,
      Q => neg_ti9_reg_1479(17),
      R => '0'
    );
\neg_ti9_reg_1479_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[19]_i_1_n_5\,
      Q => neg_ti9_reg_1479(18),
      R => '0'
    );
\neg_ti9_reg_1479_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[19]_i_1_n_4\,
      Q => neg_ti9_reg_1479(19),
      R => '0'
    );
\neg_ti9_reg_1479_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti9_reg_1479_reg[19]_i_1_n_4\,
      O(2) => \neg_ti9_reg_1479_reg[19]_i_1_n_5\,
      O(1) => \neg_ti9_reg_1479_reg[19]_i_1_n_6\,
      O(0) => \neg_ti9_reg_1479_reg[19]_i_1_n_7\,
      S(3) => \neg_ti9_reg_1479[19]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1479[19]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1479[19]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1479[19]_i_5_n_0\
    );
\neg_ti9_reg_1479_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[23]_i_1_n_7\,
      Q => neg_ti9_reg_1479(20),
      R => '0'
    );
\neg_ti9_reg_1479_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[23]_i_1_n_6\,
      Q => neg_ti9_reg_1479(21),
      R => '0'
    );
\neg_ti9_reg_1479_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[23]_i_1_n_5\,
      Q => neg_ti9_reg_1479(22),
      R => '0'
    );
\neg_ti9_reg_1479_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[23]_i_1_n_4\,
      Q => neg_ti9_reg_1479(23),
      R => '0'
    );
\neg_ti9_reg_1479_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti9_reg_1479_reg[23]_i_1_n_4\,
      O(2) => \neg_ti9_reg_1479_reg[23]_i_1_n_5\,
      O(1) => \neg_ti9_reg_1479_reg[23]_i_1_n_6\,
      O(0) => \neg_ti9_reg_1479_reg[23]_i_1_n_7\,
      S(3) => \neg_ti9_reg_1479[23]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1479[23]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1479[23]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1479[23]_i_5_n_0\
    );
\neg_ti9_reg_1479_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[27]_i_1_n_7\,
      Q => neg_ti9_reg_1479(24),
      R => '0'
    );
\neg_ti9_reg_1479_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[27]_i_1_n_6\,
      Q => neg_ti9_reg_1479(25),
      R => '0'
    );
\neg_ti9_reg_1479_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[27]_i_1_n_5\,
      Q => neg_ti9_reg_1479(26),
      R => '0'
    );
\neg_ti9_reg_1479_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[27]_i_1_n_4\,
      Q => neg_ti9_reg_1479(27),
      R => '0'
    );
\neg_ti9_reg_1479_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1479_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1479_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1479_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1479_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti9_reg_1479_reg[27]_i_1_n_4\,
      O(2) => \neg_ti9_reg_1479_reg[27]_i_1_n_5\,
      O(1) => \neg_ti9_reg_1479_reg[27]_i_1_n_6\,
      O(0) => \neg_ti9_reg_1479_reg[27]_i_1_n_7\,
      S(3) => \neg_ti9_reg_1479[27]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1479[27]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1479[27]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1479[27]_i_5_n_0\
    );
\neg_ti9_reg_1479_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti9_reg_14790,
      D => \neg_ti9_reg_1479_reg[28]_i_2_n_7\,
      Q => neg_ti9_reg_1479(28),
      R => '0'
    );
\neg_ti9_reg_1479_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1479_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti9_reg_1479_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti9_reg_1479_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti9_reg_1479_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti9_reg_1479[28]_i_3_n_0\
    );
\neg_ti_reg_1634[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(69),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(9),
      O => \neg_ti_reg_1634[15]_i_10_n_0\
    );
\neg_ti_reg_1634[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(68),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(8),
      O => \neg_ti_reg_1634[15]_i_11_n_0\
    );
\neg_ti_reg_1634[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(67),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(7),
      O => \neg_ti_reg_1634[15]_i_13_n_0\
    );
\neg_ti_reg_1634[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(66),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(6),
      O => \neg_ti_reg_1634[15]_i_14_n_0\
    );
\neg_ti_reg_1634[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(65),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(5),
      O => \neg_ti_reg_1634[15]_i_15_n_0\
    );
\neg_ti_reg_1634[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(64),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(4),
      O => \neg_ti_reg_1634[15]_i_16_n_0\
    );
\neg_ti_reg_1634[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(63),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(3),
      O => \neg_ti_reg_1634[15]_i_17_n_0\
    );
\neg_ti_reg_1634[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(62),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(2),
      O => \neg_ti_reg_1634[15]_i_18_n_0\
    );
\neg_ti_reg_1634[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(61),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(1),
      O => \neg_ti_reg_1634[15]_i_19_n_0\
    );
\neg_ti_reg_1634[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_mul_reg_1592(60),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(0),
      O => tmp_46_fu_1020_p3(0)
    );
\neg_ti_reg_1634[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(75),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(15),
      O => \neg_ti_reg_1634[15]_i_3_n_0\
    );
\neg_ti_reg_1634[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(74),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(14),
      O => \neg_ti_reg_1634[15]_i_4_n_0\
    );
\neg_ti_reg_1634[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(73),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(13),
      O => \neg_ti_reg_1634[15]_i_5_n_0\
    );
\neg_ti_reg_1634[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(72),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(12),
      O => \neg_ti_reg_1634[15]_i_6_n_0\
    );
\neg_ti_reg_1634[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(71),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(11),
      O => \neg_ti_reg_1634[15]_i_8_n_0\
    );
\neg_ti_reg_1634[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(70),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(10),
      O => \neg_ti_reg_1634[15]_i_9_n_0\
    );
\neg_ti_reg_1634[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(79),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(19),
      O => \neg_ti_reg_1634[19]_i_2_n_0\
    );
\neg_ti_reg_1634[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(78),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(18),
      O => \neg_ti_reg_1634[19]_i_3_n_0\
    );
\neg_ti_reg_1634[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(77),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(17),
      O => \neg_ti_reg_1634[19]_i_4_n_0\
    );
\neg_ti_reg_1634[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(76),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(16),
      O => \neg_ti_reg_1634[19]_i_5_n_0\
    );
\neg_ti_reg_1634[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(83),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(23),
      O => \neg_ti_reg_1634[23]_i_2_n_0\
    );
\neg_ti_reg_1634[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(82),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(22),
      O => \neg_ti_reg_1634[23]_i_3_n_0\
    );
\neg_ti_reg_1634[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(81),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(21),
      O => \neg_ti_reg_1634[23]_i_4_n_0\
    );
\neg_ti_reg_1634[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(80),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(20),
      O => \neg_ti_reg_1634[23]_i_5_n_0\
    );
\neg_ti_reg_1634[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(87),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(27),
      O => \neg_ti_reg_1634[27]_i_2_n_0\
    );
\neg_ti_reg_1634[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(86),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(26),
      O => \neg_ti_reg_1634[27]_i_3_n_0\
    );
\neg_ti_reg_1634[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(85),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(25),
      O => \neg_ti_reg_1634[27]_i_4_n_0\
    );
\neg_ti_reg_1634[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(84),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(24),
      O => \neg_ti_reg_1634[27]_i_5_n_0\
    );
\neg_ti_reg_1634[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => neg_mul_reg_1592(87),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => tmp_69_reg_1520(27),
      O => \neg_ti_reg_1634[28]_i_3_n_0\
    );
\neg_ti_reg_1634_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[15]_i_1_n_6\,
      Q => neg_ti_reg_1634(13),
      R => '0'
    );
\neg_ti_reg_1634_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[15]_i_1_n_5\,
      Q => neg_ti_reg_1634(14),
      R => '0'
    );
\neg_ti_reg_1634_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[15]_i_1_n_4\,
      Q => neg_ti_reg_1634(15),
      R => '0'
    );
\neg_ti_reg_1634_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[15]_i_2_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti_reg_1634_reg[15]_i_1_n_4\,
      O(2) => \neg_ti_reg_1634_reg[15]_i_1_n_5\,
      O(1) => \neg_ti_reg_1634_reg[15]_i_1_n_6\,
      O(0) => \NLW_neg_ti_reg_1634_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \neg_ti_reg_1634[15]_i_3_n_0\,
      S(2) => \neg_ti_reg_1634[15]_i_4_n_0\,
      S(1) => \neg_ti_reg_1634[15]_i_5_n_0\,
      S(0) => \neg_ti_reg_1634[15]_i_6_n_0\
    );
\neg_ti_reg_1634_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti_reg_1634_reg[15]_i_12_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[15]_i_12_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[15]_i_12_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti_reg_1634_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti_reg_1634[15]_i_17_n_0\,
      S(2) => \neg_ti_reg_1634[15]_i_18_n_0\,
      S(1) => \neg_ti_reg_1634[15]_i_19_n_0\,
      S(0) => tmp_46_fu_1020_p3(0)
    );
\neg_ti_reg_1634_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[15]_i_7_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[15]_i_2_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[15]_i_2_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[15]_i_2_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti_reg_1634_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti_reg_1634[15]_i_8_n_0\,
      S(2) => \neg_ti_reg_1634[15]_i_9_n_0\,
      S(1) => \neg_ti_reg_1634[15]_i_10_n_0\,
      S(0) => \neg_ti_reg_1634[15]_i_11_n_0\
    );
\neg_ti_reg_1634_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[15]_i_12_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[15]_i_7_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[15]_i_7_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[15]_i_7_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti_reg_1634_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \neg_ti_reg_1634[15]_i_13_n_0\,
      S(2) => \neg_ti_reg_1634[15]_i_14_n_0\,
      S(1) => \neg_ti_reg_1634[15]_i_15_n_0\,
      S(0) => \neg_ti_reg_1634[15]_i_16_n_0\
    );
\neg_ti_reg_1634_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[19]_i_1_n_7\,
      Q => neg_ti_reg_1634(16),
      R => '0'
    );
\neg_ti_reg_1634_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[19]_i_1_n_6\,
      Q => neg_ti_reg_1634(17),
      R => '0'
    );
\neg_ti_reg_1634_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[19]_i_1_n_5\,
      Q => neg_ti_reg_1634(18),
      R => '0'
    );
\neg_ti_reg_1634_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[19]_i_1_n_4\,
      Q => neg_ti_reg_1634(19),
      R => '0'
    );
\neg_ti_reg_1634_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti_reg_1634_reg[19]_i_1_n_4\,
      O(2) => \neg_ti_reg_1634_reg[19]_i_1_n_5\,
      O(1) => \neg_ti_reg_1634_reg[19]_i_1_n_6\,
      O(0) => \neg_ti_reg_1634_reg[19]_i_1_n_7\,
      S(3) => \neg_ti_reg_1634[19]_i_2_n_0\,
      S(2) => \neg_ti_reg_1634[19]_i_3_n_0\,
      S(1) => \neg_ti_reg_1634[19]_i_4_n_0\,
      S(0) => \neg_ti_reg_1634[19]_i_5_n_0\
    );
\neg_ti_reg_1634_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[23]_i_1_n_7\,
      Q => neg_ti_reg_1634(20),
      R => '0'
    );
\neg_ti_reg_1634_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[23]_i_1_n_6\,
      Q => neg_ti_reg_1634(21),
      R => '0'
    );
\neg_ti_reg_1634_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[23]_i_1_n_5\,
      Q => neg_ti_reg_1634(22),
      R => '0'
    );
\neg_ti_reg_1634_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[23]_i_1_n_4\,
      Q => neg_ti_reg_1634(23),
      R => '0'
    );
\neg_ti_reg_1634_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti_reg_1634_reg[23]_i_1_n_4\,
      O(2) => \neg_ti_reg_1634_reg[23]_i_1_n_5\,
      O(1) => \neg_ti_reg_1634_reg[23]_i_1_n_6\,
      O(0) => \neg_ti_reg_1634_reg[23]_i_1_n_7\,
      S(3) => \neg_ti_reg_1634[23]_i_2_n_0\,
      S(2) => \neg_ti_reg_1634[23]_i_3_n_0\,
      S(1) => \neg_ti_reg_1634[23]_i_4_n_0\,
      S(0) => \neg_ti_reg_1634[23]_i_5_n_0\
    );
\neg_ti_reg_1634_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[27]_i_1_n_7\,
      Q => neg_ti_reg_1634(24),
      R => '0'
    );
\neg_ti_reg_1634_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[27]_i_1_n_6\,
      Q => neg_ti_reg_1634(25),
      R => '0'
    );
\neg_ti_reg_1634_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[27]_i_1_n_5\,
      Q => neg_ti_reg_1634(26),
      R => '0'
    );
\neg_ti_reg_1634_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[27]_i_1_n_4\,
      Q => neg_ti_reg_1634(27),
      R => '0'
    );
\neg_ti_reg_1634_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[23]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1634_reg[27]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1634_reg[27]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1634_reg[27]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1634_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \neg_ti_reg_1634_reg[27]_i_1_n_4\,
      O(2) => \neg_ti_reg_1634_reg[27]_i_1_n_5\,
      O(1) => \neg_ti_reg_1634_reg[27]_i_1_n_6\,
      O(0) => \neg_ti_reg_1634_reg[27]_i_1_n_7\,
      S(3) => \neg_ti_reg_1634[27]_i_2_n_0\,
      S(2) => \neg_ti_reg_1634[27]_i_3_n_0\,
      S(1) => \neg_ti_reg_1634[27]_i_4_n_0\,
      S(0) => \neg_ti_reg_1634[27]_i_5_n_0\
    );
\neg_ti_reg_1634_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_16340,
      D => \neg_ti_reg_1634_reg[28]_i_2_n_7\,
      Q => neg_ti_reg_1634(28),
      R => '0'
    );
\neg_ti_reg_1634_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1634_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_neg_ti_reg_1634_reg[28]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_neg_ti_reg_1634_reg[28]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \neg_ti_reg_1634_reg[28]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \neg_ti_reg_1634[28]_i_3_n_0\
    );
\p_Val2_11_1_reg_1453[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(15),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(15),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(2),
      O => \p_Val2_11_1_reg_1453[13]_i_2_n_0\
    );
\p_Val2_11_1_reg_1453[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(14),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(14),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(1),
      O => \p_Val2_11_1_reg_1453[13]_i_3_n_0\
    );
\p_Val2_11_1_reg_1453[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(13),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(13),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(0),
      O => \p_Val2_11_1_reg_1453[13]_i_4_n_0\
    );
\p_Val2_11_1_reg_1453[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti2_reg_1419(12),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => tmp_21_reg_1414(12),
      O => \p_Val2_11_1_reg_1453[13]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(19),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(19),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(6),
      O => \p_Val2_11_1_reg_1453[16]_i_2_n_0\
    );
\p_Val2_11_1_reg_1453[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(18),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(18),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(5),
      O => \p_Val2_11_1_reg_1453[16]_i_3_n_0\
    );
\p_Val2_11_1_reg_1453[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(17),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(17),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(4),
      O => \p_Val2_11_1_reg_1453[16]_i_4_n_0\
    );
\p_Val2_11_1_reg_1453[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(16),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(16),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(3),
      O => \p_Val2_11_1_reg_1453[16]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(23),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(23),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(10),
      O => \p_Val2_11_1_reg_1453[20]_i_2_n_0\
    );
\p_Val2_11_1_reg_1453[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(22),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(22),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(9),
      O => \p_Val2_11_1_reg_1453[20]_i_3_n_0\
    );
\p_Val2_11_1_reg_1453[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(21),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(21),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(8),
      O => \p_Val2_11_1_reg_1453[20]_i_4_n_0\
    );
\p_Val2_11_1_reg_1453[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(20),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(20),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(7),
      O => \p_Val2_11_1_reg_1453[20]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_7_reg_1237(13),
      O => \p_Val2_11_1_reg_1453[24]_i_2_n_0\
    );
\p_Val2_11_1_reg_1453[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_7_reg_1237(13),
      I1 => tmp_21_reg_1414(26),
      I2 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I3 => neg_ti2_reg_1419(27),
      O => \p_Val2_11_1_reg_1453[24]_i_3_n_0\
    );
\p_Val2_11_1_reg_1453[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_7_reg_1237(13),
      I1 => tmp_21_reg_1414(26),
      I2 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I3 => neg_ti2_reg_1419(26),
      O => \p_Val2_11_1_reg_1453[24]_i_4_n_0\
    );
\p_Val2_11_1_reg_1453[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(25),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(25),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(12),
      O => \p_Val2_11_1_reg_1453[24]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_21_reg_1414(24),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(24),
      I3 => ap_reg_pp0_iter2_tmp_7_reg_1237(11),
      O => \p_Val2_11_1_reg_1453[24]_i_6_n_0\
    );
\p_Val2_11_1_reg_1453[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti2_reg_1419(27),
      I1 => ap_reg_pp0_iter2_tmp_51_reg_1248,
      I2 => neg_ti2_reg_1419(28),
      O => \p_Val2_11_1_reg_1453[28]_i_2_n_0\
    );
\p_Val2_11_1_reg_1453_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(13),
      Q => p_Val2_11_1_reg_1453(13),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_11_1_reg_1453_reg[13]_i_1_n_0\,
      CO(2) => \p_Val2_11_1_reg_1453_reg[13]_i_1_n_1\,
      CO(1) => \p_Val2_11_1_reg_1453_reg[13]_i_1_n_2\,
      CO(0) => \p_Val2_11_1_reg_1453_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => ap_reg_pp0_iter2_tmp_7_reg_1237(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => p_Val2_11_1_fu_597_p2(15 downto 13),
      O(0) => \NLW_p_Val2_11_1_reg_1453_reg[13]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_11_1_reg_1453[13]_i_2_n_0\,
      S(2) => \p_Val2_11_1_reg_1453[13]_i_3_n_0\,
      S(1) => \p_Val2_11_1_reg_1453[13]_i_4_n_0\,
      S(0) => \p_Val2_11_1_reg_1453[13]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(14),
      Q => p_Val2_11_1_reg_1453(14),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(15),
      Q => p_Val2_11_1_reg_1453(15),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(16),
      Q => p_Val2_11_1_reg_1453(16),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_1_reg_1453_reg[13]_i_1_n_0\,
      CO(3) => \p_Val2_11_1_reg_1453_reg[16]_i_1_n_0\,
      CO(2) => \p_Val2_11_1_reg_1453_reg[16]_i_1_n_1\,
      CO(1) => \p_Val2_11_1_reg_1453_reg[16]_i_1_n_2\,
      CO(0) => \p_Val2_11_1_reg_1453_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter2_tmp_7_reg_1237(6 downto 3),
      O(3 downto 0) => p_Val2_11_1_fu_597_p2(19 downto 16),
      S(3) => \p_Val2_11_1_reg_1453[16]_i_2_n_0\,
      S(2) => \p_Val2_11_1_reg_1453[16]_i_3_n_0\,
      S(1) => \p_Val2_11_1_reg_1453[16]_i_4_n_0\,
      S(0) => \p_Val2_11_1_reg_1453[16]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(17),
      Q => p_Val2_11_1_reg_1453(17),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(18),
      Q => p_Val2_11_1_reg_1453(18),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(19),
      Q => p_Val2_11_1_reg_1453(19),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(20),
      Q => p_Val2_11_1_reg_1453(20),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_1_reg_1453_reg[16]_i_1_n_0\,
      CO(3) => \p_Val2_11_1_reg_1453_reg[20]_i_1_n_0\,
      CO(2) => \p_Val2_11_1_reg_1453_reg[20]_i_1_n_1\,
      CO(1) => \p_Val2_11_1_reg_1453_reg[20]_i_1_n_2\,
      CO(0) => \p_Val2_11_1_reg_1453_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter2_tmp_7_reg_1237(10 downto 7),
      O(3 downto 0) => p_Val2_11_1_fu_597_p2(23 downto 20),
      S(3) => \p_Val2_11_1_reg_1453[20]_i_2_n_0\,
      S(2) => \p_Val2_11_1_reg_1453[20]_i_3_n_0\,
      S(1) => \p_Val2_11_1_reg_1453[20]_i_4_n_0\,
      S(0) => \p_Val2_11_1_reg_1453[20]_i_5_n_0\
    );
\p_Val2_11_1_reg_1453_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(21),
      Q => p_Val2_11_1_reg_1453(21),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(22),
      Q => p_Val2_11_1_reg_1453(22),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(23),
      Q => p_Val2_11_1_reg_1453(23),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(24),
      Q => p_Val2_11_1_reg_1453(24),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_1_reg_1453_reg[20]_i_1_n_0\,
      CO(3) => \p_Val2_11_1_reg_1453_reg[24]_i_1_n_0\,
      CO(2) => \p_Val2_11_1_reg_1453_reg[24]_i_1_n_1\,
      CO(1) => \p_Val2_11_1_reg_1453_reg[24]_i_1_n_2\,
      CO(0) => \p_Val2_11_1_reg_1453_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_11_1_reg_1453[24]_i_2_n_0\,
      DI(2 downto 0) => ap_reg_pp0_iter2_tmp_7_reg_1237(13 downto 11),
      O(3 downto 0) => p_Val2_11_1_fu_597_p2(27 downto 24),
      S(3) => \p_Val2_11_1_reg_1453[24]_i_3_n_0\,
      S(2) => \p_Val2_11_1_reg_1453[24]_i_4_n_0\,
      S(1) => \p_Val2_11_1_reg_1453[24]_i_5_n_0\,
      S(0) => \p_Val2_11_1_reg_1453[24]_i_6_n_0\
    );
\p_Val2_11_1_reg_1453_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(25),
      Q => p_Val2_11_1_reg_1453(25),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(26),
      Q => p_Val2_11_1_reg_1453(26),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(28),
      Q => p_Val2_11_1_reg_1453(28),
      R => '0'
    );
\p_Val2_11_1_reg_1453_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_1_reg_1453_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_11_1_fu_597_p2(28),
      S(3 downto 1) => B"000",
      S(0) => \p_Val2_11_1_reg_1453[28]_i_2_n_0\
    );
\p_Val2_11_2_reg_1566[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(13),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => p_Val2_11_2_fu_846_p2(13)
    );
\p_Val2_11_2_reg_1566[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(16),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(16),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      O => \p_Val2_11_2_reg_1566[14]_i_2_n_0\
    );
\p_Val2_11_2_reg_1566[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(15),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(15),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      O => \p_Val2_11_2_reg_1566[14]_i_3_n_0\
    );
\p_Val2_11_2_reg_1566[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(14),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(14),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      O => \p_Val2_11_2_reg_1566[14]_i_4_n_0\
    );
\p_Val2_11_2_reg_1566[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(13),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => \p_Val2_11_2_reg_1566[14]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(20),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(20),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      O => \p_Val2_11_2_reg_1566[17]_i_2_n_0\
    );
\p_Val2_11_2_reg_1566[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(19),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(19),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      O => \p_Val2_11_2_reg_1566[17]_i_3_n_0\
    );
\p_Val2_11_2_reg_1566[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(18),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(18),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      O => \p_Val2_11_2_reg_1566[17]_i_4_n_0\
    );
\p_Val2_11_2_reg_1566[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(17),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(17),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O => \p_Val2_11_2_reg_1566[17]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(24),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(24),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      O => \p_Val2_11_2_reg_1566[21]_i_2_n_0\
    );
\p_Val2_11_2_reg_1566[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(23),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(23),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      O => \p_Val2_11_2_reg_1566[21]_i_3_n_0\
    );
\p_Val2_11_2_reg_1566[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(22),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(22),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      O => \p_Val2_11_2_reg_1566[21]_i_4_n_0\
    );
\p_Val2_11_2_reg_1566[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(21),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(21),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O => \p_Val2_11_2_reg_1566[21]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      O => \p_Val2_11_2_reg_1566[25]_i_2_n_0\
    );
\p_Val2_11_2_reg_1566[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti3_reg_1546(27),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(28),
      O => \p_Val2_11_2_reg_1566[25]_i_3_n_0\
    );
\p_Val2_11_2_reg_1566[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_27_reg_1541(27),
      I2 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I3 => neg_ti3_reg_1546(27),
      O => \p_Val2_11_2_reg_1566[25]_i_4_n_0\
    );
\p_Val2_11_2_reg_1566[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_27_reg_1541(26),
      I2 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I3 => neg_ti3_reg_1546(26),
      O => \p_Val2_11_2_reg_1566[25]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_27_reg_1541(25),
      I1 => ap_reg_pp0_iter3_tmp_55_reg_1336,
      I2 => neg_ti3_reg_1546(25),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O => \p_Val2_11_2_reg_1566[25]_i_6_n_0\
    );
\p_Val2_11_2_reg_1566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(13),
      Q => p_Val2_11_2_reg_1566(13),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(14),
      Q => p_Val2_11_2_reg_1566(14),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_11_2_reg_1566_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_11_2_reg_1566_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_11_2_reg_1566_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_11_2_reg_1566_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O(3 downto 1) => p_Val2_11_2_fu_846_p2(16 downto 14),
      O(0) => \NLW_p_Val2_11_2_reg_1566_reg[14]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_11_2_reg_1566[14]_i_2_n_0\,
      S(2) => \p_Val2_11_2_reg_1566[14]_i_3_n_0\,
      S(1) => \p_Val2_11_2_reg_1566[14]_i_4_n_0\,
      S(0) => \p_Val2_11_2_reg_1566[14]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(15),
      Q => p_Val2_11_2_reg_1566(15),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(16),
      Q => p_Val2_11_2_reg_1566(16),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(17),
      Q => p_Val2_11_2_reg_1566(17),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_2_reg_1566_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_11_2_reg_1566_reg[17]_i_1_n_0\,
      CO(2) => \p_Val2_11_2_reg_1566_reg[17]_i_1_n_1\,
      CO(1) => \p_Val2_11_2_reg_1566_reg[17]_i_1_n_2\,
      CO(0) => \p_Val2_11_2_reg_1566_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O(3 downto 0) => p_Val2_11_2_fu_846_p2(20 downto 17),
      S(3) => \p_Val2_11_2_reg_1566[17]_i_2_n_0\,
      S(2) => \p_Val2_11_2_reg_1566[17]_i_3_n_0\,
      S(1) => \p_Val2_11_2_reg_1566[17]_i_4_n_0\,
      S(0) => \p_Val2_11_2_reg_1566[17]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(18),
      Q => p_Val2_11_2_reg_1566(18),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(19),
      Q => p_Val2_11_2_reg_1566(19),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(20),
      Q => p_Val2_11_2_reg_1566(20),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(21),
      Q => p_Val2_11_2_reg_1566(21),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_2_reg_1566_reg[17]_i_1_n_0\,
      CO(3) => \p_Val2_11_2_reg_1566_reg[21]_i_1_n_0\,
      CO(2) => \p_Val2_11_2_reg_1566_reg[21]_i_1_n_1\,
      CO(1) => \p_Val2_11_2_reg_1566_reg[21]_i_1_n_2\,
      CO(0) => \p_Val2_11_2_reg_1566_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O(3 downto 0) => p_Val2_11_2_fu_846_p2(24 downto 21),
      S(3) => \p_Val2_11_2_reg_1566[21]_i_2_n_0\,
      S(2) => \p_Val2_11_2_reg_1566[21]_i_3_n_0\,
      S(1) => \p_Val2_11_2_reg_1566[21]_i_4_n_0\,
      S(0) => \p_Val2_11_2_reg_1566[21]_i_5_n_0\
    );
\p_Val2_11_2_reg_1566_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(22),
      Q => p_Val2_11_2_reg_1566(22),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(23),
      Q => p_Val2_11_2_reg_1566(23),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(24),
      Q => p_Val2_11_2_reg_1566(24),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(25),
      Q => p_Val2_11_2_reg_1566(25),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_2_reg_1566_reg[21]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_11_2_reg_1566_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_11_2_reg_1566_reg[25]_i_1_n_1\,
      CO(1) => \p_Val2_11_2_reg_1566_reg[25]_i_1_n_2\,
      CO(0) => \p_Val2_11_2_reg_1566_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_11_2_reg_1566[25]_i_2_n_0\,
      DI(1) => tmp_15_cast_reg_14440,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O(3 downto 0) => p_Val2_11_2_fu_846_p2(28 downto 25),
      S(3) => \p_Val2_11_2_reg_1566[25]_i_3_n_0\,
      S(2) => \p_Val2_11_2_reg_1566[25]_i_4_n_0\,
      S(1) => \p_Val2_11_2_reg_1566[25]_i_5_n_0\,
      S(0) => \p_Val2_11_2_reg_1566[25]_i_6_n_0\
    );
\p_Val2_11_2_reg_1566_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(26),
      Q => p_Val2_11_2_reg_1566(26),
      R => '0'
    );
\p_Val2_11_2_reg_1566_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(28),
      Q => p_Val2_11_2_reg_1566(28),
      R => '0'
    );
\p_Val2_11_3_reg_1618[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(13),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => p_Val2_11_3_fu_989_p2(13)
    );
\p_Val2_11_3_reg_1618[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(16),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(16),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      O => \p_Val2_11_3_reg_1618[14]_i_2_n_0\
    );
\p_Val2_11_3_reg_1618[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(15),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(15),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      O => \p_Val2_11_3_reg_1618[14]_i_3_n_0\
    );
\p_Val2_11_3_reg_1618[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(14),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(14),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      O => \p_Val2_11_3_reg_1618[14]_i_4_n_0\
    );
\p_Val2_11_3_reg_1618[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(13),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => \p_Val2_11_3_reg_1618[14]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(20),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(20),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      O => \p_Val2_11_3_reg_1618[17]_i_2_n_0\
    );
\p_Val2_11_3_reg_1618[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(19),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(19),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      O => \p_Val2_11_3_reg_1618[17]_i_3_n_0\
    );
\p_Val2_11_3_reg_1618[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(18),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(18),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      O => \p_Val2_11_3_reg_1618[17]_i_4_n_0\
    );
\p_Val2_11_3_reg_1618[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(17),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(17),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O => \p_Val2_11_3_reg_1618[17]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(24),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(24),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      O => \p_Val2_11_3_reg_1618[21]_i_2_n_0\
    );
\p_Val2_11_3_reg_1618[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(23),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(23),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      O => \p_Val2_11_3_reg_1618[21]_i_3_n_0\
    );
\p_Val2_11_3_reg_1618[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(22),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(22),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      O => \p_Val2_11_3_reg_1618[21]_i_4_n_0\
    );
\p_Val2_11_3_reg_1618[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(21),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(21),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O => \p_Val2_11_3_reg_1618[21]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      O => \p_Val2_11_3_reg_1618[25]_i_2_n_0\
    );
\p_Val2_11_3_reg_1618[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti4_reg_1582(27),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(28),
      O => \p_Val2_11_3_reg_1618[25]_i_3_n_0\
    );
\p_Val2_11_3_reg_1618[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_33_reg_1577(27),
      I2 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I3 => neg_ti4_reg_1582(27),
      O => \p_Val2_11_3_reg_1618[25]_i_4_n_0\
    );
\p_Val2_11_3_reg_1618[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_33_reg_1577(26),
      I2 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I3 => neg_ti4_reg_1582(26),
      O => \p_Val2_11_3_reg_1618[25]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_33_reg_1577(25),
      I1 => ap_reg_pp0_iter3_tmp_59_reg_1347,
      I2 => neg_ti4_reg_1582(25),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O => \p_Val2_11_3_reg_1618[25]_i_6_n_0\
    );
\p_Val2_11_3_reg_1618_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(13),
      Q => p_Val2_11_3_reg_1618(13),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(14),
      Q => p_Val2_11_3_reg_1618(14),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_11_3_reg_1618_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_11_3_reg_1618_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_11_3_reg_1618_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_11_3_reg_1618_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O(3 downto 1) => p_Val2_11_3_fu_989_p2(16 downto 14),
      O(0) => \NLW_p_Val2_11_3_reg_1618_reg[14]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_11_3_reg_1618[14]_i_2_n_0\,
      S(2) => \p_Val2_11_3_reg_1618[14]_i_3_n_0\,
      S(1) => \p_Val2_11_3_reg_1618[14]_i_4_n_0\,
      S(0) => \p_Val2_11_3_reg_1618[14]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(15),
      Q => p_Val2_11_3_reg_1618(15),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(16),
      Q => p_Val2_11_3_reg_1618(16),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(17),
      Q => p_Val2_11_3_reg_1618(17),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_3_reg_1618_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_11_3_reg_1618_reg[17]_i_1_n_0\,
      CO(2) => \p_Val2_11_3_reg_1618_reg[17]_i_1_n_1\,
      CO(1) => \p_Val2_11_3_reg_1618_reg[17]_i_1_n_2\,
      CO(0) => \p_Val2_11_3_reg_1618_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O(3 downto 0) => p_Val2_11_3_fu_989_p2(20 downto 17),
      S(3) => \p_Val2_11_3_reg_1618[17]_i_2_n_0\,
      S(2) => \p_Val2_11_3_reg_1618[17]_i_3_n_0\,
      S(1) => \p_Val2_11_3_reg_1618[17]_i_4_n_0\,
      S(0) => \p_Val2_11_3_reg_1618[17]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(18),
      Q => p_Val2_11_3_reg_1618(18),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(19),
      Q => p_Val2_11_3_reg_1618(19),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(20),
      Q => p_Val2_11_3_reg_1618(20),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(21),
      Q => p_Val2_11_3_reg_1618(21),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_3_reg_1618_reg[17]_i_1_n_0\,
      CO(3) => \p_Val2_11_3_reg_1618_reg[21]_i_1_n_0\,
      CO(2) => \p_Val2_11_3_reg_1618_reg[21]_i_1_n_1\,
      CO(1) => \p_Val2_11_3_reg_1618_reg[21]_i_1_n_2\,
      CO(0) => \p_Val2_11_3_reg_1618_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O(3 downto 0) => p_Val2_11_3_fu_989_p2(24 downto 21),
      S(3) => \p_Val2_11_3_reg_1618[21]_i_2_n_0\,
      S(2) => \p_Val2_11_3_reg_1618[21]_i_3_n_0\,
      S(1) => \p_Val2_11_3_reg_1618[21]_i_4_n_0\,
      S(0) => \p_Val2_11_3_reg_1618[21]_i_5_n_0\
    );
\p_Val2_11_3_reg_1618_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(22),
      Q => p_Val2_11_3_reg_1618(22),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(23),
      Q => p_Val2_11_3_reg_1618(23),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(24),
      Q => p_Val2_11_3_reg_1618(24),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(25),
      Q => p_Val2_11_3_reg_1618(25),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_3_reg_1618_reg[21]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_11_3_reg_1618_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_11_3_reg_1618_reg[25]_i_1_n_1\,
      CO(1) => \p_Val2_11_3_reg_1618_reg[25]_i_1_n_2\,
      CO(0) => \p_Val2_11_3_reg_1618_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_11_3_reg_1618[25]_i_2_n_0\,
      DI(1) => tmp_15_cast_reg_14440,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O(3 downto 0) => p_Val2_11_3_fu_989_p2(28 downto 25),
      S(3) => \p_Val2_11_3_reg_1618[25]_i_3_n_0\,
      S(2) => \p_Val2_11_3_reg_1618[25]_i_4_n_0\,
      S(1) => \p_Val2_11_3_reg_1618[25]_i_5_n_0\,
      S(0) => \p_Val2_11_3_reg_1618[25]_i_6_n_0\
    );
\p_Val2_11_3_reg_1618_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(26),
      Q => p_Val2_11_3_reg_1618(26),
      R => '0'
    );
\p_Val2_11_3_reg_1618_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(28),
      Q => p_Val2_11_3_reg_1618(28),
      R => '0'
    );
\p_Val2_11_4_reg_1504[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(13),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => p_Val2_11_4_fu_705_p2(13)
    );
\p_Val2_11_4_reg_1504[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(16),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(16),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      O => \p_Val2_11_4_reg_1504[14]_i_2_n_0\
    );
\p_Val2_11_4_reg_1504[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(15),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(15),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      O => \p_Val2_11_4_reg_1504[14]_i_3_n_0\
    );
\p_Val2_11_4_reg_1504[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(14),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(14),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      O => \p_Val2_11_4_reg_1504[14]_i_4_n_0\
    );
\p_Val2_11_4_reg_1504[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(13),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => \p_Val2_11_4_reg_1504[14]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(20),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(20),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      O => \p_Val2_11_4_reg_1504[17]_i_2_n_0\
    );
\p_Val2_11_4_reg_1504[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(19),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(19),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      O => \p_Val2_11_4_reg_1504[17]_i_3_n_0\
    );
\p_Val2_11_4_reg_1504[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(18),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(18),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      O => \p_Val2_11_4_reg_1504[17]_i_4_n_0\
    );
\p_Val2_11_4_reg_1504[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(17),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(17),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O => \p_Val2_11_4_reg_1504[17]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(24),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(24),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      O => \p_Val2_11_4_reg_1504[21]_i_2_n_0\
    );
\p_Val2_11_4_reg_1504[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(23),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(23),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      O => \p_Val2_11_4_reg_1504[21]_i_3_n_0\
    );
\p_Val2_11_4_reg_1504[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(22),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(22),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      O => \p_Val2_11_4_reg_1504[21]_i_4_n_0\
    );
\p_Val2_11_4_reg_1504[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(21),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(21),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O => \p_Val2_11_4_reg_1504[21]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      O => \p_Val2_11_4_reg_1504[25]_i_2_n_0\
    );
\p_Val2_11_4_reg_1504[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti9_reg_1479(27),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(28),
      O => \p_Val2_11_4_reg_1504[25]_i_3_n_0\
    );
\p_Val2_11_4_reg_1504[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_39_reg_1474(27),
      I2 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I3 => neg_ti9_reg_1479(27),
      O => \p_Val2_11_4_reg_1504[25]_i_4_n_0\
    );
\p_Val2_11_4_reg_1504[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_39_reg_1474(26),
      I2 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I3 => neg_ti9_reg_1479(26),
      O => \p_Val2_11_4_reg_1504[25]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_39_reg_1474(25),
      I1 => ap_reg_pp0_iter2_tmp_63_reg_1282,
      I2 => neg_ti9_reg_1479(25),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O => \p_Val2_11_4_reg_1504[25]_i_6_n_0\
    );
\p_Val2_11_4_reg_1504_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(13),
      Q => p_Val2_11_4_reg_1504(13),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(14),
      Q => p_Val2_11_4_reg_1504(14),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_11_4_reg_1504_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_11_4_reg_1504_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_11_4_reg_1504_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_11_4_reg_1504_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O(3 downto 1) => p_Val2_11_4_fu_705_p2(16 downto 14),
      O(0) => \NLW_p_Val2_11_4_reg_1504_reg[14]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_11_4_reg_1504[14]_i_2_n_0\,
      S(2) => \p_Val2_11_4_reg_1504[14]_i_3_n_0\,
      S(1) => \p_Val2_11_4_reg_1504[14]_i_4_n_0\,
      S(0) => \p_Val2_11_4_reg_1504[14]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(15),
      Q => p_Val2_11_4_reg_1504(15),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(16),
      Q => p_Val2_11_4_reg_1504(16),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(17),
      Q => p_Val2_11_4_reg_1504(17),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_4_reg_1504_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_11_4_reg_1504_reg[17]_i_1_n_0\,
      CO(2) => \p_Val2_11_4_reg_1504_reg[17]_i_1_n_1\,
      CO(1) => \p_Val2_11_4_reg_1504_reg[17]_i_1_n_2\,
      CO(0) => \p_Val2_11_4_reg_1504_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O(3 downto 0) => p_Val2_11_4_fu_705_p2(20 downto 17),
      S(3) => \p_Val2_11_4_reg_1504[17]_i_2_n_0\,
      S(2) => \p_Val2_11_4_reg_1504[17]_i_3_n_0\,
      S(1) => \p_Val2_11_4_reg_1504[17]_i_4_n_0\,
      S(0) => \p_Val2_11_4_reg_1504[17]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(18),
      Q => p_Val2_11_4_reg_1504(18),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(19),
      Q => p_Val2_11_4_reg_1504(19),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(20),
      Q => p_Val2_11_4_reg_1504(20),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(21),
      Q => p_Val2_11_4_reg_1504(21),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_4_reg_1504_reg[17]_i_1_n_0\,
      CO(3) => \p_Val2_11_4_reg_1504_reg[21]_i_1_n_0\,
      CO(2) => \p_Val2_11_4_reg_1504_reg[21]_i_1_n_1\,
      CO(1) => \p_Val2_11_4_reg_1504_reg[21]_i_1_n_2\,
      CO(0) => \p_Val2_11_4_reg_1504_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O(3 downto 0) => p_Val2_11_4_fu_705_p2(24 downto 21),
      S(3) => \p_Val2_11_4_reg_1504[21]_i_2_n_0\,
      S(2) => \p_Val2_11_4_reg_1504[21]_i_3_n_0\,
      S(1) => \p_Val2_11_4_reg_1504[21]_i_4_n_0\,
      S(0) => \p_Val2_11_4_reg_1504[21]_i_5_n_0\
    );
\p_Val2_11_4_reg_1504_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(22),
      Q => p_Val2_11_4_reg_1504(22),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(23),
      Q => p_Val2_11_4_reg_1504(23),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(24),
      Q => p_Val2_11_4_reg_1504(24),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(25),
      Q => p_Val2_11_4_reg_1504(25),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_4_reg_1504_reg[21]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_11_4_reg_1504_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_11_4_reg_1504_reg[25]_i_1_n_1\,
      CO(1) => \p_Val2_11_4_reg_1504_reg[25]_i_1_n_2\,
      CO(0) => \p_Val2_11_4_reg_1504_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_11_4_reg_1504[25]_i_2_n_0\,
      DI(1) => tmp_15_cast_reg_14440,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O(3 downto 0) => p_Val2_11_4_fu_705_p2(28 downto 25),
      S(3) => \p_Val2_11_4_reg_1504[25]_i_3_n_0\,
      S(2) => \p_Val2_11_4_reg_1504[25]_i_4_n_0\,
      S(1) => \p_Val2_11_4_reg_1504[25]_i_5_n_0\,
      S(0) => \p_Val2_11_4_reg_1504[25]_i_6_n_0\
    );
\p_Val2_11_4_reg_1504_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(26),
      Q => p_Val2_11_4_reg_1504(26),
      R => '0'
    );
\p_Val2_11_4_reg_1504_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(28),
      Q => p_Val2_11_4_reg_1504(28),
      R => '0'
    );
\p_Val2_11_5_reg_1649[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(13),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => p_Val2_11_5_fu_1086_p2(13)
    );
\p_Val2_11_5_reg_1649[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(16),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(16),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      O => \p_Val2_11_5_reg_1649[14]_i_2_n_0\
    );
\p_Val2_11_5_reg_1649[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(15),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(15),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      O => \p_Val2_11_5_reg_1649[14]_i_3_n_0\
    );
\p_Val2_11_5_reg_1649[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(14),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(14),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      O => \p_Val2_11_5_reg_1649[14]_i_4_n_0\
    );
\p_Val2_11_5_reg_1649[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(13),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => \p_Val2_11_5_reg_1649[14]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(20),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(20),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      O => \p_Val2_11_5_reg_1649[17]_i_2_n_0\
    );
\p_Val2_11_5_reg_1649[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(19),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(19),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      O => \p_Val2_11_5_reg_1649[17]_i_3_n_0\
    );
\p_Val2_11_5_reg_1649[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(18),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(18),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      O => \p_Val2_11_5_reg_1649[17]_i_4_n_0\
    );
\p_Val2_11_5_reg_1649[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(17),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(17),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O => \p_Val2_11_5_reg_1649[17]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(24),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(24),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      O => \p_Val2_11_5_reg_1649[21]_i_2_n_0\
    );
\p_Val2_11_5_reg_1649[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(23),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(23),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      O => \p_Val2_11_5_reg_1649[21]_i_3_n_0\
    );
\p_Val2_11_5_reg_1649[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(22),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(22),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      O => \p_Val2_11_5_reg_1649[21]_i_4_n_0\
    );
\p_Val2_11_5_reg_1649[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(21),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(21),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O => \p_Val2_11_5_reg_1649[21]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      O => \p_Val2_11_5_reg_1649[25]_i_2_n_0\
    );
\p_Val2_11_5_reg_1649[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti_reg_1634(27),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(28),
      O => \p_Val2_11_5_reg_1649[25]_i_3_n_0\
    );
\p_Val2_11_5_reg_1649[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_45_reg_1629(27),
      I2 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I3 => neg_ti_reg_1634(27),
      O => \p_Val2_11_5_reg_1649[25]_i_4_n_0\
    );
\p_Val2_11_5_reg_1649[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_45_reg_1629(26),
      I2 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I3 => neg_ti_reg_1634(26),
      O => \p_Val2_11_5_reg_1649[25]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_45_reg_1629(25),
      I1 => ap_reg_pp0_iter3_tmp_67_reg_1358,
      I2 => neg_ti_reg_1634(25),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O => \p_Val2_11_5_reg_1649[25]_i_6_n_0\
    );
\p_Val2_11_5_reg_1649_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(13),
      Q => \p_2_in__0\(0),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(14),
      Q => \p_2_in__0\(1),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_11_5_reg_1649_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_11_5_reg_1649_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_11_5_reg_1649_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_11_5_reg_1649_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O(3 downto 1) => p_Val2_11_5_fu_1086_p2(16 downto 14),
      O(0) => \NLW_p_Val2_11_5_reg_1649_reg[14]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_11_5_reg_1649[14]_i_2_n_0\,
      S(2) => \p_Val2_11_5_reg_1649[14]_i_3_n_0\,
      S(1) => \p_Val2_11_5_reg_1649[14]_i_4_n_0\,
      S(0) => \p_Val2_11_5_reg_1649[14]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(15),
      Q => \p_2_in__0\(2),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(16),
      Q => \p_2_in__0\(3),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(17),
      Q => \p_2_in__0\(4),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_5_reg_1649_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_11_5_reg_1649_reg[17]_i_1_n_0\,
      CO(2) => \p_Val2_11_5_reg_1649_reg[17]_i_1_n_1\,
      CO(1) => \p_Val2_11_5_reg_1649_reg[17]_i_1_n_2\,
      CO(0) => \p_Val2_11_5_reg_1649_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O(3 downto 0) => p_Val2_11_5_fu_1086_p2(20 downto 17),
      S(3) => \p_Val2_11_5_reg_1649[17]_i_2_n_0\,
      S(2) => \p_Val2_11_5_reg_1649[17]_i_3_n_0\,
      S(1) => \p_Val2_11_5_reg_1649[17]_i_4_n_0\,
      S(0) => \p_Val2_11_5_reg_1649[17]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(18),
      Q => \p_2_in__0\(5),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(19),
      Q => \p_2_in__0\(6),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(20),
      Q => \p_2_in__0\(7),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(21),
      Q => \p_2_in__0\(8),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_5_reg_1649_reg[17]_i_1_n_0\,
      CO(3) => \p_Val2_11_5_reg_1649_reg[21]_i_1_n_0\,
      CO(2) => \p_Val2_11_5_reg_1649_reg[21]_i_1_n_1\,
      CO(1) => \p_Val2_11_5_reg_1649_reg[21]_i_1_n_2\,
      CO(0) => \p_Val2_11_5_reg_1649_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O(3 downto 0) => p_Val2_11_5_fu_1086_p2(24 downto 21),
      S(3) => \p_Val2_11_5_reg_1649[21]_i_2_n_0\,
      S(2) => \p_Val2_11_5_reg_1649[21]_i_3_n_0\,
      S(1) => \p_Val2_11_5_reg_1649[21]_i_4_n_0\,
      S(0) => \p_Val2_11_5_reg_1649[21]_i_5_n_0\
    );
\p_Val2_11_5_reg_1649_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(22),
      Q => \p_2_in__0\(9),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(23),
      Q => \p_2_in__0\(10),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(24),
      Q => \p_2_in__0\(11),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(25),
      Q => \p_2_in__0\(12),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_5_reg_1649_reg[21]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_11_5_reg_1649_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_11_5_reg_1649_reg[25]_i_1_n_1\,
      CO(1) => \p_Val2_11_5_reg_1649_reg[25]_i_1_n_2\,
      CO(0) => \p_Val2_11_5_reg_1649_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_11_5_reg_1649[25]_i_2_n_0\,
      DI(1) => tmp_15_cast_reg_14440,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O(3 downto 0) => p_Val2_11_5_fu_1086_p2(28 downto 25),
      S(3) => \p_Val2_11_5_reg_1649[25]_i_3_n_0\,
      S(2) => \p_Val2_11_5_reg_1649[25]_i_4_n_0\,
      S(1) => \p_Val2_11_5_reg_1649[25]_i_5_n_0\,
      S(0) => \p_Val2_11_5_reg_1649[25]_i_6_n_0\
    );
\p_Val2_11_5_reg_1649_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(26),
      Q => \p_2_in__0\(13),
      R => '0'
    );
\p_Val2_11_5_reg_1649_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(28),
      Q => \p_Val2_11_5_reg_1649_reg_n_0_[28]\,
      R => '0'
    );
\p_Val2_12_1_reg_1536[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(21),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[10]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(22),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[11]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(23),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[12]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(24),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[13]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(25),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[14]_i_2_n_0\
    );
\p_Val2_12_1_reg_1536[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(14),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[3]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(15),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[4]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(16),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[5]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(18),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[7]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(20),
      I1 => tmp_22_1_reg_1494,
      O => \p_Val2_12_1_reg_1536[9]_i_1_n_0\
    );
\p_Val2_12_1_reg_1536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[10]_i_1_n_0\,
      Q => data4(10),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[11]_i_1_n_0\,
      Q => data4(11),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[12]_i_1_n_0\,
      Q => data4(12),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[13]_i_1_n_0\,
      Q => data4(13),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[14]_i_2_n_0\,
      Q => data4(14),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_11_1_reg_1453(26),
      Q => data4(15),
      R => mixer_m_V_m_axi_U_n_25
    );
\p_Val2_12_1_reg_1536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_11_1_reg_1453(13),
      Q => data4(2),
      R => mixer_m_V_m_axi_U_n_25
    );
\p_Val2_12_1_reg_1536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[3]_i_1_n_0\,
      Q => data4(3),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[4]_i_1_n_0\,
      Q => data4(4),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[5]_i_1_n_0\,
      Q => data4(5),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_11_1_reg_1453(17),
      Q => data4(6),
      R => mixer_m_V_m_axi_U_n_25
    );
\p_Val2_12_1_reg_1536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[7]_i_1_n_0\,
      Q => data4(7),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_1_reg_1536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_11_1_reg_1453(19),
      Q => data4(8),
      R => mixer_m_V_m_axi_U_n_25
    );
\p_Val2_12_1_reg_1536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => \p_Val2_12_1_reg_1536[9]_i_1_n_0\,
      Q => data4(9),
      R => mixer_m_V_m_axi_U_n_26
    );
\p_Val2_12_2_reg_1639[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(21),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[10]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(22),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[11]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(23),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[12]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(24),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[13]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(25),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[14]_i_2_n_0\
    );
\p_Val2_12_2_reg_1639[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(14),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[3]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(15),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[4]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(16),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[5]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(18),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[7]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(20),
      I1 => tmp_22_2_reg_1613,
      O => \p_Val2_12_2_reg_1639[9]_i_1_n_0\
    );
\p_Val2_12_2_reg_1639_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[10]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(8),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[11]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(9),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[12]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(10),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[13]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(11),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[14]_i_2_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(12),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_2_reg_1566(26),
      Q => \p_Val2_12_2_reg_1639_reg__0\(13),
      R => mixer_m_V_m_axi_U_n_39
    );
\p_Val2_12_2_reg_1639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_2_reg_1566(13),
      Q => \p_Val2_12_2_reg_1639_reg__0\(0),
      R => mixer_m_V_m_axi_U_n_39
    );
\p_Val2_12_2_reg_1639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[3]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(1),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[4]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(2),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[5]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(3),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_2_reg_1566(17),
      Q => \p_Val2_12_2_reg_1639_reg__0\(4),
      R => mixer_m_V_m_axi_U_n_39
    );
\p_Val2_12_2_reg_1639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[7]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(5),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_2_reg_1639_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_2_reg_1566(19),
      Q => \p_Val2_12_2_reg_1639_reg__0\(6),
      R => mixer_m_V_m_axi_U_n_39
    );
\p_Val2_12_2_reg_1639_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_12_2_reg_1639[9]_i_1_n_0\,
      Q => \p_Val2_12_2_reg_1639_reg__0\(7),
      R => mixer_m_V_m_axi_U_n_40
    );
\p_Val2_12_3_reg_1660[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(21),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[10]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(22),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[11]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(23),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[12]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(24),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[13]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(25),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[14]_i_2_n_0\
    );
\p_Val2_12_3_reg_1660[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(14),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[3]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(15),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[4]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(16),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[5]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(18),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[7]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(20),
      I1 => tmp_22_3_reg_1644,
      O => \p_Val2_12_3_reg_1660[9]_i_1_n_0\
    );
\p_Val2_12_3_reg_1660_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[10]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(8),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[11]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(9),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[12]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(10),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[13]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(11),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[14]_i_2_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(12),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_3_reg_1618(26),
      Q => \p_Val2_12_3_reg_1660_reg__0\(13),
      R => mixer_m_V_m_axi_U_n_32
    );
\p_Val2_12_3_reg_1660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_3_reg_1618(13),
      Q => \p_Val2_12_3_reg_1660_reg__0\(0),
      R => mixer_m_V_m_axi_U_n_32
    );
\p_Val2_12_3_reg_1660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[3]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(1),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[4]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(2),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[5]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(3),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_3_reg_1618(17),
      Q => \p_Val2_12_3_reg_1660_reg__0\(4),
      R => mixer_m_V_m_axi_U_n_32
    );
\p_Val2_12_3_reg_1660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[7]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(5),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_3_reg_1660_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_3_reg_1618(19),
      Q => \p_Val2_12_3_reg_1660_reg__0\(6),
      R => mixer_m_V_m_axi_U_n_32
    );
\p_Val2_12_3_reg_1660_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => \p_Val2_12_3_reg_1660[9]_i_1_n_0\,
      Q => \p_Val2_12_3_reg_1660_reg__0\(7),
      R => mixer_m_V_m_axi_U_n_33
    );
\p_Val2_12_4_reg_1587[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(21),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[10]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(22),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[11]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(23),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[12]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(24),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[13]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(25),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[14]_i_2_n_0\
    );
\p_Val2_12_4_reg_1587[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(14),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[3]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(15),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[4]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(16),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[5]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(18),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[7]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(20),
      I1 => tmp_22_4_reg_1556,
      O => \p_Val2_12_4_reg_1587[9]_i_1_n_0\
    );
\p_Val2_12_4_reg_1587_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[10]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(8),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[11]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(9),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[12]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(10),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[13]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(11),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[14]_i_2_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(12),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_4_reg_1504(26),
      Q => \p_Val2_12_4_reg_1587_reg__0\(13),
      R => mixer_m_V_m_axi_U_n_47
    );
\p_Val2_12_4_reg_1587_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_4_reg_1504(13),
      Q => \p_Val2_12_4_reg_1587_reg__0\(0),
      R => mixer_m_V_m_axi_U_n_47
    );
\p_Val2_12_4_reg_1587_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[3]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(1),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[4]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(2),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[5]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(3),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_4_reg_1504(17),
      Q => \p_Val2_12_4_reg_1587_reg__0\(4),
      R => mixer_m_V_m_axi_U_n_47
    );
\p_Val2_12_4_reg_1587_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[7]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(5),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_4_reg_1587_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_4_reg_1504(19),
      Q => \p_Val2_12_4_reg_1587_reg__0\(6),
      R => mixer_m_V_m_axi_U_n_47
    );
\p_Val2_12_4_reg_1587_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \p_Val2_12_4_reg_1587[9]_i_1_n_0\,
      Q => \p_Val2_12_4_reg_1587_reg__0\(7),
      R => mixer_m_V_m_axi_U_n_48
    );
\p_Val2_12_5_reg_1670[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(8),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[10]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(9),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[11]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(10),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[12]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(11),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[13]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(12),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[14]_i_2_n_0\
    );
\p_Val2_12_5_reg_1670[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[3]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[4]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(3),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[5]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[7]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(7),
      I1 => tmp_22_5_reg_1665,
      O => \p_Val2_12_5_reg_1670[9]_i_1_n_0\
    );
\p_Val2_12_5_reg_1670_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[10]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(8),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[11]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(9),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[12]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(10),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[13]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(11),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[14]_i_2_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(12),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_2_in__0\(13),
      Q => \p_Val2_12_5_reg_1670_reg__0\(13),
      R => \p_1_in__0\(13)
    );
\p_Val2_12_5_reg_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_2_in__0\(0),
      Q => \p_Val2_12_5_reg_1670_reg__0\(0),
      R => \p_1_in__0\(13)
    );
\p_Val2_12_5_reg_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[3]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(1),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[4]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(2),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[5]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(3),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_2_in__0\(4),
      Q => \p_Val2_12_5_reg_1670_reg__0\(4),
      R => \p_1_in__0\(13)
    );
\p_Val2_12_5_reg_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[7]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(5),
      R => \p_1_in__0\(12)
    );
\p_Val2_12_5_reg_1670_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_2_in__0\(6),
      Q => \p_Val2_12_5_reg_1670_reg__0\(6),
      R => \p_1_in__0\(13)
    );
\p_Val2_12_5_reg_1670_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => \p_Val2_12_5_reg_1670[9]_i_1_n_0\,
      Q => \p_Val2_12_5_reg_1670_reg__0\(7),
      R => \p_1_in__0\(12)
    );
\p_Val2_4_cast_reg_1254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(13),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(14),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[13]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(15),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[14]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(16),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[15]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(17),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[16]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(18),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[17]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(19),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[18]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(20),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[19]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(21),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[20]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(22),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[21]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(23),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[22]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(24),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[23]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(25),
      Q => \p_Val2_4_cast_reg_1254_reg_n_0_[24]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1254_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_4_1_cast_fu_259_p1(26),
      Q => p_Val2_4_cast_reg_12540,
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(0),
      Q => p_Val2_5_2_reg_1271(0),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(10),
      Q => p_Val2_5_2_reg_1271(10),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(11),
      Q => p_Val2_5_2_reg_1271(11),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(12),
      Q => p_Val2_5_2_reg_1271(12),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(13),
      Q => p_Val2_5_2_reg_1271(13),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(14),
      Q => p_Val2_5_2_reg_1271(14),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(15),
      Q => p_Val2_5_2_reg_1271(15),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(16),
      Q => p_Val2_5_2_reg_1271(16),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(17),
      Q => p_Val2_5_2_reg_1271(17),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(18),
      Q => p_Val2_5_2_reg_1271(18),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(19),
      Q => p_Val2_5_2_reg_1271(19),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(1),
      Q => p_Val2_5_2_reg_1271(1),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(20),
      Q => p_Val2_5_2_reg_1271(20),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(21),
      Q => p_Val2_5_2_reg_1271(21),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(22),
      Q => p_Val2_5_2_reg_1271(22),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(23),
      Q => p_Val2_5_2_reg_1271(23),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(24),
      Q => p_Val2_5_2_reg_1271(24),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(25),
      Q => p_Val2_5_2_reg_1271(25),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(26),
      Q => p_Val2_5_2_reg_1271(26),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(27),
      Q => p_Val2_5_2_reg_1271(27),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(2),
      Q => p_Val2_5_2_reg_1271(2),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(3),
      Q => p_Val2_5_2_reg_1271(3),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(4),
      Q => p_Val2_5_2_reg_1271(4),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(5),
      Q => p_Val2_5_2_reg_1271(5),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(6),
      Q => p_Val2_5_2_reg_1271(6),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(7),
      Q => p_Val2_5_2_reg_1271(7),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(8),
      Q => p_Val2_5_2_reg_1271(8),
      R => '0'
    );
\p_Val2_5_2_reg_1271_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => grp_fu_1190_p2(9),
      Q => p_Val2_5_2_reg_1271(9),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(0),
      Q => p_Val2_5_reg_1226(0),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(10),
      Q => p_Val2_5_reg_1226(10),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(11),
      Q => p_Val2_5_reg_1226(11),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(12),
      Q => p_Val2_5_reg_1226(12),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(13),
      Q => p_Val2_5_reg_1226(13),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(14),
      Q => p_Val2_5_reg_1226(14),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(15),
      Q => p_Val2_5_reg_1226(15),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(16),
      Q => p_Val2_5_reg_1226(16),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(17),
      Q => p_Val2_5_reg_1226(17),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(18),
      Q => p_Val2_5_reg_1226(18),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(19),
      Q => p_Val2_5_reg_1226(19),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(1),
      Q => p_Val2_5_reg_1226(1),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(20),
      Q => p_Val2_5_reg_1226(20),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(21),
      Q => p_Val2_5_reg_1226(21),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(22),
      Q => p_Val2_5_reg_1226(22),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(23),
      Q => p_Val2_5_reg_1226(23),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(24),
      Q => p_Val2_5_reg_1226(24),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(25),
      Q => p_Val2_5_reg_1226(25),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(26),
      Q => p_Val2_5_reg_1226(26),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(27),
      Q => p_Val2_5_reg_1226(27),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(2),
      Q => p_Val2_5_reg_1226(2),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(3),
      Q => p_Val2_5_reg_1226(3),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(4),
      Q => p_Val2_5_reg_1226(4),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(5),
      Q => p_Val2_5_reg_1226(5),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(6),
      Q => p_Val2_5_reg_1226(6),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(7),
      Q => p_Val2_5_reg_1226(7),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(8),
      Q => p_Val2_5_reg_1226(8),
      R => '0'
    );
\p_Val2_5_reg_1226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => grp_fu_1184_p2(9),
      Q => p_Val2_5_reg_1226(9),
      R => '0'
    );
\p_Val2_6_2_reg_1306[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      I1 => p_Val2_5_2_reg_1271(12),
      O => p_Val2_6_2_fu_348_p2(12)
    );
\p_Val2_6_2_reg_1306[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[15]\,
      I1 => p_Val2_5_2_reg_1271(15),
      O => \p_Val2_6_2_reg_1306[15]_i_2_n_0\
    );
\p_Val2_6_2_reg_1306[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[14]\,
      I1 => p_Val2_5_2_reg_1271(14),
      O => \p_Val2_6_2_reg_1306[15]_i_3_n_0\
    );
\p_Val2_6_2_reg_1306[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[13]\,
      I1 => p_Val2_5_2_reg_1271(13),
      O => \p_Val2_6_2_reg_1306[15]_i_4_n_0\
    );
\p_Val2_6_2_reg_1306[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      I1 => p_Val2_5_2_reg_1271(12),
      O => \p_Val2_6_2_reg_1306[15]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[19]\,
      I1 => p_Val2_5_2_reg_1271(19),
      O => \p_Val2_6_2_reg_1306[19]_i_2_n_0\
    );
\p_Val2_6_2_reg_1306[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[18]\,
      I1 => p_Val2_5_2_reg_1271(18),
      O => \p_Val2_6_2_reg_1306[19]_i_3_n_0\
    );
\p_Val2_6_2_reg_1306[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[17]\,
      I1 => p_Val2_5_2_reg_1271(17),
      O => \p_Val2_6_2_reg_1306[19]_i_4_n_0\
    );
\p_Val2_6_2_reg_1306[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[16]\,
      I1 => p_Val2_5_2_reg_1271(16),
      O => \p_Val2_6_2_reg_1306[19]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[23]\,
      I1 => p_Val2_5_2_reg_1271(23),
      O => \p_Val2_6_2_reg_1306[23]_i_2_n_0\
    );
\p_Val2_6_2_reg_1306[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[22]\,
      I1 => p_Val2_5_2_reg_1271(22),
      O => \p_Val2_6_2_reg_1306[23]_i_3_n_0\
    );
\p_Val2_6_2_reg_1306[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[21]\,
      I1 => p_Val2_5_2_reg_1271(21),
      O => \p_Val2_6_2_reg_1306[23]_i_4_n_0\
    );
\p_Val2_6_2_reg_1306[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[20]\,
      I1 => p_Val2_5_2_reg_1271(20),
      O => \p_Val2_6_2_reg_1306[23]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(25),
      O => \p_Val2_6_2_reg_1306[27]_i_2_n_0\
    );
\p_Val2_6_2_reg_1306[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(26),
      I1 => p_Val2_5_2_reg_1271(27),
      O => \p_Val2_6_2_reg_1306[27]_i_3_n_0\
    );
\p_Val2_6_2_reg_1306[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(25),
      I1 => p_Val2_5_2_reg_1271(26),
      O => \p_Val2_6_2_reg_1306[27]_i_4_n_0\
    );
\p_Val2_6_2_reg_1306[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(25),
      I1 => p_Val2_4_cast_reg_12540,
      O => \p_Val2_6_2_reg_1306[27]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1254_reg_n_0_[24]\,
      I1 => p_Val2_5_2_reg_1271(24),
      O => \p_Val2_6_2_reg_1306[27]_i_6_n_0\
    );
\p_Val2_6_2_reg_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(0),
      Q => p_Val2_6_2_reg_1306(0),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(10),
      Q => p_Val2_6_2_reg_1306(10),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(11),
      Q => p_Val2_6_2_reg_1306(11),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(12),
      Q => p_Val2_6_2_reg_1306(12),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(13),
      Q => p_Val2_6_2_reg_1306(13),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(14),
      Q => p_Val2_6_2_reg_1306(14),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(15),
      Q => p_Val2_6_2_reg_1306(15),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_2_reg_1306_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1306_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1306_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1306_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_4_cast_reg_1254_reg_n_0_[15]\,
      DI(2) => \p_Val2_4_cast_reg_1254_reg_n_0_[14]\,
      DI(1) => \p_Val2_4_cast_reg_1254_reg_n_0_[13]\,
      DI(0) => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      O(3 downto 1) => p_Val2_6_2_fu_348_p2(15 downto 13),
      O(0) => \NLW_p_Val2_6_2_reg_1306_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_6_2_reg_1306[15]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1306[15]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1306[15]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1306[15]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(16),
      Q => p_Val2_6_2_reg_1306(16),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(17),
      Q => p_Val2_6_2_reg_1306(17),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(18),
      Q => p_Val2_6_2_reg_1306(18),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(19),
      Q => p_Val2_6_2_reg_1306(19),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1306_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_2_reg_1306_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1306_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1306_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1306_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_4_cast_reg_1254_reg_n_0_[19]\,
      DI(2) => \p_Val2_4_cast_reg_1254_reg_n_0_[18]\,
      DI(1) => \p_Val2_4_cast_reg_1254_reg_n_0_[17]\,
      DI(0) => \p_Val2_4_cast_reg_1254_reg_n_0_[16]\,
      O(3 downto 0) => p_Val2_6_2_fu_348_p2(19 downto 16),
      S(3) => \p_Val2_6_2_reg_1306[19]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1306[19]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1306[19]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1306[19]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(1),
      Q => p_Val2_6_2_reg_1306(1),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(20),
      Q => p_Val2_6_2_reg_1306(20),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(21),
      Q => p_Val2_6_2_reg_1306(21),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(22),
      Q => p_Val2_6_2_reg_1306(22),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(23),
      Q => p_Val2_6_2_reg_1306(23),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1306_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_2_reg_1306_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1306_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1306_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1306_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_4_cast_reg_1254_reg_n_0_[23]\,
      DI(2) => \p_Val2_4_cast_reg_1254_reg_n_0_[22]\,
      DI(1) => \p_Val2_4_cast_reg_1254_reg_n_0_[21]\,
      DI(0) => \p_Val2_4_cast_reg_1254_reg_n_0_[20]\,
      O(3 downto 0) => p_Val2_6_2_fu_348_p2(23 downto 20),
      S(3) => \p_Val2_6_2_reg_1306[23]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1306[23]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1306[23]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1306[23]_i_5_n_0\
    );
\p_Val2_6_2_reg_1306_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(24),
      Q => p_Val2_6_2_reg_1306(24),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(25),
      Q => p_Val2_6_2_reg_1306(25),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(26),
      Q => p_Val2_6_2_reg_1306(26),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_2_fu_348_p2(27),
      Q => p_Val2_6_2_reg_1306(27),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1306_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_2_reg_1306_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_2_reg_1306_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1306_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1306_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_5_2_reg_1271(25),
      DI(1) => \p_Val2_6_2_reg_1306[27]_i_2_n_0\,
      DI(0) => \p_Val2_4_cast_reg_1254_reg_n_0_[24]\,
      O(3 downto 0) => p_Val2_6_2_fu_348_p2(27 downto 24),
      S(3) => \p_Val2_6_2_reg_1306[27]_i_3_n_0\,
      S(2) => \p_Val2_6_2_reg_1306[27]_i_4_n_0\,
      S(1) => \p_Val2_6_2_reg_1306[27]_i_5_n_0\,
      S(0) => \p_Val2_6_2_reg_1306[27]_i_6_n_0\
    );
\p_Val2_6_2_reg_1306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(2),
      Q => p_Val2_6_2_reg_1306(2),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(3),
      Q => p_Val2_6_2_reg_1306(3),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(4),
      Q => p_Val2_6_2_reg_1306(4),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(5),
      Q => p_Val2_6_2_reg_1306(5),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(6),
      Q => p_Val2_6_2_reg_1306(6),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(7),
      Q => p_Val2_6_2_reg_1306(7),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(8),
      Q => p_Val2_6_2_reg_1306(8),
      R => '0'
    );
\p_Val2_6_2_reg_1306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_5_2_reg_1271(9),
      Q => p_Val2_6_2_reg_1306(9),
      R => '0'
    );
\p_Val2_6_3_reg_1311[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(11),
      O => \p_Val2_6_3_reg_1311[11]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(10),
      O => \p_Val2_6_3_reg_1311[11]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(9),
      O => \p_Val2_6_3_reg_1311[11]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(8),
      O => \p_Val2_6_3_reg_1311[11]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(15),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[15]\,
      O => \p_Val2_6_3_reg_1311[15]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(14),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[14]\,
      O => \p_Val2_6_3_reg_1311[15]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(13),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[13]\,
      O => \p_Val2_6_3_reg_1311[15]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(12),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      O => \p_Val2_6_3_reg_1311[15]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(19),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[19]\,
      O => \p_Val2_6_3_reg_1311[19]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(18),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[18]\,
      O => \p_Val2_6_3_reg_1311[19]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(17),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[17]\,
      O => \p_Val2_6_3_reg_1311[19]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(16),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[16]\,
      O => \p_Val2_6_3_reg_1311[19]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(23),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[23]\,
      O => \p_Val2_6_3_reg_1311[23]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(22),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[22]\,
      O => \p_Val2_6_3_reg_1311[23]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(21),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[21]\,
      O => \p_Val2_6_3_reg_1311[23]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(20),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[20]\,
      O => \p_Val2_6_3_reg_1311[23]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(26),
      I1 => p_Val2_5_reg_1226(27),
      O => \p_Val2_6_3_reg_1311[27]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_12540,
      I1 => p_Val2_5_reg_1226(26),
      O => \p_Val2_6_3_reg_1311[27]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_12540,
      I1 => p_Val2_5_reg_1226(25),
      O => \p_Val2_6_3_reg_1311[27]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(24),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[24]\,
      O => \p_Val2_6_3_reg_1311[27]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(3),
      O => \p_Val2_6_3_reg_1311[3]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(2),
      O => \p_Val2_6_3_reg_1311[3]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(1),
      O => \p_Val2_6_3_reg_1311[3]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(0),
      O => \p_Val2_6_3_reg_1311[3]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(7),
      O => \p_Val2_6_3_reg_1311[7]_i_2_n_0\
    );
\p_Val2_6_3_reg_1311[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(6),
      O => \p_Val2_6_3_reg_1311[7]_i_3_n_0\
    );
\p_Val2_6_3_reg_1311[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(5),
      O => \p_Val2_6_3_reg_1311[7]_i_4_n_0\
    );
\p_Val2_6_3_reg_1311[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(4),
      O => \p_Val2_6_3_reg_1311[7]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(0),
      Q => p_Val2_6_3_reg_1311(0),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(10),
      Q => p_Val2_6_3_reg_1311(10),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(11),
      Q => p_Val2_6_3_reg_1311(11),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1311_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1226(11 downto 8),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(11 downto 8),
      S(3) => \p_Val2_6_3_reg_1311[11]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[11]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[11]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[11]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(12),
      Q => p_Val2_6_3_reg_1311(12),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(13),
      Q => p_Val2_6_3_reg_1311(13),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(14),
      Q => p_Val2_6_3_reg_1311(14),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(15),
      Q => p_Val2_6_3_reg_1311(15),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1311_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1226(15 downto 12),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(15 downto 12),
      S(3) => \p_Val2_6_3_reg_1311[15]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[15]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[15]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[15]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(16),
      Q => p_Val2_6_3_reg_1311(16),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(17),
      Q => p_Val2_6_3_reg_1311(17),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(18),
      Q => p_Val2_6_3_reg_1311(18),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(19),
      Q => p_Val2_6_3_reg_1311(19),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1311_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1226(19 downto 16),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(19 downto 16),
      S(3) => \p_Val2_6_3_reg_1311[19]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[19]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[19]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[19]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(1),
      Q => p_Val2_6_3_reg_1311(1),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(20),
      Q => p_Val2_6_3_reg_1311(20),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(21),
      Q => p_Val2_6_3_reg_1311(21),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(22),
      Q => p_Val2_6_3_reg_1311(22),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(23),
      Q => p_Val2_6_3_reg_1311(23),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1311_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1226(23 downto 20),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(23 downto 20),
      S(3) => \p_Val2_6_3_reg_1311[23]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[23]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[23]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[23]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(24),
      Q => p_Val2_6_3_reg_1311(24),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(25),
      Q => p_Val2_6_3_reg_1311(25),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(26),
      Q => p_Val2_6_3_reg_1311(26),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(27),
      Q => p_Val2_6_3_reg_1311(27),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_3_reg_1311_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_3_reg_1311_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_4_cast_reg_12540,
      DI(1 downto 0) => p_Val2_5_reg_1226(25 downto 24),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(27 downto 24),
      S(3) => \p_Val2_6_3_reg_1311[27]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[27]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[27]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[27]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(2),
      Q => p_Val2_6_3_reg_1311(2),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(3),
      Q => p_Val2_6_3_reg_1311(3),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_3_reg_1311_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_5_reg_1226(3 downto 0),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(3 downto 0),
      S(3) => \p_Val2_6_3_reg_1311[3]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[3]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[3]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[3]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(4),
      Q => p_Val2_6_3_reg_1311(4),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(5),
      Q => p_Val2_6_3_reg_1311(5),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(6),
      Q => p_Val2_6_3_reg_1311(6),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(7),
      Q => p_Val2_6_3_reg_1311(7),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1311_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1311_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1311_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1311_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1311_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1226(7 downto 4),
      O(3 downto 0) => p_Val2_6_3_fu_352_p2(7 downto 4),
      S(3) => \p_Val2_6_3_reg_1311[7]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1311[7]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1311[7]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1311[7]_i_5_n_0\
    );
\p_Val2_6_3_reg_1311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(8),
      Q => p_Val2_6_3_reg_1311(8),
      R => '0'
    );
\p_Val2_6_3_reg_1311_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_3_fu_352_p2(9),
      Q => p_Val2_6_3_reg_1311(9),
      R => '0'
    );
\p_Val2_6_5_reg_1321[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(11),
      O => \p_Val2_6_5_reg_1321[11]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(10),
      O => \p_Val2_6_5_reg_1321[11]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(9),
      O => \p_Val2_6_5_reg_1321[11]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(8),
      O => \p_Val2_6_5_reg_1321[11]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(15),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[15]\,
      O => \p_Val2_6_5_reg_1321[15]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(14),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[14]\,
      O => \p_Val2_6_5_reg_1321[15]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(13),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[13]\,
      O => \p_Val2_6_5_reg_1321[15]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(12),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[12]\,
      O => \p_Val2_6_5_reg_1321[15]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(19),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[19]\,
      O => \p_Val2_6_5_reg_1321[19]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(18),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[18]\,
      O => \p_Val2_6_5_reg_1321[19]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(17),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[17]\,
      O => \p_Val2_6_5_reg_1321[19]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(16),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[16]\,
      O => \p_Val2_6_5_reg_1321[19]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(23),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[23]\,
      O => \p_Val2_6_5_reg_1321[23]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(22),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[22]\,
      O => \p_Val2_6_5_reg_1321[23]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(21),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[21]\,
      O => \p_Val2_6_5_reg_1321[23]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(20),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[20]\,
      O => \p_Val2_6_5_reg_1321[23]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(26),
      I1 => p_Val2_5_2_reg_1271(27),
      O => \p_Val2_6_5_reg_1321[27]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_12540,
      I1 => p_Val2_5_2_reg_1271(26),
      O => \p_Val2_6_5_reg_1321[27]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_12540,
      I1 => p_Val2_5_2_reg_1271(25),
      O => \p_Val2_6_5_reg_1321[27]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(24),
      I1 => \p_Val2_4_cast_reg_1254_reg_n_0_[24]\,
      O => \p_Val2_6_5_reg_1321[27]_i_6_n_0\
    );
\p_Val2_6_5_reg_1321[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(3),
      O => \p_Val2_6_5_reg_1321[3]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(2),
      O => \p_Val2_6_5_reg_1321[3]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(1),
      O => \p_Val2_6_5_reg_1321[3]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(0),
      O => \p_Val2_6_5_reg_1321[3]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(7),
      O => \p_Val2_6_5_reg_1321[7]_i_2_n_0\
    );
\p_Val2_6_5_reg_1321[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(6),
      O => \p_Val2_6_5_reg_1321[7]_i_3_n_0\
    );
\p_Val2_6_5_reg_1321[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(5),
      O => \p_Val2_6_5_reg_1321[7]_i_4_n_0\
    );
\p_Val2_6_5_reg_1321[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1271(4),
      O => \p_Val2_6_5_reg_1321[7]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(0),
      Q => p_Val2_6_5_reg_1321(0),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(10),
      Q => p_Val2_6_5_reg_1321(10),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(11),
      Q => p_Val2_6_5_reg_1321(11),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1321_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(11 downto 8),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(11 downto 8),
      S(3) => \p_Val2_6_5_reg_1321[11]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[11]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[11]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[11]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(12),
      Q => p_Val2_6_5_reg_1321(12),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(13),
      Q => p_Val2_6_5_reg_1321(13),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(14),
      Q => p_Val2_6_5_reg_1321(14),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(15),
      Q => p_Val2_6_5_reg_1321(15),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1321_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(15 downto 12),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(15 downto 12),
      S(3) => \p_Val2_6_5_reg_1321[15]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[15]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[15]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[15]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(16),
      Q => p_Val2_6_5_reg_1321(16),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(17),
      Q => p_Val2_6_5_reg_1321(17),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(18),
      Q => p_Val2_6_5_reg_1321(18),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(19),
      Q => p_Val2_6_5_reg_1321(19),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1321_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(19 downto 16),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(19 downto 16),
      S(3) => \p_Val2_6_5_reg_1321[19]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[19]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[19]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[19]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(1),
      Q => p_Val2_6_5_reg_1321(1),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(20),
      Q => p_Val2_6_5_reg_1321(20),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(21),
      Q => p_Val2_6_5_reg_1321(21),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(22),
      Q => p_Val2_6_5_reg_1321(22),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(23),
      Q => p_Val2_6_5_reg_1321(23),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1321_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(23 downto 20),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(23 downto 20),
      S(3) => \p_Val2_6_5_reg_1321[23]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[23]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[23]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[23]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(24),
      Q => p_Val2_6_5_reg_1321(24),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(25),
      Q => p_Val2_6_5_reg_1321(25),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(26),
      Q => p_Val2_6_5_reg_1321(26),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(27),
      Q => p_Val2_6_5_reg_1321(27),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_5_reg_1321_reg[27]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_5_reg_1321_reg[27]_i_2_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[27]_i_2_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_4_cast_reg_12540,
      DI(1 downto 0) => p_Val2_5_2_reg_1271(25 downto 24),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(27 downto 24),
      S(3) => \p_Val2_6_5_reg_1321[27]_i_3_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[27]_i_4_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[27]_i_5_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[27]_i_6_n_0\
    );
\p_Val2_6_5_reg_1321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(2),
      Q => p_Val2_6_5_reg_1321(2),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(3),
      Q => p_Val2_6_5_reg_1321(3),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_5_reg_1321_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(3 downto 0),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(3 downto 0),
      S(3) => \p_Val2_6_5_reg_1321[3]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[3]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[3]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[3]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(4),
      Q => p_Val2_6_5_reg_1321(4),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(5),
      Q => p_Val2_6_5_reg_1321(5),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(6),
      Q => p_Val2_6_5_reg_1321(6),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(7),
      Q => p_Val2_6_5_reg_1321(7),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1321_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1321_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1321_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1321_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1321_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1271(7 downto 4),
      O(3 downto 0) => p_Val2_6_5_fu_373_p2(7 downto 4),
      S(3) => \p_Val2_6_5_reg_1321[7]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1321[7]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1321[7]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1321[7]_i_5_n_0\
    );
\p_Val2_6_5_reg_1321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(8),
      Q => p_Val2_6_5_reg_1321(8),
      R => '0'
    );
\p_Val2_6_5_reg_1321_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_6_5_fu_373_p2(9),
      Q => p_Val2_6_5_reg_1321(9),
      R => '0'
    );
\p_Val2_6_reg_1261[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(15),
      I1 => p_Val2_5_reg_1226(14),
      O => \p_Val2_6_reg_1261[14]_i_2_n_0\
    );
\p_Val2_6_reg_1261[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(14),
      I1 => p_Val2_5_reg_1226(13),
      O => \p_Val2_6_reg_1261[14]_i_3_n_0\
    );
\p_Val2_6_reg_1261[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(13),
      I1 => p_Val2_5_reg_1226(12),
      O => \p_Val2_6_reg_1261[14]_i_4_n_0\
    );
\p_Val2_6_reg_1261[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(19),
      I1 => p_Val2_5_reg_1226(18),
      O => \p_Val2_6_reg_1261[18]_i_2_n_0\
    );
\p_Val2_6_reg_1261[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(18),
      I1 => p_Val2_5_reg_1226(17),
      O => \p_Val2_6_reg_1261[18]_i_3_n_0\
    );
\p_Val2_6_reg_1261[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(17),
      I1 => p_Val2_5_reg_1226(16),
      O => \p_Val2_6_reg_1261[18]_i_4_n_0\
    );
\p_Val2_6_reg_1261[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(16),
      I1 => p_Val2_5_reg_1226(15),
      O => \p_Val2_6_reg_1261[18]_i_5_n_0\
    );
\p_Val2_6_reg_1261[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(23),
      I1 => p_Val2_5_reg_1226(22),
      O => \p_Val2_6_reg_1261[22]_i_2_n_0\
    );
\p_Val2_6_reg_1261[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(22),
      I1 => p_Val2_5_reg_1226(21),
      O => \p_Val2_6_reg_1261[22]_i_3_n_0\
    );
\p_Val2_6_reg_1261[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(21),
      I1 => p_Val2_5_reg_1226(20),
      O => \p_Val2_6_reg_1261[22]_i_4_n_0\
    );
\p_Val2_6_reg_1261[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(20),
      I1 => p_Val2_5_reg_1226(19),
      O => \p_Val2_6_reg_1261[22]_i_5_n_0\
    );
\p_Val2_6_reg_1261[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1226(25),
      O => \p_Val2_6_reg_1261[26]_i_2_n_0\
    );
\p_Val2_6_reg_1261[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(25),
      I1 => p_Val2_5_reg_1226(26),
      O => \p_Val2_6_reg_1261[26]_i_3_n_0\
    );
\p_Val2_6_reg_1261[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1226(25),
      I1 => p_Val2_4_1_cast_fu_259_p1(26),
      O => \p_Val2_6_reg_1261[26]_i_4_n_0\
    );
\p_Val2_6_reg_1261[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(25),
      I1 => p_Val2_5_reg_1226(24),
      O => \p_Val2_6_reg_1261[26]_i_5_n_0\
    );
\p_Val2_6_reg_1261[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_4_1_cast_fu_259_p1(24),
      I1 => p_Val2_5_reg_1226(23),
      O => \p_Val2_6_reg_1261[26]_i_6_n_0\
    );
\p_Val2_6_reg_1261[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1226(26),
      I1 => p_Val2_5_reg_1226(27),
      O => \p_Val2_6_reg_1261[27]_i_2_n_0\
    );
\p_Val2_6_reg_1261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(0),
      Q => p_Val2_6_reg_1261(0),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(10),
      Q => p_Val2_6_reg_1261(10),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(11),
      Q => p_Val2_6_reg_1261(11),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(12),
      Q => p_Val2_6_reg_1261(12),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(13),
      Q => p_Val2_6_reg_1261(13),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(14),
      Q => p_Val2_6_reg_1261(14),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_reg_1261_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1261_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1261_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1261_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_Val2_4_1_cast_fu_259_p1(15 downto 13),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_6_fu_289_p2(14 downto 11),
      S(3) => \p_Val2_6_reg_1261[14]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1261[14]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1261[14]_i_4_n_0\,
      S(0) => p_Val2_5_reg_1226(11)
    );
\p_Val2_6_reg_1261_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(15),
      Q => p_Val2_6_reg_1261(15),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(16),
      Q => p_Val2_6_reg_1261(16),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(17),
      Q => p_Val2_6_reg_1261(17),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(18),
      Q => p_Val2_6_reg_1261(18),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1261_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1261_reg[18]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1261_reg[18]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1261_reg[18]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1261_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_4_1_cast_fu_259_p1(19 downto 16),
      O(3 downto 0) => p_Val2_6_fu_289_p2(18 downto 15),
      S(3) => \p_Val2_6_reg_1261[18]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1261[18]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1261[18]_i_4_n_0\,
      S(0) => \p_Val2_6_reg_1261[18]_i_5_n_0\
    );
\p_Val2_6_reg_1261_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(19),
      Q => p_Val2_6_reg_1261(19),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(1),
      Q => p_Val2_6_reg_1261(1),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(20),
      Q => p_Val2_6_reg_1261(20),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(21),
      Q => p_Val2_6_reg_1261(21),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(22),
      Q => p_Val2_6_reg_1261(22),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1261_reg[18]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1261_reg[22]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1261_reg[22]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1261_reg[22]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1261_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_4_1_cast_fu_259_p1(23 downto 20),
      O(3 downto 0) => p_Val2_6_fu_289_p2(22 downto 19),
      S(3) => \p_Val2_6_reg_1261[22]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1261[22]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1261[22]_i_4_n_0\,
      S(0) => \p_Val2_6_reg_1261[22]_i_5_n_0\
    );
\p_Val2_6_reg_1261_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(23),
      Q => p_Val2_6_reg_1261(23),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(24),
      Q => p_Val2_6_reg_1261(24),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(25),
      Q => p_Val2_6_reg_1261(25),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(26),
      Q => p_Val2_6_reg_1261(26),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1261_reg[22]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1261_reg[26]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1261_reg[26]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1261_reg[26]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1261_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_Val2_5_reg_1226(25),
      DI(2) => \p_Val2_6_reg_1261[26]_i_2_n_0\,
      DI(1 downto 0) => p_Val2_4_1_cast_fu_259_p1(25 downto 24),
      O(3 downto 0) => p_Val2_6_fu_289_p2(26 downto 23),
      S(3) => \p_Val2_6_reg_1261[26]_i_3_n_0\,
      S(2) => \p_Val2_6_reg_1261[26]_i_4_n_0\,
      S(1) => \p_Val2_6_reg_1261[26]_i_5_n_0\,
      S(0) => \p_Val2_6_reg_1261[26]_i_6_n_0\
    );
\p_Val2_6_reg_1261_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_6_fu_289_p2(27),
      Q => p_Val2_6_reg_1261(27),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1261_reg[26]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_6_reg_1261_reg[27]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_6_reg_1261_reg[27]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_6_fu_289_p2(27),
      S(3 downto 1) => B"000",
      S(0) => \p_Val2_6_reg_1261[27]_i_2_n_0\
    );
\p_Val2_6_reg_1261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(2),
      Q => p_Val2_6_reg_1261(2),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(3),
      Q => p_Val2_6_reg_1261(3),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(4),
      Q => p_Val2_6_reg_1261(4),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(5),
      Q => p_Val2_6_reg_1261(5),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(6),
      Q => p_Val2_6_reg_1261(6),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(7),
      Q => p_Val2_6_reg_1261(7),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(8),
      Q => p_Val2_6_reg_1261(8),
      R => '0'
    );
\p_Val2_6_reg_1261_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_5_reg_1226(9),
      Q => p_Val2_6_reg_1261(9),
      R => '0'
    );
\p_Val2_7_reg_1597[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(21),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[10]_i_1_n_0\
    );
\p_Val2_7_reg_1597[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(22),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[11]_i_1_n_0\
    );
\p_Val2_7_reg_1597[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(23),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[12]_i_1_n_0\
    );
\p_Val2_7_reg_1597[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(24),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[13]_i_1_n_0\
    );
\p_Val2_7_reg_1597[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(25),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[14]_i_3_n_0\
    );
\p_Val2_7_reg_1597[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(14),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[3]_i_1_n_0\
    );
\p_Val2_7_reg_1597[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(15),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[4]_i_1_n_0\
    );
\p_Val2_7_reg_1597[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(16),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[5]_i_1_n_0\
    );
\p_Val2_7_reg_1597[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(18),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[7]_i_1_n_0\
    );
\p_Val2_7_reg_1597[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(20),
      I1 => tmp_15_reg_1561,
      O => \p_Val2_7_reg_1597[9]_i_1_n_0\
    );
\p_Val2_7_reg_1597_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[10]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(8),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[11]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(9),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[12]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(10),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[13]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(11),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[14]_i_3_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(12),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_s_10_reg_1525(26),
      Q => \p_Val2_7_reg_1597_reg__0\(13),
      R => mixer_m_V_m_axi_U_n_20
    );
\p_Val2_7_reg_1597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_s_10_reg_1525(13),
      Q => \p_Val2_7_reg_1597_reg__0\(0),
      R => mixer_m_V_m_axi_U_n_20
    );
\p_Val2_7_reg_1597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[3]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(1),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[4]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(2),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[5]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(3),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_s_10_reg_1525(17),
      Q => \p_Val2_7_reg_1597_reg__0\(4),
      R => mixer_m_V_m_axi_U_n_20
    );
\p_Val2_7_reg_1597_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[7]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(5),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_7_reg_1597_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_s_10_reg_1525(19),
      Q => \p_Val2_7_reg_1597_reg__0\(6),
      R => mixer_m_V_m_axi_U_n_20
    );
\p_Val2_7_reg_1597_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_89,
      D => \p_Val2_7_reg_1597[9]_i_1_n_0\,
      Q => \p_Val2_7_reg_1597_reg__0\(7),
      R => mixer_m_V_m_axi_U_n_21
    );
\p_Val2_8_1_reg_1353[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(0),
      I1 => p_Val2_6_5_reg_1321(13),
      O => \p_Val2_8_1_reg_1353[13]_i_1_n_0\
    );
\p_Val2_8_1_reg_1353[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(3),
      I1 => p_Val2_6_5_reg_1321(16),
      O => \p_Val2_8_1_reg_1353[16]_i_2_n_0\
    );
\p_Val2_8_1_reg_1353[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(2),
      I1 => p_Val2_6_5_reg_1321(15),
      O => \p_Val2_8_1_reg_1353[16]_i_3_n_0\
    );
\p_Val2_8_1_reg_1353[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(1),
      I1 => p_Val2_6_5_reg_1321(14),
      O => \p_Val2_8_1_reg_1353[16]_i_4_n_0\
    );
\p_Val2_8_1_reg_1353[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(0),
      I1 => p_Val2_6_5_reg_1321(13),
      O => \p_Val2_8_1_reg_1353[16]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(7),
      I1 => p_Val2_6_5_reg_1321(20),
      O => \p_Val2_8_1_reg_1353[20]_i_2_n_0\
    );
\p_Val2_8_1_reg_1353[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(6),
      I1 => p_Val2_6_5_reg_1321(19),
      O => \p_Val2_8_1_reg_1353[20]_i_3_n_0\
    );
\p_Val2_8_1_reg_1353[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(5),
      I1 => p_Val2_6_5_reg_1321(18),
      O => \p_Val2_8_1_reg_1353[20]_i_4_n_0\
    );
\p_Val2_8_1_reg_1353[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(4),
      I1 => p_Val2_6_5_reg_1321(17),
      O => \p_Val2_8_1_reg_1353[20]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(11),
      I1 => p_Val2_6_5_reg_1321(24),
      O => \p_Val2_8_1_reg_1353[24]_i_2_n_0\
    );
\p_Val2_8_1_reg_1353[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(10),
      I1 => p_Val2_6_5_reg_1321(23),
      O => \p_Val2_8_1_reg_1353[24]_i_3_n_0\
    );
\p_Val2_8_1_reg_1353[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(9),
      I1 => p_Val2_6_5_reg_1321(22),
      O => \p_Val2_8_1_reg_1353[24]_i_4_n_0\
    );
\p_Val2_8_1_reg_1353[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(8),
      I1 => p_Val2_6_5_reg_1321(21),
      O => \p_Val2_8_1_reg_1353[24]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(0),
      Q => tmp_43_fu_476_p3(13),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(10),
      Q => tmp_43_fu_476_p3(23),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(11),
      Q => tmp_43_fu_476_p3(24),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(12),
      Q => tmp_43_fu_476_p3(25),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353[13]_i_1_n_0\,
      Q => tmp_43_fu_476_p3(26),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_6\,
      Q => tmp_43_fu_476_p3(27),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_5\,
      Q => tmp_43_fu_476_p3(28),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_4\,
      Q => tmp_43_fu_476_p3(29),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_0\,
      CO(2) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_1\,
      CO(1) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_2\,
      CO(0) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(3 downto 0),
      O(3) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_4\,
      O(2) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_5\,
      O(1) => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_6\,
      O(0) => \NLW_p_Val2_8_1_reg_1353_reg[16]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_8_1_reg_1353[16]_i_2_n_0\,
      S(2) => \p_Val2_8_1_reg_1353[16]_i_3_n_0\,
      S(1) => \p_Val2_8_1_reg_1353[16]_i_4_n_0\,
      S(0) => \p_Val2_8_1_reg_1353[16]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_7\,
      Q => tmp_43_fu_476_p3(30),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_6\,
      Q => tmp_43_fu_476_p3(31),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_5\,
      Q => tmp_43_fu_476_p3(32),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(1),
      Q => tmp_43_fu_476_p3(14),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_4\,
      Q => tmp_43_fu_476_p3(33),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_1_reg_1353_reg[16]_i_1_n_0\,
      CO(3) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_0\,
      CO(2) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_1\,
      CO(1) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_2\,
      CO(0) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(7 downto 4),
      O(3) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_4\,
      O(2) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_5\,
      O(1) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_6\,
      O(0) => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_7\,
      S(3) => \p_Val2_8_1_reg_1353[20]_i_2_n_0\,
      S(2) => \p_Val2_8_1_reg_1353[20]_i_3_n_0\,
      S(1) => \p_Val2_8_1_reg_1353[20]_i_4_n_0\,
      S(0) => \p_Val2_8_1_reg_1353[20]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_7\,
      Q => tmp_43_fu_476_p3(34),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_6\,
      Q => tmp_43_fu_476_p3(35),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_5\,
      Q => tmp_43_fu_476_p3(36),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_4\,
      Q => tmp_43_fu_476_p3(37),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_1_reg_1353_reg[20]_i_1_n_0\,
      CO(3) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_0\,
      CO(2) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_1\,
      CO(1) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_2\,
      CO(0) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(11 downto 8),
      O(3) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_4\,
      O(2) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_5\,
      O(1) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_6\,
      O(0) => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_7\,
      S(3) => \p_Val2_8_1_reg_1353[24]_i_2_n_0\,
      S(2) => \p_Val2_8_1_reg_1353[24]_i_3_n_0\,
      S(1) => \p_Val2_8_1_reg_1353[24]_i_4_n_0\,
      S(0) => \p_Val2_8_1_reg_1353[24]_i_5_n_0\
    );
\p_Val2_8_1_reg_1353_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \tmp_67_reg_1358_reg[0]_i_2_n_7\,
      Q => tmp_43_fu_476_p3(38),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \tmp_67_reg_1358_reg[0]_i_2_n_6\,
      Q => tmp_43_fu_476_p3(39),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => \tmp_67_reg_1358_reg[0]_i_2_n_5\,
      Q => tmp_43_fu_476_p3(40),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(2),
      Q => tmp_43_fu_476_p3(15),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(3),
      Q => tmp_43_fu_476_p3(16),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(4),
      Q => tmp_43_fu_476_p3(17),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(5),
      Q => tmp_43_fu_476_p3(18),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(6),
      Q => tmp_43_fu_476_p3(19),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(7),
      Q => tmp_43_fu_476_p3(20),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(8),
      Q => tmp_43_fu_476_p3(21),
      R => '0'
    );
\p_Val2_8_1_reg_1353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_5_reg_1321(9),
      Q => tmp_43_fu_476_p3(22),
      R => '0'
    );
\p_Val2_8_2_reg_1242[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(2),
      I1 => p_Val2_4_1_cast_fu_259_p1(15),
      O => \p_Val2_8_2_reg_1242[15]_i_2_n_0\
    );
\p_Val2_8_2_reg_1242[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(1),
      I1 => p_Val2_4_1_cast_fu_259_p1(14),
      O => \p_Val2_8_2_reg_1242[15]_i_3_n_0\
    );
\p_Val2_8_2_reg_1242[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(0),
      I1 => p_Val2_4_1_cast_fu_259_p1(13),
      O => \p_Val2_8_2_reg_1242[15]_i_4_n_0\
    );
\p_Val2_8_2_reg_1242[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(6),
      I1 => p_Val2_4_1_cast_fu_259_p1(19),
      O => \p_Val2_8_2_reg_1242[19]_i_2_n_0\
    );
\p_Val2_8_2_reg_1242[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(5),
      I1 => p_Val2_4_1_cast_fu_259_p1(18),
      O => \p_Val2_8_2_reg_1242[19]_i_3_n_0\
    );
\p_Val2_8_2_reg_1242[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(4),
      I1 => p_Val2_4_1_cast_fu_259_p1(17),
      O => \p_Val2_8_2_reg_1242[19]_i_4_n_0\
    );
\p_Val2_8_2_reg_1242[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(3),
      I1 => p_Val2_4_1_cast_fu_259_p1(16),
      O => \p_Val2_8_2_reg_1242[19]_i_5_n_0\
    );
\p_Val2_8_2_reg_1242[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(10),
      I1 => p_Val2_4_1_cast_fu_259_p1(23),
      O => \p_Val2_8_2_reg_1242[23]_i_2_n_0\
    );
\p_Val2_8_2_reg_1242[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(9),
      I1 => p_Val2_4_1_cast_fu_259_p1(22),
      O => \p_Val2_8_2_reg_1242[23]_i_3_n_0\
    );
\p_Val2_8_2_reg_1242[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(8),
      I1 => p_Val2_4_1_cast_fu_259_p1(21),
      O => \p_Val2_8_2_reg_1242[23]_i_4_n_0\
    );
\p_Val2_8_2_reg_1242[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(7),
      I1 => p_Val2_4_1_cast_fu_259_p1(20),
      O => \p_Val2_8_2_reg_1242[23]_i_5_n_0\
    );
\p_Val2_8_2_reg_1242[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_1221(13),
      O => \p_Val2_8_2_reg_1242[26]_i_3_n_0\
    );
\p_Val2_8_2_reg_1242[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(13),
      I1 => p_Val2_4_1_cast_fu_259_p1(26),
      O => \p_Val2_8_2_reg_1242[26]_i_4_n_0\
    );
\p_Val2_8_2_reg_1242[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(12),
      I1 => p_Val2_4_1_cast_fu_259_p1(25),
      O => \p_Val2_8_2_reg_1242[26]_i_5_n_0\
    );
\p_Val2_8_2_reg_1242[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_1221(11),
      I1 => p_Val2_4_1_cast_fu_259_p1(24),
      O => \p_Val2_8_2_reg_1242[26]_i_6_n_0\
    );
\p_Val2_8_2_reg_1242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(13),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[13]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(14),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[14]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(15),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[15]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_2_reg_1242_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_8_2_reg_1242_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_8_2_reg_1242_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_8_2_reg_1242_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_1_reg_1221(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => p_Val2_8_2_fu_263_p2(15 downto 13),
      O(0) => \NLW_p_Val2_8_2_reg_1242_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_8_2_reg_1242[15]_i_2_n_0\,
      S(2) => \p_Val2_8_2_reg_1242[15]_i_3_n_0\,
      S(1) => \p_Val2_8_2_reg_1242[15]_i_4_n_0\,
      S(0) => '0'
    );
\p_Val2_8_2_reg_1242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(16),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[16]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(17),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[17]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(18),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[18]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(19),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[19]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_2_reg_1242_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_8_2_reg_1242_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_8_2_reg_1242_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_8_2_reg_1242_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_8_2_reg_1242_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_1221(6 downto 3),
      O(3 downto 0) => p_Val2_8_2_fu_263_p2(19 downto 16),
      S(3) => \p_Val2_8_2_reg_1242[19]_i_2_n_0\,
      S(2) => \p_Val2_8_2_reg_1242[19]_i_3_n_0\,
      S(1) => \p_Val2_8_2_reg_1242[19]_i_4_n_0\,
      S(0) => \p_Val2_8_2_reg_1242[19]_i_5_n_0\
    );
\p_Val2_8_2_reg_1242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(20),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[20]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(21),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[21]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(22),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[22]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(23),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[23]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_2_reg_1242_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_8_2_reg_1242_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_8_2_reg_1242_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_8_2_reg_1242_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_8_2_reg_1242_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_1221(10 downto 7),
      O(3 downto 0) => p_Val2_8_2_fu_263_p2(23 downto 20),
      S(3) => \p_Val2_8_2_reg_1242[23]_i_2_n_0\,
      S(2) => \p_Val2_8_2_reg_1242[23]_i_3_n_0\,
      S(1) => \p_Val2_8_2_reg_1242[23]_i_4_n_0\,
      S(0) => \p_Val2_8_2_reg_1242[23]_i_5_n_0\
    );
\p_Val2_8_2_reg_1242_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(24),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[24]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(25),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[25]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(26),
      Q => \p_Val2_8_2_reg_1242_reg_n_0_[26]\,
      R => '0'
    );
\p_Val2_8_2_reg_1242_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_2_reg_1242_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_8_2_reg_1242_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_8_2_reg_1242_reg[26]_i_2_n_1\,
      CO(1) => \p_Val2_8_2_reg_1242_reg[26]_i_2_n_2\,
      CO(0) => \p_Val2_8_2_reg_1242_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_8_2_reg_1242[26]_i_3_n_0\,
      DI(1 downto 0) => tmp_1_reg_1221(12 downto 11),
      O(3 downto 0) => p_Val2_8_2_fu_263_p2(27 downto 24),
      S(3) => '1',
      S(2) => \p_Val2_8_2_reg_1242[26]_i_4_n_0\,
      S(1) => \p_Val2_8_2_reg_1242[26]_i_5_n_0\,
      S(0) => \p_Val2_8_2_reg_1242[26]_i_6_n_0\
    );
\p_Val2_8_4_reg_1331[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(11),
      O => \p_Val2_8_4_reg_1331[11]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(10),
      O => \p_Val2_8_4_reg_1331[11]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(9),
      O => \p_Val2_8_4_reg_1331[11]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(8),
      O => \p_Val2_8_4_reg_1331[11]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(15),
      I1 => \p_shl_cast_reg_1288_reg__0\(2),
      O => \p_Val2_8_4_reg_1331[15]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(14),
      I1 => \p_shl_cast_reg_1288_reg__0\(1),
      O => \p_Val2_8_4_reg_1331[15]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(13),
      I1 => \p_shl_cast_reg_1288_reg__0\(0),
      O => \p_Val2_8_4_reg_1331[15]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(12),
      O => \p_Val2_8_4_reg_1331[15]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(19),
      I1 => \p_shl_cast_reg_1288_reg__0\(6),
      O => \p_Val2_8_4_reg_1331[19]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(18),
      I1 => \p_shl_cast_reg_1288_reg__0\(5),
      O => \p_Val2_8_4_reg_1331[19]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(17),
      I1 => \p_shl_cast_reg_1288_reg__0\(4),
      O => \p_Val2_8_4_reg_1331[19]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(16),
      I1 => \p_shl_cast_reg_1288_reg__0\(3),
      O => \p_Val2_8_4_reg_1331[19]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(23),
      I1 => \p_shl_cast_reg_1288_reg__0\(10),
      O => \p_Val2_8_4_reg_1331[23]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(22),
      I1 => \p_shl_cast_reg_1288_reg__0\(9),
      O => \p_Val2_8_4_reg_1331[23]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(21),
      I1 => \p_shl_cast_reg_1288_reg__0\(8),
      O => \p_Val2_8_4_reg_1331[23]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(20),
      I1 => \p_shl_cast_reg_1288_reg__0\(7),
      O => \p_Val2_8_4_reg_1331[23]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(13),
      I1 => p_Val2_6_2_reg_1306(27),
      O => \p_Val2_8_4_reg_1331[27]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(26),
      I1 => \p_shl_cast_reg_1288_reg__0\(13),
      O => \p_Val2_8_4_reg_1331[27]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(25),
      I1 => \p_shl_cast_reg_1288_reg__0\(12),
      O => \p_Val2_8_4_reg_1331[27]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(24),
      I1 => \p_shl_cast_reg_1288_reg__0\(11),
      O => \p_Val2_8_4_reg_1331[27]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(3),
      O => \p_Val2_8_4_reg_1331[3]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(2),
      O => \p_Val2_8_4_reg_1331[3]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(1),
      O => \p_Val2_8_4_reg_1331[3]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(0),
      O => \p_Val2_8_4_reg_1331[3]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(7),
      O => \p_Val2_8_4_reg_1331[7]_i_2_n_0\
    );
\p_Val2_8_4_reg_1331[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(6),
      O => \p_Val2_8_4_reg_1331[7]_i_3_n_0\
    );
\p_Val2_8_4_reg_1331[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(5),
      O => \p_Val2_8_4_reg_1331[7]_i_4_n_0\
    );
\p_Val2_8_4_reg_1331[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1306(4),
      O => \p_Val2_8_4_reg_1331[7]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(0),
      Q => tmp_25_fu_442_p3(13),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(10),
      Q => tmp_25_fu_442_p3(23),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(11),
      Q => tmp_25_fu_442_p3(24),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(11 downto 8),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(11 downto 8),
      S(3) => \p_Val2_8_4_reg_1331[11]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[11]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[11]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[11]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(12),
      Q => tmp_25_fu_442_p3(25),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(13),
      Q => tmp_25_fu_442_p3(26),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(14),
      Q => tmp_25_fu_442_p3(27),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(15),
      Q => tmp_25_fu_442_p3(28),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(15 downto 12),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(15 downto 12),
      S(3) => \p_Val2_8_4_reg_1331[15]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[15]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[15]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[15]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(16),
      Q => tmp_25_fu_442_p3(29),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(17),
      Q => tmp_25_fu_442_p3(30),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(18),
      Q => tmp_25_fu_442_p3(31),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(19),
      Q => tmp_25_fu_442_p3(32),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(19 downto 16),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(19 downto 16),
      S(3) => \p_Val2_8_4_reg_1331[19]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[19]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[19]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[19]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(1),
      Q => tmp_25_fu_442_p3(14),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(20),
      Q => tmp_25_fu_442_p3(33),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(21),
      Q => tmp_25_fu_442_p3(34),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(22),
      Q => tmp_25_fu_442_p3(35),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(23),
      Q => tmp_25_fu_442_p3(36),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(23 downto 20),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(23 downto 20),
      S(3) => \p_Val2_8_4_reg_1331[23]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[23]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[23]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[23]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(24),
      Q => tmp_25_fu_442_p3(37),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(25),
      Q => tmp_25_fu_442_p3(38),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(26),
      Q => tmp_25_fu_442_p3(39),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(27),
      Q => tmp_25_fu_442_p3(40),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[23]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[27]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_shl_cast_reg_1288_reg__0\(13),
      DI(2 downto 0) => p_Val2_6_2_reg_1306(26 downto 24),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(27 downto 24),
      S(3) => \p_Val2_8_4_reg_1331[27]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[27]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[27]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[27]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(2),
      Q => tmp_25_fu_442_p3(15),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(3),
      Q => tmp_25_fu_442_p3(16),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_4_reg_1331_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(3 downto 0),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(3 downto 0),
      S(3) => \p_Val2_8_4_reg_1331[3]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[3]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[3]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[3]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(4),
      Q => tmp_25_fu_442_p3(17),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(5),
      Q => tmp_25_fu_442_p3(18),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(6),
      Q => tmp_25_fu_442_p3(19),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(7),
      Q => tmp_25_fu_442_p3(20),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_8_4_reg_1331_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_8_4_reg_1331_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_8_4_reg_1331_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_8_4_reg_1331_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1306(7 downto 4),
      O(3 downto 0) => p_Val2_8_4_fu_397_p2(7 downto 4),
      S(3) => \p_Val2_8_4_reg_1331[7]_i_2_n_0\,
      S(2) => \p_Val2_8_4_reg_1331[7]_i_3_n_0\,
      S(1) => \p_Val2_8_4_reg_1331[7]_i_4_n_0\,
      S(0) => \p_Val2_8_4_reg_1331[7]_i_5_n_0\
    );
\p_Val2_8_4_reg_1331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(8),
      Q => tmp_25_fu_442_p3(21),
      R => '0'
    );
\p_Val2_8_4_reg_1331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(9),
      Q => tmp_25_fu_442_p3(22),
      R => '0'
    );
\p_Val2_8_6_reg_1342[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(0),
      I1 => p_Val2_6_3_reg_1311(13),
      O => p_Val2_8_6_fu_413_p2(13)
    );
\p_Val2_8_6_reg_1342[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(3),
      I1 => p_Val2_6_3_reg_1311(16),
      O => \p_Val2_8_6_reg_1342[16]_i_2_n_0\
    );
\p_Val2_8_6_reg_1342[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(2),
      I1 => p_Val2_6_3_reg_1311(15),
      O => \p_Val2_8_6_reg_1342[16]_i_3_n_0\
    );
\p_Val2_8_6_reg_1342[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(1),
      I1 => p_Val2_6_3_reg_1311(14),
      O => \p_Val2_8_6_reg_1342[16]_i_4_n_0\
    );
\p_Val2_8_6_reg_1342[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(0),
      I1 => p_Val2_6_3_reg_1311(13),
      O => \p_Val2_8_6_reg_1342[16]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(7),
      I1 => p_Val2_6_3_reg_1311(20),
      O => \p_Val2_8_6_reg_1342[20]_i_2_n_0\
    );
\p_Val2_8_6_reg_1342[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(6),
      I1 => p_Val2_6_3_reg_1311(19),
      O => \p_Val2_8_6_reg_1342[20]_i_3_n_0\
    );
\p_Val2_8_6_reg_1342[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(5),
      I1 => p_Val2_6_3_reg_1311(18),
      O => \p_Val2_8_6_reg_1342[20]_i_4_n_0\
    );
\p_Val2_8_6_reg_1342[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(4),
      I1 => p_Val2_6_3_reg_1311(17),
      O => \p_Val2_8_6_reg_1342[20]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(11),
      I1 => p_Val2_6_3_reg_1311(24),
      O => \p_Val2_8_6_reg_1342[24]_i_2_n_0\
    );
\p_Val2_8_6_reg_1342[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(10),
      I1 => p_Val2_6_3_reg_1311(23),
      O => \p_Val2_8_6_reg_1342[24]_i_3_n_0\
    );
\p_Val2_8_6_reg_1342[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(9),
      I1 => p_Val2_6_3_reg_1311(22),
      O => \p_Val2_8_6_reg_1342[24]_i_4_n_0\
    );
\p_Val2_8_6_reg_1342[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(8),
      I1 => p_Val2_6_3_reg_1311(21),
      O => \p_Val2_8_6_reg_1342[24]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(0),
      Q => tmp_31_fu_459_p3(13),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(10),
      Q => tmp_31_fu_459_p3(23),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(11),
      Q => tmp_31_fu_459_p3(24),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(12),
      Q => tmp_31_fu_459_p3(25),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(13),
      Q => tmp_31_fu_459_p3(26),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(14),
      Q => tmp_31_fu_459_p3(27),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(15),
      Q => tmp_31_fu_459_p3(28),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(16),
      Q => tmp_31_fu_459_p3(29),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_6_reg_1342_reg[16]_i_1_n_0\,
      CO(2) => \p_Val2_8_6_reg_1342_reg[16]_i_1_n_1\,
      CO(1) => \p_Val2_8_6_reg_1342_reg[16]_i_1_n_2\,
      CO(0) => \p_Val2_8_6_reg_1342_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(3 downto 0),
      O(3 downto 1) => p_Val2_8_6_fu_413_p2(16 downto 14),
      O(0) => \NLW_p_Val2_8_6_reg_1342_reg[16]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_8_6_reg_1342[16]_i_2_n_0\,
      S(2) => \p_Val2_8_6_reg_1342[16]_i_3_n_0\,
      S(1) => \p_Val2_8_6_reg_1342[16]_i_4_n_0\,
      S(0) => \p_Val2_8_6_reg_1342[16]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(17),
      Q => tmp_31_fu_459_p3(30),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(18),
      Q => tmp_31_fu_459_p3(31),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(19),
      Q => tmp_31_fu_459_p3(32),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(1),
      Q => tmp_31_fu_459_p3(14),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(20),
      Q => tmp_31_fu_459_p3(33),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_6_reg_1342_reg[16]_i_1_n_0\,
      CO(3) => \p_Val2_8_6_reg_1342_reg[20]_i_1_n_0\,
      CO(2) => \p_Val2_8_6_reg_1342_reg[20]_i_1_n_1\,
      CO(1) => \p_Val2_8_6_reg_1342_reg[20]_i_1_n_2\,
      CO(0) => \p_Val2_8_6_reg_1342_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(7 downto 4),
      O(3 downto 0) => p_Val2_8_6_fu_413_p2(20 downto 17),
      S(3) => \p_Val2_8_6_reg_1342[20]_i_2_n_0\,
      S(2) => \p_Val2_8_6_reg_1342[20]_i_3_n_0\,
      S(1) => \p_Val2_8_6_reg_1342[20]_i_4_n_0\,
      S(0) => \p_Val2_8_6_reg_1342[20]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(21),
      Q => tmp_31_fu_459_p3(34),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(22),
      Q => tmp_31_fu_459_p3(35),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(23),
      Q => tmp_31_fu_459_p3(36),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(24),
      Q => tmp_31_fu_459_p3(37),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_6_reg_1342_reg[20]_i_1_n_0\,
      CO(3) => \p_Val2_8_6_reg_1342_reg[24]_i_1_n_0\,
      CO(2) => \p_Val2_8_6_reg_1342_reg[24]_i_1_n_1\,
      CO(1) => \p_Val2_8_6_reg_1342_reg[24]_i_1_n_2\,
      CO(0) => \p_Val2_8_6_reg_1342_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_shl_cast_reg_1288_reg__0\(11 downto 8),
      O(3 downto 0) => p_Val2_8_6_fu_413_p2(24 downto 21),
      S(3) => \p_Val2_8_6_reg_1342[24]_i_2_n_0\,
      S(2) => \p_Val2_8_6_reg_1342[24]_i_3_n_0\,
      S(1) => \p_Val2_8_6_reg_1342[24]_i_4_n_0\,
      S(0) => \p_Val2_8_6_reg_1342[24]_i_5_n_0\
    );
\p_Val2_8_6_reg_1342_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(25),
      Q => tmp_31_fu_459_p3(38),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(26),
      Q => tmp_31_fu_459_p3(39),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(27),
      Q => tmp_31_fu_459_p3(40),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(2),
      Q => tmp_31_fu_459_p3(15),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(3),
      Q => tmp_31_fu_459_p3(16),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(4),
      Q => tmp_31_fu_459_p3(17),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(5),
      Q => tmp_31_fu_459_p3(18),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(6),
      Q => tmp_31_fu_459_p3(19),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(7),
      Q => tmp_31_fu_459_p3(20),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(8),
      Q => tmp_31_fu_459_p3(21),
      R => '0'
    );
\p_Val2_8_6_reg_1342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_6_3_reg_1311(9),
      Q => tmp_31_fu_459_p3(22),
      R => '0'
    );
\p_Val2_8_8_reg_1277[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[15]\,
      O => \p_Val2_8_8_reg_1277[15]_i_2_n_0\
    );
\p_Val2_8_8_reg_1277[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[14]\,
      O => \p_Val2_8_8_reg_1277[15]_i_3_n_0\
    );
\p_Val2_8_8_reg_1277[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[13]\,
      O => \p_Val2_8_8_reg_1277[15]_i_4_n_0\
    );
\p_Val2_8_8_reg_1277[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[19]\,
      O => \p_Val2_8_8_reg_1277[19]_i_2_n_0\
    );
\p_Val2_8_8_reg_1277[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[18]\,
      O => \p_Val2_8_8_reg_1277[19]_i_3_n_0\
    );
\p_Val2_8_8_reg_1277[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[17]\,
      O => \p_Val2_8_8_reg_1277[19]_i_4_n_0\
    );
\p_Val2_8_8_reg_1277[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[16]\,
      O => \p_Val2_8_8_reg_1277[19]_i_5_n_0\
    );
\p_Val2_8_8_reg_1277[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[23]\,
      O => \p_Val2_8_8_reg_1277[23]_i_2_n_0\
    );
\p_Val2_8_8_reg_1277[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[22]\,
      O => \p_Val2_8_8_reg_1277[23]_i_3_n_0\
    );
\p_Val2_8_8_reg_1277[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[21]\,
      O => \p_Val2_8_8_reg_1277[23]_i_4_n_0\
    );
\p_Val2_8_8_reg_1277[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[20]\,
      O => \p_Val2_8_8_reg_1277[23]_i_5_n_0\
    );
\p_Val2_8_8_reg_1277[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_51_reg_1248,
      O => \p_Val2_8_8_reg_1277[27]_i_2_n_0\
    );
\p_Val2_8_8_reg_1277[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[26]\,
      O => \p_Val2_8_8_reg_1277[27]_i_3_n_0\
    );
\p_Val2_8_8_reg_1277[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[25]\,
      O => \p_Val2_8_8_reg_1277[27]_i_4_n_0\
    );
\p_Val2_8_8_reg_1277[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_8_2_reg_1242_reg_n_0_[24]\,
      O => \p_Val2_8_8_reg_1277[27]_i_5_n_0\
    );
\p_Val2_8_8_reg_1277_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(13),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[13]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(14),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[14]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(15),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[15]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_8_reg_1277_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_8_8_reg_1277_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_8_8_reg_1277_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_8_8_reg_1277_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => p_Val2_8_8_fu_314_p2(15 downto 13),
      O(0) => \NLW_p_Val2_8_8_reg_1277_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_8_8_reg_1277[15]_i_2_n_0\,
      S(2) => \p_Val2_8_8_reg_1277[15]_i_3_n_0\,
      S(1) => \p_Val2_8_8_reg_1277[15]_i_4_n_0\,
      S(0) => '0'
    );
\p_Val2_8_8_reg_1277_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(16),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[16]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(17),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[17]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(18),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[18]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(19),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[19]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_8_reg_1277_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_8_8_reg_1277_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_8_8_reg_1277_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_8_8_reg_1277_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_8_8_reg_1277_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_8_8_fu_314_p2(19 downto 16),
      S(3) => \p_Val2_8_8_reg_1277[19]_i_2_n_0\,
      S(2) => \p_Val2_8_8_reg_1277[19]_i_3_n_0\,
      S(1) => \p_Val2_8_8_reg_1277[19]_i_4_n_0\,
      S(0) => \p_Val2_8_8_reg_1277[19]_i_5_n_0\
    );
\p_Val2_8_8_reg_1277_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(20),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[20]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(21),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[21]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(22),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[22]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(23),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[23]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_8_reg_1277_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_8_8_reg_1277_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_8_8_reg_1277_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_8_8_reg_1277_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_8_8_reg_1277_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_8_8_fu_314_p2(23 downto 20),
      S(3) => \p_Val2_8_8_reg_1277[23]_i_2_n_0\,
      S(2) => \p_Val2_8_8_reg_1277[23]_i_3_n_0\,
      S(1) => \p_Val2_8_8_reg_1277[23]_i_4_n_0\,
      S(0) => \p_Val2_8_8_reg_1277[23]_i_5_n_0\
    );
\p_Val2_8_8_reg_1277_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(24),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[24]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(25),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[25]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(26),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[26]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(27),
      Q => \p_Val2_8_8_reg_1277_reg_n_0_[27]\,
      R => '0'
    );
\p_Val2_8_8_reg_1277_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_8_reg_1277_reg[23]_i_1_n_0\,
      CO(3) => \p_Val2_8_8_reg_1277_reg[27]_i_1_n_0\,
      CO(2) => \p_Val2_8_8_reg_1277_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_8_8_reg_1277_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_8_8_reg_1277_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp_51_reg_1248,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => p_Val2_8_8_fu_314_p2(27 downto 24),
      S(3) => \p_Val2_8_8_reg_1277[27]_i_2_n_0\,
      S(2) => \p_Val2_8_8_reg_1277[27]_i_3_n_0\,
      S(1) => \p_Val2_8_8_reg_1277[27]_i_4_n_0\,
      S(0) => \p_Val2_8_8_reg_1277[27]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(11),
      O => \p_Val2_8_s_reg_1295[11]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(10),
      O => \p_Val2_8_s_reg_1295[11]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(9),
      O => \p_Val2_8_s_reg_1295[11]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(8),
      O => \p_Val2_8_s_reg_1295[11]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(15),
      I1 => \p_shl_reg_1232_reg__0\(2),
      O => \p_Val2_8_s_reg_1295[15]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(14),
      I1 => \p_shl_reg_1232_reg__0\(1),
      O => \p_Val2_8_s_reg_1295[15]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(13),
      I1 => \p_shl_reg_1232_reg__0\(0),
      O => \p_Val2_8_s_reg_1295[15]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(12),
      O => \p_Val2_8_s_reg_1295[15]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(19),
      I1 => \p_shl_reg_1232_reg__0\(6),
      O => \p_Val2_8_s_reg_1295[19]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(18),
      I1 => \p_shl_reg_1232_reg__0\(5),
      O => \p_Val2_8_s_reg_1295[19]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(17),
      I1 => \p_shl_reg_1232_reg__0\(4),
      O => \p_Val2_8_s_reg_1295[19]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(16),
      I1 => \p_shl_reg_1232_reg__0\(3),
      O => \p_Val2_8_s_reg_1295[19]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(23),
      I1 => \p_shl_reg_1232_reg__0\(10),
      O => \p_Val2_8_s_reg_1295[23]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(22),
      I1 => \p_shl_reg_1232_reg__0\(9),
      O => \p_Val2_8_s_reg_1295[23]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(21),
      I1 => \p_shl_reg_1232_reg__0\(8),
      O => \p_Val2_8_s_reg_1295[23]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(20),
      I1 => \p_shl_reg_1232_reg__0\(7),
      O => \p_Val2_8_s_reg_1295[23]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_shl_reg_1232_reg__0\(13),
      I1 => p_Val2_6_reg_1261(27),
      O => \p_Val2_8_s_reg_1295[27]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_shl_reg_1232_reg__0\(13),
      I1 => p_Val2_6_reg_1261(26),
      O => \p_Val2_8_s_reg_1295[27]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(25),
      I1 => \p_shl_reg_1232_reg__0\(12),
      O => \p_Val2_8_s_reg_1295[27]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1261(24),
      I1 => \p_shl_reg_1232_reg__0\(11),
      O => \p_Val2_8_s_reg_1295[27]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(3),
      O => \p_Val2_8_s_reg_1295[3]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(2),
      O => \p_Val2_8_s_reg_1295[3]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(1),
      O => \p_Val2_8_s_reg_1295[3]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(0),
      O => \p_Val2_8_s_reg_1295[3]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(7),
      O => \p_Val2_8_s_reg_1295[7]_i_2_n_0\
    );
\p_Val2_8_s_reg_1295[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(6),
      O => \p_Val2_8_s_reg_1295[7]_i_3_n_0\
    );
\p_Val2_8_s_reg_1295[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(5),
      O => \p_Val2_8_s_reg_1295[7]_i_4_n_0\
    );
\p_Val2_8_s_reg_1295[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1261(4),
      O => \p_Val2_8_s_reg_1295[7]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(0),
      Q => tmp_2_fu_377_p3(13),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(10),
      Q => tmp_2_fu_377_p3(23),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(11),
      Q => tmp_2_fu_377_p3(24),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1261(11 downto 8),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(11 downto 8),
      S(3) => \p_Val2_8_s_reg_1295[11]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[11]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[11]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[11]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(12),
      Q => tmp_2_fu_377_p3(25),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(13),
      Q => tmp_2_fu_377_p3(26),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(14),
      Q => tmp_2_fu_377_p3(27),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(15),
      Q => tmp_2_fu_377_p3(28),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1261(15 downto 12),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(15 downto 12),
      S(3) => \p_Val2_8_s_reg_1295[15]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[15]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[15]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[15]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(16),
      Q => tmp_2_fu_377_p3(29),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(17),
      Q => tmp_2_fu_377_p3(30),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(18),
      Q => tmp_2_fu_377_p3(31),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(19),
      Q => tmp_2_fu_377_p3(32),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1261(19 downto 16),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(19 downto 16),
      S(3) => \p_Val2_8_s_reg_1295[19]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[19]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[19]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[19]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(1),
      Q => tmp_2_fu_377_p3(14),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(20),
      Q => tmp_2_fu_377_p3(33),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(21),
      Q => tmp_2_fu_377_p3(34),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(22),
      Q => tmp_2_fu_377_p3(35),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(23),
      Q => tmp_2_fu_377_p3(36),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1261(23 downto 20),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(23 downto 20),
      S(3) => \p_Val2_8_s_reg_1295[23]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[23]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[23]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[23]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(24),
      Q => tmp_2_fu_377_p3(37),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(25),
      Q => tmp_2_fu_377_p3(38),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(26),
      Q => tmp_2_fu_377_p3(39),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(27),
      Q => tmp_2_fu_377_p3(40),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[23]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[27]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_shl_reg_1232_reg__0\(13),
      DI(2 downto 0) => p_Val2_6_reg_1261(26 downto 24),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(27 downto 24),
      S(3) => \p_Val2_8_s_reg_1295[27]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[27]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[27]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[27]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(2),
      Q => tmp_2_fu_377_p3(15),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(3),
      Q => tmp_2_fu_377_p3(16),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_8_s_reg_1295_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_6_reg_1261(3 downto 0),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(3 downto 0),
      S(3) => \p_Val2_8_s_reg_1295[3]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[3]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[3]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[3]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(4),
      Q => tmp_2_fu_377_p3(17),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(5),
      Q => tmp_2_fu_377_p3(18),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(6),
      Q => tmp_2_fu_377_p3(19),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(7),
      Q => tmp_2_fu_377_p3(20),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_8_s_reg_1295_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_8_s_reg_1295_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_8_s_reg_1295_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_8_s_reg_1295_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1261(7 downto 4),
      O(3 downto 0) => p_Val2_8_s_fu_334_p2(7 downto 4),
      S(3) => \p_Val2_8_s_reg_1295[7]_i_2_n_0\,
      S(2) => \p_Val2_8_s_reg_1295[7]_i_3_n_0\,
      S(1) => \p_Val2_8_s_reg_1295[7]_i_4_n_0\,
      S(0) => \p_Val2_8_s_reg_1295[7]_i_5_n_0\
    );
\p_Val2_8_s_reg_1295_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(8),
      Q => tmp_2_fu_377_p3(21),
      R => '0'
    );
\p_Val2_8_s_reg_1295_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(9),
      Q => tmp_2_fu_377_p3(22),
      R => '0'
    );
\p_Val2_s_10_reg_1525[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(13),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => p_Val2_s_10_fu_739_p2(13)
    );
\p_Val2_s_10_reg_1525[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(16),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(16),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      O => \p_Val2_s_10_reg_1525[14]_i_2_n_0\
    );
\p_Val2_s_10_reg_1525[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(15),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(15),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      O => \p_Val2_s_10_reg_1525[14]_i_3_n_0\
    );
\p_Val2_s_10_reg_1525[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(14),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(14),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      O => \p_Val2_s_10_reg_1525[14]_i_4_n_0\
    );
\p_Val2_s_10_reg_1525[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(13),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(13),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O => \p_Val2_s_10_reg_1525[14]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(20),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(20),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      O => \p_Val2_s_10_reg_1525[17]_i_2_n_0\
    );
\p_Val2_s_10_reg_1525[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(19),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(19),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      O => \p_Val2_s_10_reg_1525[17]_i_3_n_0\
    );
\p_Val2_s_10_reg_1525[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(18),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(18),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      O => \p_Val2_s_10_reg_1525[17]_i_4_n_0\
    );
\p_Val2_s_10_reg_1525[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(17),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(17),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O => \p_Val2_s_10_reg_1525[17]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(24),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(24),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      O => \p_Val2_s_10_reg_1525[21]_i_2_n_0\
    );
\p_Val2_s_10_reg_1525[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(23),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(23),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      O => \p_Val2_s_10_reg_1525[21]_i_3_n_0\
    );
\p_Val2_s_10_reg_1525[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(22),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(22),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      O => \p_Val2_s_10_reg_1525[21]_i_4_n_0\
    );
\p_Val2_s_10_reg_1525[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(21),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(21),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O => \p_Val2_s_10_reg_1525[21]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      O => \p_Val2_s_10_reg_1525[25]_i_2_n_0\
    );
\p_Val2_s_10_reg_1525[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => neg_ti1_reg_1489(27),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(28),
      O => \p_Val2_s_10_reg_1525[25]_i_3_n_0\
    );
\p_Val2_s_10_reg_1525[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_5_reg_1484(27),
      I2 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I3 => neg_ti1_reg_1489(27),
      O => \p_Val2_s_10_reg_1525[25]_i_4_n_0\
    );
\p_Val2_s_10_reg_1525[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_15_cast_reg_14440,
      I1 => tmp_5_reg_1484(26),
      I2 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I3 => neg_ti1_reg_1489(26),
      O => \p_Val2_s_10_reg_1525[25]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => tmp_5_reg_1484(25),
      I1 => ap_reg_pp0_iter3_tmp_13_reg_1300,
      I2 => neg_ti1_reg_1489(25),
      I3 => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O => \p_Val2_s_10_reg_1525[25]_i_6_n_0\
    );
\p_Val2_s_10_reg_1525_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(13),
      Q => p_Val2_s_10_reg_1525(13),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(14),
      Q => p_Val2_s_10_reg_1525(14),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_s_10_reg_1525_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_s_10_reg_1525_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_s_10_reg_1525_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_s_10_reg_1525_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      O(3 downto 1) => p_Val2_s_10_fu_739_p2(16 downto 14),
      O(0) => \NLW_p_Val2_s_10_reg_1525_reg[14]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_s_10_reg_1525[14]_i_2_n_0\,
      S(2) => \p_Val2_s_10_reg_1525[14]_i_3_n_0\,
      S(1) => \p_Val2_s_10_reg_1525[14]_i_4_n_0\,
      S(0) => \p_Val2_s_10_reg_1525[14]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(15),
      Q => p_Val2_s_10_reg_1525(15),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(16),
      Q => p_Val2_s_10_reg_1525(16),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(17),
      Q => p_Val2_s_10_reg_1525(17),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_10_reg_1525_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_s_10_reg_1525_reg[17]_i_1_n_0\,
      CO(2) => \p_Val2_s_10_reg_1525_reg[17]_i_1_n_1\,
      CO(1) => \p_Val2_s_10_reg_1525_reg[17]_i_1_n_2\,
      CO(0) => \p_Val2_s_10_reg_1525_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      O(3 downto 0) => p_Val2_s_10_fu_739_p2(20 downto 17),
      S(3) => \p_Val2_s_10_reg_1525[17]_i_2_n_0\,
      S(2) => \p_Val2_s_10_reg_1525[17]_i_3_n_0\,
      S(1) => \p_Val2_s_10_reg_1525[17]_i_4_n_0\,
      S(0) => \p_Val2_s_10_reg_1525[17]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(18),
      Q => p_Val2_s_10_reg_1525(18),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(19),
      Q => p_Val2_s_10_reg_1525(19),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(20),
      Q => p_Val2_s_10_reg_1525(20),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(21),
      Q => p_Val2_s_10_reg_1525(21),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_10_reg_1525_reg[17]_i_1_n_0\,
      CO(3) => \p_Val2_s_10_reg_1525_reg[21]_i_1_n_0\,
      CO(2) => \p_Val2_s_10_reg_1525_reg[21]_i_1_n_1\,
      CO(1) => \p_Val2_s_10_reg_1525_reg[21]_i_1_n_2\,
      CO(0) => \p_Val2_s_10_reg_1525_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      DI(2) => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      DI(1) => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      O(3 downto 0) => p_Val2_s_10_fu_739_p2(24 downto 21),
      S(3) => \p_Val2_s_10_reg_1525[21]_i_2_n_0\,
      S(2) => \p_Val2_s_10_reg_1525[21]_i_3_n_0\,
      S(1) => \p_Val2_s_10_reg_1525[21]_i_4_n_0\,
      S(0) => \p_Val2_s_10_reg_1525[21]_i_5_n_0\
    );
\p_Val2_s_10_reg_1525_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(22),
      Q => p_Val2_s_10_reg_1525(22),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(23),
      Q => p_Val2_s_10_reg_1525(23),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(24),
      Q => p_Val2_s_10_reg_1525(24),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(25),
      Q => p_Val2_s_10_reg_1525(25),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_10_reg_1525_reg[21]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_s_10_reg_1525_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_s_10_reg_1525_reg[25]_i_1_n_1\,
      CO(1) => \p_Val2_s_10_reg_1525_reg[25]_i_1_n_2\,
      CO(0) => \p_Val2_s_10_reg_1525_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_s_10_reg_1525[25]_i_2_n_0\,
      DI(1) => tmp_15_cast_reg_14440,
      DI(0) => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      O(3 downto 0) => p_Val2_s_10_fu_739_p2(28 downto 25),
      S(3) => \p_Val2_s_10_reg_1525[25]_i_3_n_0\,
      S(2) => \p_Val2_s_10_reg_1525[25]_i_4_n_0\,
      S(1) => \p_Val2_s_10_reg_1525[25]_i_5_n_0\,
      S(0) => \p_Val2_s_10_reg_1525[25]_i_6_n_0\
    );
\p_Val2_s_10_reg_1525_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(26),
      Q => p_Val2_s_10_reg_1525(26),
      R => '0'
    );
\p_Val2_s_10_reg_1525_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(28),
      Q => p_Val2_s_10_reg_1525(28),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(0),
      Q => \p_shl_cast_reg_1288_reg__0\(0),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(1),
      Q => \p_shl_cast_reg_1288_reg__0\(1),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(2),
      Q => \p_shl_cast_reg_1288_reg__0\(2),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(3),
      Q => \p_shl_cast_reg_1288_reg__0\(3),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(4),
      Q => \p_shl_cast_reg_1288_reg__0\(4),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(5),
      Q => \p_shl_cast_reg_1288_reg__0\(5),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(6),
      Q => \p_shl_cast_reg_1288_reg__0\(6),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(7),
      Q => \p_shl_cast_reg_1288_reg__0\(7),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(8),
      Q => \p_shl_cast_reg_1288_reg__0\(8),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(9),
      Q => \p_shl_cast_reg_1288_reg__0\(9),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(10),
      Q => \p_shl_cast_reg_1288_reg__0\(10),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(11),
      Q => \p_shl_cast_reg_1288_reg__0\(11),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(12),
      Q => \p_shl_cast_reg_1288_reg__0\(12),
      R => '0'
    );
\p_shl_cast_reg_1288_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => \p_shl_reg_1232_reg__0\(13),
      Q => \p_shl_cast_reg_1288_reg__0\(13),
      R => '0'
    );
\p_shl_reg_1232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(0),
      Q => \p_shl_reg_1232_reg__0\(0),
      R => '0'
    );
\p_shl_reg_1232_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(1),
      Q => \p_shl_reg_1232_reg__0\(1),
      R => '0'
    );
\p_shl_reg_1232_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(2),
      Q => \p_shl_reg_1232_reg__0\(2),
      R => '0'
    );
\p_shl_reg_1232_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(3),
      Q => \p_shl_reg_1232_reg__0\(3),
      R => '0'
    );
\p_shl_reg_1232_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(4),
      Q => \p_shl_reg_1232_reg__0\(4),
      R => '0'
    );
\p_shl_reg_1232_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(5),
      Q => \p_shl_reg_1232_reg__0\(5),
      R => '0'
    );
\p_shl_reg_1232_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(6),
      Q => \p_shl_reg_1232_reg__0\(6),
      R => '0'
    );
\p_shl_reg_1232_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(7),
      Q => \p_shl_reg_1232_reg__0\(7),
      R => '0'
    );
\p_shl_reg_1232_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(8),
      Q => \p_shl_reg_1232_reg__0\(8),
      R => '0'
    );
\p_shl_reg_1232_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(9),
      Q => \p_shl_reg_1232_reg__0\(9),
      R => '0'
    );
\p_shl_reg_1232_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(10),
      Q => \p_shl_reg_1232_reg__0\(10),
      R => '0'
    );
\p_shl_reg_1232_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(11),
      Q => \p_shl_reg_1232_reg__0\(11),
      R => '0'
    );
\p_shl_reg_1232_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(12),
      Q => \p_shl_reg_1232_reg__0\(12),
      R => '0'
    );
\p_shl_reg_1232_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_1_reg_1221(13),
      Q => \p_shl_reg_1232_reg__0\(13),
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_59,
      Q => \rdata_reg[0]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_49,
      Q => \rdata_reg[10]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_48,
      Q => \rdata_reg[11]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_47,
      Q => \rdata_reg[12]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_46,
      Q => \rdata_reg[13]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_45,
      Q => \rdata_reg[14]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_44,
      Q => \rdata_reg[15]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_43,
      Q => \rdata_reg[16]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_42,
      Q => \rdata_reg[17]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_41,
      Q => \rdata_reg[18]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_40,
      Q => \rdata_reg[19]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[1]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_58,
      Q => \rdata_reg[1]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_39,
      Q => \rdata_reg[20]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_38,
      Q => \rdata_reg[21]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_37,
      Q => \rdata_reg[22]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_36,
      Q => \rdata_reg[23]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_35,
      Q => \rdata_reg[24]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_34,
      Q => \rdata_reg[25]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_33,
      Q => \rdata_reg[26]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_32,
      Q => \rdata_reg[27]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_31,
      Q => \rdata_reg[28]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_30,
      Q => \rdata_reg[29]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_57,
      Q => \rdata_reg[2]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_29,
      Q => \rdata_reg[30]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_AXILiteS_s_axi_U_n_61,
      Q => \rdata_reg[31]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_28,
      Q => \rdata_reg[31]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_56,
      Q => \rdata_reg[3]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_55,
      Q => \rdata_reg[4]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_54,
      Q => \rdata_reg[5]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_53,
      Q => \rdata_reg[6]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_52,
      Q => \rdata_reg[7]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_51,
      Q => \rdata_reg[8]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_50,
      Q => \rdata_reg[9]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(2),
      Q => p_Val2_4_1_cast_fu_259_p1(13),
      R => '0'
    );
\reg_232_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_13,
      Q => \reg_232_reg[0]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_27,
      Q => \reg_232_reg[0]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(12),
      Q => p_Val2_4_1_cast_fu_259_p1(23),
      R => '0'
    );
\reg_232_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_3,
      Q => \reg_232_reg[10]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[10]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_17,
      Q => \reg_232_reg[10]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(13),
      Q => p_Val2_4_1_cast_fu_259_p1(24),
      R => '0'
    );
\reg_232_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_2,
      Q => \reg_232_reg[11]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[11]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_16,
      Q => \reg_232_reg[11]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(14),
      Q => p_Val2_4_1_cast_fu_259_p1(25),
      R => '0'
    );
\reg_232_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_1,
      Q => \reg_232_reg[12]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_15,
      Q => \reg_232_reg[12]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(15),
      Q => p_Val2_4_1_cast_fu_259_p1(26),
      R => '0'
    );
\reg_232_reg[13]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_0,
      Q => \reg_232_reg[13]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[13]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regs_in_V_ce0,
      Q => \reg_232_reg[13]_i_4_n_0\,
      R => '0'
    );
\reg_232_reg[13]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_14,
      Q => \reg_232_reg[13]_i_5_n_0\,
      R => '0'
    );
\reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(3),
      Q => p_Val2_4_1_cast_fu_259_p1(14),
      R => '0'
    );
\reg_232_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_12,
      Q => \reg_232_reg[1]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[1]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_26,
      Q => \reg_232_reg[1]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(4),
      Q => p_Val2_4_1_cast_fu_259_p1(15),
      R => '0'
    );
\reg_232_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_11,
      Q => \reg_232_reg[2]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_25,
      Q => \reg_232_reg[2]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(5),
      Q => p_Val2_4_1_cast_fu_259_p1(16),
      R => '0'
    );
\reg_232_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_10,
      Q => \reg_232_reg[3]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_24,
      Q => \reg_232_reg[3]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(6),
      Q => p_Val2_4_1_cast_fu_259_p1(17),
      R => '0'
    );
\reg_232_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_9,
      Q => \reg_232_reg[4]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_23,
      Q => \reg_232_reg[4]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(7),
      Q => p_Val2_4_1_cast_fu_259_p1(18),
      R => '0'
    );
\reg_232_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_8,
      Q => \reg_232_reg[5]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_22,
      Q => \reg_232_reg[5]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(8),
      Q => p_Val2_4_1_cast_fu_259_p1(19),
      R => '0'
    );
\reg_232_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_7,
      Q => \reg_232_reg[6]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[6]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_21,
      Q => \reg_232_reg[6]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(9),
      Q => p_Val2_4_1_cast_fu_259_p1(20),
      R => '0'
    );
\reg_232_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_6,
      Q => \reg_232_reg[7]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[7]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_20,
      Q => \reg_232_reg[7]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(10),
      Q => p_Val2_4_1_cast_fu_259_p1(21),
      R => '0'
    );
\reg_232_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_5,
      Q => \reg_232_reg[8]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_19,
      Q => \reg_232_reg[8]_i_3_n_0\,
      R => '0'
    );
\reg_232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2320,
      D => regs_in_V_q0(11),
      Q => p_Val2_4_1_cast_fu_259_p1(22),
      R => '0'
    );
\reg_232_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_4,
      Q => \reg_232_reg[9]_i_2_n_0\,
      R => '0'
    );
\reg_232_reg[9]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_232_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_18,
      Q => \reg_232_reg[9]_i_3_n_0\,
      R => '0'
    );
\scaled_power_V_2_reg_1572_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_11_2_fu_846_p2(27),
      Q => scaled_power_V_2_reg_1572(14),
      R => '0'
    );
\scaled_power_V_3_reg_1624_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_11_3_fu_989_p2(27),
      Q => scaled_power_V_3_reg_1624(14),
      R => '0'
    );
\scaled_power_V_4_reg_1510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => p_Val2_11_4_fu_705_p2(27),
      Q => scaled_power_V_4_reg_1510(14),
      R => '0'
    );
\scaled_power_V_5_reg_1655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_11_5_fu_1086_p2(27),
      Q => scaled_power_V_5_reg_1655(14),
      R => '0'
    );
\scaled_power_V_reg_1531_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_s_10_fu_739_p2(27),
      Q => scaled_power_V_reg_1531(14),
      R => '0'
    );
\scaled_power_V_s_reg_1459_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => p_Val2_11_1_fu_597_p2(27),
      Q => scaled_power_V_s_reg_1459(14),
      R => '0'
    );
\tmp_13_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => p_Val2_8_s_fu_334_p2(28),
      Q => tmp_13_reg_1300,
      R => '0'
    );
\tmp_13_reg_1300_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_s_reg_1295_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_13_reg_1300_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_13_reg_1300_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_8_s_fu_334_p2(28),
      S(3 downto 0) => B"0001"
    );
\tmp_15_cast_reg_1444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(0),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[13]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(1),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[14]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(2),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[15]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(3),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[16]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(4),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[17]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(5),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[18]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(6),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[19]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(7),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[20]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(8),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[21]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(9),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[22]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(10),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[23]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(11),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[24]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(12),
      Q => \tmp_15_cast_reg_1444_reg_n_0_[25]\,
      R => '0'
    );
\tmp_15_cast_reg_1444_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => ap_reg_pp0_iter2_tmp_7_reg_1237(13),
      Q => tmp_15_cast_reg_14440,
      R => '0'
    );
\tmp_15_reg_1561[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(13),
      I1 => p_Val2_s_10_reg_1525(14),
      O => \tmp_15_reg_1561[0]_i_10_n_0\
    );
\tmp_15_reg_1561[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(20),
      I1 => p_Val2_s_10_reg_1525(19),
      O => \tmp_15_reg_1561[0]_i_11_n_0\
    );
\tmp_15_reg_1561[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(18),
      I1 => p_Val2_s_10_reg_1525(17),
      O => \tmp_15_reg_1561[0]_i_12_n_0\
    );
\tmp_15_reg_1561[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(15),
      I1 => p_Val2_s_10_reg_1525(16),
      O => \tmp_15_reg_1561[0]_i_13_n_0\
    );
\tmp_15_reg_1561[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(14),
      I1 => p_Val2_s_10_reg_1525(13),
      O => \tmp_15_reg_1561[0]_i_14_n_0\
    );
\tmp_15_reg_1561[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_reg_1531(14),
      I1 => p_Val2_s_10_reg_1525(28),
      O => \tmp_15_reg_1561[0]_i_3_n_0\
    );
\tmp_15_reg_1561[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(28),
      I1 => scaled_power_V_reg_1531(14),
      O => \tmp_15_reg_1561[0]_i_4_n_0\
    );
\tmp_15_reg_1561[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(25),
      I1 => p_Val2_s_10_reg_1525(26),
      O => \tmp_15_reg_1561[0]_i_5_n_0\
    );
\tmp_15_reg_1561[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(23),
      I1 => p_Val2_s_10_reg_1525(24),
      O => \tmp_15_reg_1561[0]_i_6_n_0\
    );
\tmp_15_reg_1561[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(21),
      I1 => p_Val2_s_10_reg_1525(22),
      O => \tmp_15_reg_1561[0]_i_7_n_0\
    );
\tmp_15_reg_1561[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(19),
      I1 => p_Val2_s_10_reg_1525(20),
      O => \tmp_15_reg_1561[0]_i_8_n_0\
    );
\tmp_15_reg_1561[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_s_10_reg_1525(17),
      I1 => p_Val2_s_10_reg_1525(18),
      O => \tmp_15_reg_1561[0]_i_9_n_0\
    );
\tmp_15_reg_1561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_15_fu_832_p2,
      Q => tmp_15_reg_1561,
      R => '0'
    );
\tmp_15_reg_1561_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1561_reg[0]_i_2_n_0\,
      CO(3) => tmp_15_fu_832_p2,
      CO(2) => \tmp_15_reg_1561_reg[0]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1561_reg[0]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1561_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_reg_1561[0]_i_3_n_0\,
      DI(2) => p_Val2_s_10_reg_1525(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_15_reg_1561_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_15_reg_1561[0]_i_4_n_0\,
      S(2) => \tmp_15_reg_1561[0]_i_5_n_0\,
      S(1) => \tmp_15_reg_1561[0]_i_6_n_0\,
      S(0) => \tmp_15_reg_1561[0]_i_7_n_0\
    );
\tmp_15_reg_1561_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_1561_reg[0]_i_2_n_0\,
      CO(2) => \tmp_15_reg_1561_reg[0]_i_2_n_1\,
      CO(1) => \tmp_15_reg_1561_reg[0]_i_2_n_2\,
      CO(0) => \tmp_15_reg_1561_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_15_reg_1561[0]_i_8_n_0\,
      DI(2) => \tmp_15_reg_1561[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_15_reg_1561[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_15_reg_1561_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_15_reg_1561[0]_i_11_n_0\,
      S(2) => \tmp_15_reg_1561[0]_i_12_n_0\,
      S(1) => \tmp_15_reg_1561[0]_i_13_n_0\,
      S(0) => \tmp_15_reg_1561[0]_i_14_n_0\
    );
\tmp_1_reg_1221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(2),
      Q => tmp_1_reg_1221(0),
      R => '0'
    );
\tmp_1_reg_1221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(12),
      Q => tmp_1_reg_1221(10),
      R => '0'
    );
\tmp_1_reg_1221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(13),
      Q => tmp_1_reg_1221(11),
      R => '0'
    );
\tmp_1_reg_1221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(14),
      Q => tmp_1_reg_1221(12),
      R => '0'
    );
\tmp_1_reg_1221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(15),
      Q => tmp_1_reg_1221(13),
      R => '0'
    );
\tmp_1_reg_1221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(3),
      Q => tmp_1_reg_1221(1),
      R => '0'
    );
\tmp_1_reg_1221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(4),
      Q => tmp_1_reg_1221(2),
      R => '0'
    );
\tmp_1_reg_1221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(5),
      Q => tmp_1_reg_1221(3),
      R => '0'
    );
\tmp_1_reg_1221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(6),
      Q => tmp_1_reg_1221(4),
      R => '0'
    );
\tmp_1_reg_1221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(7),
      Q => tmp_1_reg_1221(5),
      R => '0'
    );
\tmp_1_reg_1221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(8),
      Q => tmp_1_reg_1221(6),
      R => '0'
    );
\tmp_1_reg_1221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(9),
      Q => tmp_1_reg_1221(7),
      R => '0'
    );
\tmp_1_reg_1221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(10),
      Q => tmp_1_reg_1221(8),
      R => '0'
    );
\tmp_1_reg_1221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0337_out,
      D => regs_in_V_q0(11),
      Q => tmp_1_reg_1221(9),
      R => '0'
    );
\tmp_21_reg_1414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(12),
      Q => tmp_21_reg_1414(12),
      R => '0'
    );
\tmp_21_reg_1414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(13),
      Q => tmp_21_reg_1414(13),
      R => '0'
    );
\tmp_21_reg_1414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(14),
      Q => tmp_21_reg_1414(14),
      R => '0'
    );
\tmp_21_reg_1414_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(15),
      Q => tmp_21_reg_1414(15),
      R => '0'
    );
\tmp_21_reg_1414_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(16),
      Q => tmp_21_reg_1414(16),
      R => '0'
    );
\tmp_21_reg_1414_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(17),
      Q => tmp_21_reg_1414(17),
      R => '0'
    );
\tmp_21_reg_1414_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(18),
      Q => tmp_21_reg_1414(18),
      R => '0'
    );
\tmp_21_reg_1414_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(19),
      Q => tmp_21_reg_1414(19),
      R => '0'
    );
\tmp_21_reg_1414_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(20),
      Q => tmp_21_reg_1414(20),
      R => '0'
    );
\tmp_21_reg_1414_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(21),
      Q => tmp_21_reg_1414(21),
      R => '0'
    );
\tmp_21_reg_1414_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(22),
      Q => tmp_21_reg_1414(22),
      R => '0'
    );
\tmp_21_reg_1414_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(23),
      Q => tmp_21_reg_1414(23),
      R => '0'
    );
\tmp_21_reg_1414_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(24),
      Q => tmp_21_reg_1414(24),
      R => '0'
    );
\tmp_21_reg_1414_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(25),
      Q => tmp_21_reg_1414(25),
      R => '0'
    );
\tmp_21_reg_1414_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_53_reg_1384(26),
      Q => tmp_21_reg_1414(26),
      R => '0'
    );
\tmp_22_1_reg_1494[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(13),
      I1 => p_Val2_11_1_reg_1453(14),
      O => \tmp_22_1_reg_1494[0]_i_10_n_0\
    );
\tmp_22_1_reg_1494[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(20),
      I1 => p_Val2_11_1_reg_1453(19),
      O => \tmp_22_1_reg_1494[0]_i_11_n_0\
    );
\tmp_22_1_reg_1494[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(18),
      I1 => p_Val2_11_1_reg_1453(17),
      O => \tmp_22_1_reg_1494[0]_i_12_n_0\
    );
\tmp_22_1_reg_1494[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(15),
      I1 => p_Val2_11_1_reg_1453(16),
      O => \tmp_22_1_reg_1494[0]_i_13_n_0\
    );
\tmp_22_1_reg_1494[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(14),
      I1 => p_Val2_11_1_reg_1453(13),
      O => \tmp_22_1_reg_1494[0]_i_14_n_0\
    );
\tmp_22_1_reg_1494[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_s_reg_1459(14),
      I1 => p_Val2_11_1_reg_1453(28),
      O => \tmp_22_1_reg_1494[0]_i_3_n_0\
    );
\tmp_22_1_reg_1494[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(28),
      I1 => scaled_power_V_s_reg_1459(14),
      O => \tmp_22_1_reg_1494[0]_i_4_n_0\
    );
\tmp_22_1_reg_1494[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(25),
      I1 => p_Val2_11_1_reg_1453(26),
      O => \tmp_22_1_reg_1494[0]_i_5_n_0\
    );
\tmp_22_1_reg_1494[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(23),
      I1 => p_Val2_11_1_reg_1453(24),
      O => \tmp_22_1_reg_1494[0]_i_6_n_0\
    );
\tmp_22_1_reg_1494[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(21),
      I1 => p_Val2_11_1_reg_1453(22),
      O => \tmp_22_1_reg_1494[0]_i_7_n_0\
    );
\tmp_22_1_reg_1494[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(19),
      I1 => p_Val2_11_1_reg_1453(20),
      O => \tmp_22_1_reg_1494[0]_i_8_n_0\
    );
\tmp_22_1_reg_1494[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_1_reg_1453(17),
      I1 => p_Val2_11_1_reg_1453(18),
      O => \tmp_22_1_reg_1494[0]_i_9_n_0\
    );
\tmp_22_1_reg_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_22_1_fu_686_p2,
      Q => tmp_22_1_reg_1494,
      R => '0'
    );
\tmp_22_1_reg_1494_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_1_reg_1494_reg[0]_i_2_n_0\,
      CO(3) => tmp_22_1_fu_686_p2,
      CO(2) => \tmp_22_1_reg_1494_reg[0]_i_1_n_1\,
      CO(1) => \tmp_22_1_reg_1494_reg[0]_i_1_n_2\,
      CO(0) => \tmp_22_1_reg_1494_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_1_reg_1494[0]_i_3_n_0\,
      DI(2) => p_Val2_11_1_reg_1453(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_22_1_reg_1494_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_1_reg_1494[0]_i_4_n_0\,
      S(2) => \tmp_22_1_reg_1494[0]_i_5_n_0\,
      S(1) => \tmp_22_1_reg_1494[0]_i_6_n_0\,
      S(0) => \tmp_22_1_reg_1494[0]_i_7_n_0\
    );
\tmp_22_1_reg_1494_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_1_reg_1494_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_1_reg_1494_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_1_reg_1494_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_1_reg_1494_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_1_reg_1494[0]_i_8_n_0\,
      DI(2) => \tmp_22_1_reg_1494[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_22_1_reg_1494[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_22_1_reg_1494_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_1_reg_1494[0]_i_11_n_0\,
      S(2) => \tmp_22_1_reg_1494[0]_i_12_n_0\,
      S(1) => \tmp_22_1_reg_1494[0]_i_13_n_0\,
      S(0) => \tmp_22_1_reg_1494[0]_i_14_n_0\
    );
\tmp_22_2_reg_1613[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(13),
      I1 => p_Val2_11_2_reg_1566(14),
      O => \tmp_22_2_reg_1613[0]_i_10_n_0\
    );
\tmp_22_2_reg_1613[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(20),
      I1 => p_Val2_11_2_reg_1566(19),
      O => \tmp_22_2_reg_1613[0]_i_11_n_0\
    );
\tmp_22_2_reg_1613[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(18),
      I1 => p_Val2_11_2_reg_1566(17),
      O => \tmp_22_2_reg_1613[0]_i_12_n_0\
    );
\tmp_22_2_reg_1613[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(15),
      I1 => p_Val2_11_2_reg_1566(16),
      O => \tmp_22_2_reg_1613[0]_i_13_n_0\
    );
\tmp_22_2_reg_1613[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(14),
      I1 => p_Val2_11_2_reg_1566(13),
      O => \tmp_22_2_reg_1613[0]_i_14_n_0\
    );
\tmp_22_2_reg_1613[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_2_reg_1572(14),
      I1 => p_Val2_11_2_reg_1566(28),
      O => \tmp_22_2_reg_1613[0]_i_3_n_0\
    );
\tmp_22_2_reg_1613[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(28),
      I1 => scaled_power_V_2_reg_1572(14),
      O => \tmp_22_2_reg_1613[0]_i_4_n_0\
    );
\tmp_22_2_reg_1613[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(25),
      I1 => p_Val2_11_2_reg_1566(26),
      O => \tmp_22_2_reg_1613[0]_i_5_n_0\
    );
\tmp_22_2_reg_1613[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(23),
      I1 => p_Val2_11_2_reg_1566(24),
      O => \tmp_22_2_reg_1613[0]_i_6_n_0\
    );
\tmp_22_2_reg_1613[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(21),
      I1 => p_Val2_11_2_reg_1566(22),
      O => \tmp_22_2_reg_1613[0]_i_7_n_0\
    );
\tmp_22_2_reg_1613[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(19),
      I1 => p_Val2_11_2_reg_1566(20),
      O => \tmp_22_2_reg_1613[0]_i_8_n_0\
    );
\tmp_22_2_reg_1613[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_2_reg_1566(17),
      I1 => p_Val2_11_2_reg_1566(18),
      O => \tmp_22_2_reg_1613[0]_i_9_n_0\
    );
\tmp_22_2_reg_1613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_22_2_fu_975_p2,
      Q => tmp_22_2_reg_1613,
      R => '0'
    );
\tmp_22_2_reg_1613_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_2_reg_1613_reg[0]_i_2_n_0\,
      CO(3) => tmp_22_2_fu_975_p2,
      CO(2) => \tmp_22_2_reg_1613_reg[0]_i_1_n_1\,
      CO(1) => \tmp_22_2_reg_1613_reg[0]_i_1_n_2\,
      CO(0) => \tmp_22_2_reg_1613_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_2_reg_1613[0]_i_3_n_0\,
      DI(2) => p_Val2_11_2_reg_1566(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_22_2_reg_1613_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_2_reg_1613[0]_i_4_n_0\,
      S(2) => \tmp_22_2_reg_1613[0]_i_5_n_0\,
      S(1) => \tmp_22_2_reg_1613[0]_i_6_n_0\,
      S(0) => \tmp_22_2_reg_1613[0]_i_7_n_0\
    );
\tmp_22_2_reg_1613_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_2_reg_1613_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_2_reg_1613_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_2_reg_1613_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_2_reg_1613_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_2_reg_1613[0]_i_8_n_0\,
      DI(2) => \tmp_22_2_reg_1613[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_22_2_reg_1613[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_22_2_reg_1613_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_2_reg_1613[0]_i_11_n_0\,
      S(2) => \tmp_22_2_reg_1613[0]_i_12_n_0\,
      S(1) => \tmp_22_2_reg_1613[0]_i_13_n_0\,
      S(0) => \tmp_22_2_reg_1613[0]_i_14_n_0\
    );
\tmp_22_3_reg_1644[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(13),
      I1 => p_Val2_11_3_reg_1618(14),
      O => \tmp_22_3_reg_1644[0]_i_10_n_0\
    );
\tmp_22_3_reg_1644[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(20),
      I1 => p_Val2_11_3_reg_1618(19),
      O => \tmp_22_3_reg_1644[0]_i_11_n_0\
    );
\tmp_22_3_reg_1644[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(18),
      I1 => p_Val2_11_3_reg_1618(17),
      O => \tmp_22_3_reg_1644[0]_i_12_n_0\
    );
\tmp_22_3_reg_1644[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(15),
      I1 => p_Val2_11_3_reg_1618(16),
      O => \tmp_22_3_reg_1644[0]_i_13_n_0\
    );
\tmp_22_3_reg_1644[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(14),
      I1 => p_Val2_11_3_reg_1618(13),
      O => \tmp_22_3_reg_1644[0]_i_14_n_0\
    );
\tmp_22_3_reg_1644[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_3_reg_1624(14),
      I1 => p_Val2_11_3_reg_1618(28),
      O => \tmp_22_3_reg_1644[0]_i_3_n_0\
    );
\tmp_22_3_reg_1644[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(28),
      I1 => scaled_power_V_3_reg_1624(14),
      O => \tmp_22_3_reg_1644[0]_i_4_n_0\
    );
\tmp_22_3_reg_1644[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(25),
      I1 => p_Val2_11_3_reg_1618(26),
      O => \tmp_22_3_reg_1644[0]_i_5_n_0\
    );
\tmp_22_3_reg_1644[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(23),
      I1 => p_Val2_11_3_reg_1618(24),
      O => \tmp_22_3_reg_1644[0]_i_6_n_0\
    );
\tmp_22_3_reg_1644[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(21),
      I1 => p_Val2_11_3_reg_1618(22),
      O => \tmp_22_3_reg_1644[0]_i_7_n_0\
    );
\tmp_22_3_reg_1644[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(19),
      I1 => p_Val2_11_3_reg_1618(20),
      O => \tmp_22_3_reg_1644[0]_i_8_n_0\
    );
\tmp_22_3_reg_1644[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_3_reg_1618(17),
      I1 => p_Val2_11_3_reg_1618(18),
      O => \tmp_22_3_reg_1644[0]_i_9_n_0\
    );
\tmp_22_3_reg_1644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => tmp_22_3_fu_1072_p2,
      Q => tmp_22_3_reg_1644,
      R => '0'
    );
\tmp_22_3_reg_1644_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_3_reg_1644_reg[0]_i_2_n_0\,
      CO(3) => tmp_22_3_fu_1072_p2,
      CO(2) => \tmp_22_3_reg_1644_reg[0]_i_1_n_1\,
      CO(1) => \tmp_22_3_reg_1644_reg[0]_i_1_n_2\,
      CO(0) => \tmp_22_3_reg_1644_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_3_reg_1644[0]_i_3_n_0\,
      DI(2) => p_Val2_11_3_reg_1618(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_22_3_reg_1644_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_3_reg_1644[0]_i_4_n_0\,
      S(2) => \tmp_22_3_reg_1644[0]_i_5_n_0\,
      S(1) => \tmp_22_3_reg_1644[0]_i_6_n_0\,
      S(0) => \tmp_22_3_reg_1644[0]_i_7_n_0\
    );
\tmp_22_3_reg_1644_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_3_reg_1644_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_3_reg_1644_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_3_reg_1644_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_3_reg_1644_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_3_reg_1644[0]_i_8_n_0\,
      DI(2) => \tmp_22_3_reg_1644[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_22_3_reg_1644[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_22_3_reg_1644_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_3_reg_1644[0]_i_11_n_0\,
      S(2) => \tmp_22_3_reg_1644[0]_i_12_n_0\,
      S(1) => \tmp_22_3_reg_1644[0]_i_13_n_0\,
      S(0) => \tmp_22_3_reg_1644[0]_i_14_n_0\
    );
\tmp_22_4_reg_1556[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(13),
      I1 => p_Val2_11_4_reg_1504(14),
      O => \tmp_22_4_reg_1556[0]_i_10_n_0\
    );
\tmp_22_4_reg_1556[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(20),
      I1 => p_Val2_11_4_reg_1504(19),
      O => \tmp_22_4_reg_1556[0]_i_11_n_0\
    );
\tmp_22_4_reg_1556[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(18),
      I1 => p_Val2_11_4_reg_1504(17),
      O => \tmp_22_4_reg_1556[0]_i_12_n_0\
    );
\tmp_22_4_reg_1556[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(15),
      I1 => p_Val2_11_4_reg_1504(16),
      O => \tmp_22_4_reg_1556[0]_i_13_n_0\
    );
\tmp_22_4_reg_1556[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(14),
      I1 => p_Val2_11_4_reg_1504(13),
      O => \tmp_22_4_reg_1556[0]_i_14_n_0\
    );
\tmp_22_4_reg_1556[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_4_reg_1510(14),
      I1 => p_Val2_11_4_reg_1504(28),
      O => \tmp_22_4_reg_1556[0]_i_3_n_0\
    );
\tmp_22_4_reg_1556[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(28),
      I1 => scaled_power_V_4_reg_1510(14),
      O => \tmp_22_4_reg_1556[0]_i_4_n_0\
    );
\tmp_22_4_reg_1556[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(25),
      I1 => p_Val2_11_4_reg_1504(26),
      O => \tmp_22_4_reg_1556[0]_i_5_n_0\
    );
\tmp_22_4_reg_1556[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(23),
      I1 => p_Val2_11_4_reg_1504(24),
      O => \tmp_22_4_reg_1556[0]_i_6_n_0\
    );
\tmp_22_4_reg_1556[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(21),
      I1 => p_Val2_11_4_reg_1504(22),
      O => \tmp_22_4_reg_1556[0]_i_7_n_0\
    );
\tmp_22_4_reg_1556[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(19),
      I1 => p_Val2_11_4_reg_1504(20),
      O => \tmp_22_4_reg_1556[0]_i_8_n_0\
    );
\tmp_22_4_reg_1556[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_11_4_reg_1504(17),
      I1 => p_Val2_11_4_reg_1504(18),
      O => \tmp_22_4_reg_1556[0]_i_9_n_0\
    );
\tmp_22_4_reg_1556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_22_4_fu_822_p2,
      Q => tmp_22_4_reg_1556,
      R => '0'
    );
\tmp_22_4_reg_1556_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_4_reg_1556_reg[0]_i_2_n_0\,
      CO(3) => tmp_22_4_fu_822_p2,
      CO(2) => \tmp_22_4_reg_1556_reg[0]_i_1_n_1\,
      CO(1) => \tmp_22_4_reg_1556_reg[0]_i_1_n_2\,
      CO(0) => \tmp_22_4_reg_1556_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_4_reg_1556[0]_i_3_n_0\,
      DI(2) => p_Val2_11_4_reg_1504(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_22_4_reg_1556_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_4_reg_1556[0]_i_4_n_0\,
      S(2) => \tmp_22_4_reg_1556[0]_i_5_n_0\,
      S(1) => \tmp_22_4_reg_1556[0]_i_6_n_0\,
      S(0) => \tmp_22_4_reg_1556[0]_i_7_n_0\
    );
\tmp_22_4_reg_1556_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_4_reg_1556_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_4_reg_1556_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_4_reg_1556_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_4_reg_1556_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_4_reg_1556[0]_i_8_n_0\,
      DI(2) => \tmp_22_4_reg_1556[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_22_4_reg_1556[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_22_4_reg_1556_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_4_reg_1556[0]_i_11_n_0\,
      S(2) => \tmp_22_4_reg_1556[0]_i_12_n_0\,
      S(1) => \tmp_22_4_reg_1556[0]_i_13_n_0\,
      S(0) => \tmp_22_4_reg_1556[0]_i_14_n_0\
    );
\tmp_22_5_reg_1665[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(0),
      I1 => \p_2_in__0\(1),
      O => \tmp_22_5_reg_1665[0]_i_10_n_0\
    );
\tmp_22_5_reg_1665[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(7),
      I1 => \p_2_in__0\(6),
      O => \tmp_22_5_reg_1665[0]_i_11_n_0\
    );
\tmp_22_5_reg_1665[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => \p_2_in__0\(4),
      O => \tmp_22_5_reg_1665[0]_i_12_n_0\
    );
\tmp_22_5_reg_1665[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => \p_2_in__0\(3),
      O => \tmp_22_5_reg_1665[0]_i_13_n_0\
    );
\tmp_22_5_reg_1665[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => \p_2_in__0\(0),
      O => \tmp_22_5_reg_1665[0]_i_14_n_0\
    );
\tmp_22_5_reg_1665[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scaled_power_V_5_reg_1655(14),
      I1 => \p_Val2_11_5_reg_1649_reg_n_0_[28]\,
      O => \tmp_22_5_reg_1665[0]_i_3_n_0\
    );
\tmp_22_5_reg_1665[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_11_5_reg_1649_reg_n_0_[28]\,
      I1 => scaled_power_V_5_reg_1655(14),
      O => \tmp_22_5_reg_1665[0]_i_4_n_0\
    );
\tmp_22_5_reg_1665[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(12),
      I1 => \p_2_in__0\(13),
      O => \tmp_22_5_reg_1665[0]_i_5_n_0\
    );
\tmp_22_5_reg_1665[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(10),
      I1 => \p_2_in__0\(11),
      O => \tmp_22_5_reg_1665[0]_i_6_n_0\
    );
\tmp_22_5_reg_1665[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(8),
      I1 => \p_2_in__0\(9),
      O => \tmp_22_5_reg_1665[0]_i_7_n_0\
    );
\tmp_22_5_reg_1665[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(6),
      I1 => \p_2_in__0\(7),
      O => \tmp_22_5_reg_1665[0]_i_8_n_0\
    );
\tmp_22_5_reg_1665[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_2_in__0\(4),
      I1 => \p_2_in__0\(5),
      O => \tmp_22_5_reg_1665[0]_i_9_n_0\
    );
\tmp_22_5_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_22_5_fu_1140_p2,
      Q => tmp_22_5_reg_1665,
      R => '0'
    );
\tmp_22_5_reg_1665_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_5_reg_1665_reg[0]_i_2_n_0\,
      CO(3) => tmp_22_5_fu_1140_p2,
      CO(2) => \tmp_22_5_reg_1665_reg[0]_i_1_n_1\,
      CO(1) => \tmp_22_5_reg_1665_reg[0]_i_1_n_2\,
      CO(0) => \tmp_22_5_reg_1665_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_5_reg_1665[0]_i_3_n_0\,
      DI(2) => \p_2_in__0\(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_22_5_reg_1665_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_5_reg_1665[0]_i_4_n_0\,
      S(2) => \tmp_22_5_reg_1665[0]_i_5_n_0\,
      S(1) => \tmp_22_5_reg_1665[0]_i_6_n_0\,
      S(0) => \tmp_22_5_reg_1665[0]_i_7_n_0\
    );
\tmp_22_5_reg_1665_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_5_reg_1665_reg[0]_i_2_n_0\,
      CO(2) => \tmp_22_5_reg_1665_reg[0]_i_2_n_1\,
      CO(1) => \tmp_22_5_reg_1665_reg[0]_i_2_n_2\,
      CO(0) => \tmp_22_5_reg_1665_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_22_5_reg_1665[0]_i_8_n_0\,
      DI(2) => \tmp_22_5_reg_1665[0]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \tmp_22_5_reg_1665[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_tmp_22_5_reg_1665_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_5_reg_1665[0]_i_11_n_0\,
      S(2) => \tmp_22_5_reg_1665[0]_i_12_n_0\,
      S(1) => \tmp_22_5_reg_1665[0]_i_13_n_0\,
      S(0) => \tmp_22_5_reg_1665[0]_i_14_n_0\
    );
\tmp_27_reg_1541_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(13),
      Q => tmp_27_reg_1541(13),
      R => '0'
    );
\tmp_27_reg_1541_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(14),
      Q => tmp_27_reg_1541(14),
      R => '0'
    );
\tmp_27_reg_1541_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(15),
      Q => tmp_27_reg_1541(15),
      R => '0'
    );
\tmp_27_reg_1541_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(16),
      Q => tmp_27_reg_1541(16),
      R => '0'
    );
\tmp_27_reg_1541_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(17),
      Q => tmp_27_reg_1541(17),
      R => '0'
    );
\tmp_27_reg_1541_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(18),
      Q => tmp_27_reg_1541(18),
      R => '0'
    );
\tmp_27_reg_1541_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(19),
      Q => tmp_27_reg_1541(19),
      R => '0'
    );
\tmp_27_reg_1541_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(20),
      Q => tmp_27_reg_1541(20),
      R => '0'
    );
\tmp_27_reg_1541_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(21),
      Q => tmp_27_reg_1541(21),
      R => '0'
    );
\tmp_27_reg_1541_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(22),
      Q => tmp_27_reg_1541(22),
      R => '0'
    );
\tmp_27_reg_1541_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(23),
      Q => tmp_27_reg_1541(23),
      R => '0'
    );
\tmp_27_reg_1541_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(24),
      Q => tmp_27_reg_1541(24),
      R => '0'
    );
\tmp_27_reg_1541_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(25),
      Q => tmp_27_reg_1541(25),
      R => '0'
    );
\tmp_27_reg_1541_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(26),
      Q => tmp_27_reg_1541(26),
      R => '0'
    );
\tmp_27_reg_1541_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => tmp_57_reg_1429(27),
      Q => tmp_27_reg_1541(27),
      R => '0'
    );
\tmp_33_reg_1577_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(13),
      Q => tmp_33_reg_1577(13),
      R => '0'
    );
\tmp_33_reg_1577_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(14),
      Q => tmp_33_reg_1577(14),
      R => '0'
    );
\tmp_33_reg_1577_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(15),
      Q => tmp_33_reg_1577(15),
      R => '0'
    );
\tmp_33_reg_1577_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(16),
      Q => tmp_33_reg_1577(16),
      R => '0'
    );
\tmp_33_reg_1577_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(17),
      Q => tmp_33_reg_1577(17),
      R => '0'
    );
\tmp_33_reg_1577_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(18),
      Q => tmp_33_reg_1577(18),
      R => '0'
    );
\tmp_33_reg_1577_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(19),
      Q => tmp_33_reg_1577(19),
      R => '0'
    );
\tmp_33_reg_1577_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(20),
      Q => tmp_33_reg_1577(20),
      R => '0'
    );
\tmp_33_reg_1577_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(21),
      Q => tmp_33_reg_1577(21),
      R => '0'
    );
\tmp_33_reg_1577_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(22),
      Q => tmp_33_reg_1577(22),
      R => '0'
    );
\tmp_33_reg_1577_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(23),
      Q => tmp_33_reg_1577(23),
      R => '0'
    );
\tmp_33_reg_1577_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(24),
      Q => tmp_33_reg_1577(24),
      R => '0'
    );
\tmp_33_reg_1577_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(25),
      Q => tmp_33_reg_1577(25),
      R => '0'
    );
\tmp_33_reg_1577_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(26),
      Q => tmp_33_reg_1577(26),
      R => '0'
    );
\tmp_33_reg_1577_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_61_reg_1469(27),
      Q => tmp_33_reg_1577(27),
      R => '0'
    );
\tmp_39_reg_1474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(13),
      Q => tmp_39_reg_1474(13),
      R => '0'
    );
\tmp_39_reg_1474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(14),
      Q => tmp_39_reg_1474(14),
      R => '0'
    );
\tmp_39_reg_1474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(15),
      Q => tmp_39_reg_1474(15),
      R => '0'
    );
\tmp_39_reg_1474_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(16),
      Q => tmp_39_reg_1474(16),
      R => '0'
    );
\tmp_39_reg_1474_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(17),
      Q => tmp_39_reg_1474(17),
      R => '0'
    );
\tmp_39_reg_1474_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(18),
      Q => tmp_39_reg_1474(18),
      R => '0'
    );
\tmp_39_reg_1474_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(19),
      Q => tmp_39_reg_1474(19),
      R => '0'
    );
\tmp_39_reg_1474_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(20),
      Q => tmp_39_reg_1474(20),
      R => '0'
    );
\tmp_39_reg_1474_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(21),
      Q => tmp_39_reg_1474(21),
      R => '0'
    );
\tmp_39_reg_1474_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(22),
      Q => tmp_39_reg_1474(22),
      R => '0'
    );
\tmp_39_reg_1474_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(23),
      Q => tmp_39_reg_1474(23),
      R => '0'
    );
\tmp_39_reg_1474_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(24),
      Q => tmp_39_reg_1474(24),
      R => '0'
    );
\tmp_39_reg_1474_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(25),
      Q => tmp_39_reg_1474(25),
      R => '0'
    );
\tmp_39_reg_1474_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(26),
      Q => tmp_39_reg_1474(26),
      R => '0'
    );
\tmp_39_reg_1474_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => tmp_65_reg_1394(27),
      Q => tmp_39_reg_1474(27),
      R => '0'
    );
\tmp_45_reg_1629_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(13),
      Q => tmp_45_reg_1629(13),
      R => '0'
    );
\tmp_45_reg_1629_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(14),
      Q => tmp_45_reg_1629(14),
      R => '0'
    );
\tmp_45_reg_1629_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(15),
      Q => tmp_45_reg_1629(15),
      R => '0'
    );
\tmp_45_reg_1629_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(16),
      Q => tmp_45_reg_1629(16),
      R => '0'
    );
\tmp_45_reg_1629_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(17),
      Q => tmp_45_reg_1629(17),
      R => '0'
    );
\tmp_45_reg_1629_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(18),
      Q => tmp_45_reg_1629(18),
      R => '0'
    );
\tmp_45_reg_1629_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(19),
      Q => tmp_45_reg_1629(19),
      R => '0'
    );
\tmp_45_reg_1629_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(20),
      Q => tmp_45_reg_1629(20),
      R => '0'
    );
\tmp_45_reg_1629_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(21),
      Q => tmp_45_reg_1629(21),
      R => '0'
    );
\tmp_45_reg_1629_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(22),
      Q => tmp_45_reg_1629(22),
      R => '0'
    );
\tmp_45_reg_1629_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(23),
      Q => tmp_45_reg_1629(23),
      R => '0'
    );
\tmp_45_reg_1629_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(24),
      Q => tmp_45_reg_1629(24),
      R => '0'
    );
\tmp_45_reg_1629_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(25),
      Q => tmp_45_reg_1629(25),
      R => '0'
    );
\tmp_45_reg_1629_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(26),
      Q => tmp_45_reg_1629(26),
      R => '0'
    );
\tmp_45_reg_1629_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => tmp_69_reg_1520(27),
      Q => tmp_45_reg_1629(27),
      R => '0'
    );
\tmp_49_reg_1404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_87,
      Q => tmp_49_reg_1404(0),
      R => '0'
    );
\tmp_49_reg_1404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_77,
      Q => tmp_49_reg_1404(10),
      R => '0'
    );
\tmp_49_reg_1404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_76,
      Q => tmp_49_reg_1404(11),
      R => '0'
    );
\tmp_49_reg_1404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_75,
      Q => tmp_49_reg_1404(12),
      R => '0'
    );
\tmp_49_reg_1404_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_74,
      Q => tmp_49_reg_1404(13),
      R => '0'
    );
\tmp_49_reg_1404_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_73,
      Q => tmp_49_reg_1404(14),
      R => '0'
    );
\tmp_49_reg_1404_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_72,
      Q => tmp_49_reg_1404(15),
      R => '0'
    );
\tmp_49_reg_1404_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_71,
      Q => tmp_49_reg_1404(16),
      R => '0'
    );
\tmp_49_reg_1404_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_70,
      Q => tmp_49_reg_1404(17),
      R => '0'
    );
\tmp_49_reg_1404_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_69,
      Q => tmp_49_reg_1404(18),
      R => '0'
    );
\tmp_49_reg_1404_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_68,
      Q => tmp_49_reg_1404(19),
      R => '0'
    );
\tmp_49_reg_1404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_86,
      Q => tmp_49_reg_1404(1),
      R => '0'
    );
\tmp_49_reg_1404_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_67,
      Q => tmp_49_reg_1404(20),
      R => '0'
    );
\tmp_49_reg_1404_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_66,
      Q => tmp_49_reg_1404(21),
      R => '0'
    );
\tmp_49_reg_1404_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_65,
      Q => tmp_49_reg_1404(22),
      R => '0'
    );
\tmp_49_reg_1404_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_64,
      Q => tmp_49_reg_1404(23),
      R => '0'
    );
\tmp_49_reg_1404_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_63,
      Q => tmp_49_reg_1404(24),
      R => '0'
    );
\tmp_49_reg_1404_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_62,
      Q => tmp_49_reg_1404(25),
      R => '0'
    );
\tmp_49_reg_1404_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_61,
      Q => tmp_49_reg_1404(26),
      R => '0'
    );
\tmp_49_reg_1404_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_60,
      Q => tmp_49_reg_1404(27),
      R => '0'
    );
\tmp_49_reg_1404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_85,
      Q => tmp_49_reg_1404(2),
      R => '0'
    );
\tmp_49_reg_1404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_84,
      Q => tmp_49_reg_1404(3),
      R => '0'
    );
\tmp_49_reg_1404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_83,
      Q => tmp_49_reg_1404(4),
      R => '0'
    );
\tmp_49_reg_1404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_82,
      Q => tmp_49_reg_1404(5),
      R => '0'
    );
\tmp_49_reg_1404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_81,
      Q => tmp_49_reg_1404(6),
      R => '0'
    );
\tmp_49_reg_1404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_80,
      Q => tmp_49_reg_1404(7),
      R => '0'
    );
\tmp_49_reg_1404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_79,
      Q => tmp_49_reg_1404(8),
      R => '0'
    );
\tmp_49_reg_1404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce5,
      D => mixer_mul_47ns_42cud_U3_n_78,
      Q => tmp_49_reg_1404(9),
      R => '0'
    );
\tmp_51_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => p_Val2_8_2_fu_263_p2(27),
      Q => tmp_51_reg_1248,
      R => '0'
    );
\tmp_53_reg_1384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(60),
      Q => tmp_53_reg_1384(0),
      R => '0'
    );
\tmp_53_reg_1384_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(70),
      Q => tmp_53_reg_1384(10),
      R => '0'
    );
\tmp_53_reg_1384_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(71),
      Q => tmp_53_reg_1384(11),
      R => '0'
    );
\tmp_53_reg_1384_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(72),
      Q => tmp_53_reg_1384(12),
      R => '0'
    );
\tmp_53_reg_1384_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(73),
      Q => tmp_53_reg_1384(13),
      R => '0'
    );
\tmp_53_reg_1384_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(74),
      Q => tmp_53_reg_1384(14),
      R => '0'
    );
\tmp_53_reg_1384_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(75),
      Q => tmp_53_reg_1384(15),
      R => '0'
    );
\tmp_53_reg_1384_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(76),
      Q => tmp_53_reg_1384(16),
      R => '0'
    );
\tmp_53_reg_1384_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(77),
      Q => tmp_53_reg_1384(17),
      R => '0'
    );
\tmp_53_reg_1384_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(78),
      Q => tmp_53_reg_1384(18),
      R => '0'
    );
\tmp_53_reg_1384_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(79),
      Q => tmp_53_reg_1384(19),
      R => '0'
    );
\tmp_53_reg_1384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(61),
      Q => tmp_53_reg_1384(1),
      R => '0'
    );
\tmp_53_reg_1384_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(80),
      Q => tmp_53_reg_1384(20),
      R => '0'
    );
\tmp_53_reg_1384_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(81),
      Q => tmp_53_reg_1384(21),
      R => '0'
    );
\tmp_53_reg_1384_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(82),
      Q => tmp_53_reg_1384(22),
      R => '0'
    );
\tmp_53_reg_1384_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(83),
      Q => tmp_53_reg_1384(23),
      R => '0'
    );
\tmp_53_reg_1384_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(84),
      Q => tmp_53_reg_1384(24),
      R => '0'
    );
\tmp_53_reg_1384_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(85),
      Q => tmp_53_reg_1384(25),
      R => '0'
    );
\tmp_53_reg_1384_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(86),
      Q => tmp_53_reg_1384(26),
      R => '0'
    );
\tmp_53_reg_1384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(62),
      Q => tmp_53_reg_1384(2),
      R => '0'
    );
\tmp_53_reg_1384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(63),
      Q => tmp_53_reg_1384(3),
      R => '0'
    );
\tmp_53_reg_1384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(64),
      Q => tmp_53_reg_1384(4),
      R => '0'
    );
\tmp_53_reg_1384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(65),
      Q => tmp_53_reg_1384(5),
      R => '0'
    );
\tmp_53_reg_1384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(66),
      Q => tmp_53_reg_1384(6),
      R => '0'
    );
\tmp_53_reg_1384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(67),
      Q => tmp_53_reg_1384(7),
      R => '0'
    );
\tmp_53_reg_1384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(68),
      Q => tmp_53_reg_1384(8),
      R => '0'
    );
\tmp_53_reg_1384_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce4,
      D => buff9(69),
      Q => tmp_53_reg_1384(9),
      R => '0'
    );
\tmp_55_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_4_fu_397_p2(28),
      Q => tmp_55_reg_1336,
      R => '0'
    );
\tmp_55_reg_1336_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_4_reg_1331_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_55_reg_1336_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_55_reg_1336_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_8_4_fu_397_p2(28),
      S(3 downto 0) => B"0001"
    );
\tmp_57_reg_1429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_87,
      Q => tmp_57_reg_1429(0),
      R => '0'
    );
\tmp_57_reg_1429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_77,
      Q => tmp_57_reg_1429(10),
      R => '0'
    );
\tmp_57_reg_1429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_76,
      Q => tmp_57_reg_1429(11),
      R => '0'
    );
\tmp_57_reg_1429_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_75,
      Q => tmp_57_reg_1429(12),
      R => '0'
    );
\tmp_57_reg_1429_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_74,
      Q => tmp_57_reg_1429(13),
      R => '0'
    );
\tmp_57_reg_1429_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_73,
      Q => tmp_57_reg_1429(14),
      R => '0'
    );
\tmp_57_reg_1429_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_72,
      Q => tmp_57_reg_1429(15),
      R => '0'
    );
\tmp_57_reg_1429_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_71,
      Q => tmp_57_reg_1429(16),
      R => '0'
    );
\tmp_57_reg_1429_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_70,
      Q => tmp_57_reg_1429(17),
      R => '0'
    );
\tmp_57_reg_1429_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_69,
      Q => tmp_57_reg_1429(18),
      R => '0'
    );
\tmp_57_reg_1429_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_68,
      Q => tmp_57_reg_1429(19),
      R => '0'
    );
\tmp_57_reg_1429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_86,
      Q => tmp_57_reg_1429(1),
      R => '0'
    );
\tmp_57_reg_1429_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_67,
      Q => tmp_57_reg_1429(20),
      R => '0'
    );
\tmp_57_reg_1429_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_66,
      Q => tmp_57_reg_1429(21),
      R => '0'
    );
\tmp_57_reg_1429_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_65,
      Q => tmp_57_reg_1429(22),
      R => '0'
    );
\tmp_57_reg_1429_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_64,
      Q => tmp_57_reg_1429(23),
      R => '0'
    );
\tmp_57_reg_1429_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_63,
      Q => tmp_57_reg_1429(24),
      R => '0'
    );
\tmp_57_reg_1429_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_62,
      Q => tmp_57_reg_1429(25),
      R => '0'
    );
\tmp_57_reg_1429_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_61,
      Q => tmp_57_reg_1429(26),
      R => '0'
    );
\tmp_57_reg_1429_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_60,
      Q => tmp_57_reg_1429(27),
      R => '0'
    );
\tmp_57_reg_1429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_85,
      Q => tmp_57_reg_1429(2),
      R => '0'
    );
\tmp_57_reg_1429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_84,
      Q => tmp_57_reg_1429(3),
      R => '0'
    );
\tmp_57_reg_1429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_83,
      Q => tmp_57_reg_1429(4),
      R => '0'
    );
\tmp_57_reg_1429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_82,
      Q => tmp_57_reg_1429(5),
      R => '0'
    );
\tmp_57_reg_1429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_81,
      Q => tmp_57_reg_1429(6),
      R => '0'
    );
\tmp_57_reg_1429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_80,
      Q => tmp_57_reg_1429(7),
      R => '0'
    );
\tmp_57_reg_1429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_79,
      Q => tmp_57_reg_1429(8),
      R => '0'
    );
\tmp_57_reg_1429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => mixer_mul_47ns_42cud_U4_n_78,
      Q => tmp_57_reg_1429(9),
      R => '0'
    );
\tmp_59_reg_1347[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_3_reg_1311(26),
      O => \tmp_59_reg_1347[0]_i_2_n_0\
    );
\tmp_59_reg_1347[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_3_reg_1311(26),
      I1 => p_Val2_6_3_reg_1311(27),
      O => \tmp_59_reg_1347[0]_i_3_n_0\
    );
\tmp_59_reg_1347[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_6_3_reg_1311(26),
      I1 => \p_shl_cast_reg_1288_reg__0\(13),
      O => \tmp_59_reg_1347[0]_i_4_n_0\
    );
\tmp_59_reg_1347[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(12),
      I1 => p_Val2_6_3_reg_1311(25),
      O => \tmp_59_reg_1347[0]_i_5_n_0\
    );
\tmp_59_reg_1347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_Val2_8_6_fu_413_p2(28),
      Q => tmp_59_reg_1347,
      R => '0'
    );
\tmp_59_reg_1347_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_6_reg_1342_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_59_reg_1347_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_59_reg_1347_reg[0]_i_1_n_1\,
      CO(1) => \tmp_59_reg_1347_reg[0]_i_1_n_2\,
      CO(0) => \tmp_59_reg_1347_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_6_3_reg_1311(26),
      DI(1) => \tmp_59_reg_1347[0]_i_2_n_0\,
      DI(0) => \p_shl_cast_reg_1288_reg__0\(12),
      O(3 downto 0) => p_Val2_8_6_fu_413_p2(28 downto 25),
      S(3) => '1',
      S(2) => \tmp_59_reg_1347[0]_i_3_n_0\,
      S(1) => \tmp_59_reg_1347[0]_i_4_n_0\,
      S(0) => \tmp_59_reg_1347[0]_i_5_n_0\
    );
\tmp_5_reg_1484_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(13),
      Q => tmp_5_reg_1484(13),
      R => '0'
    );
\tmp_5_reg_1484_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(14),
      Q => tmp_5_reg_1484(14),
      R => '0'
    );
\tmp_5_reg_1484_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(15),
      Q => tmp_5_reg_1484(15),
      R => '0'
    );
\tmp_5_reg_1484_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(16),
      Q => tmp_5_reg_1484(16),
      R => '0'
    );
\tmp_5_reg_1484_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(17),
      Q => tmp_5_reg_1484(17),
      R => '0'
    );
\tmp_5_reg_1484_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(18),
      Q => tmp_5_reg_1484(18),
      R => '0'
    );
\tmp_5_reg_1484_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(19),
      Q => tmp_5_reg_1484(19),
      R => '0'
    );
\tmp_5_reg_1484_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(20),
      Q => tmp_5_reg_1484(20),
      R => '0'
    );
\tmp_5_reg_1484_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(21),
      Q => tmp_5_reg_1484(21),
      R => '0'
    );
\tmp_5_reg_1484_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(22),
      Q => tmp_5_reg_1484(22),
      R => '0'
    );
\tmp_5_reg_1484_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(23),
      Q => tmp_5_reg_1484(23),
      R => '0'
    );
\tmp_5_reg_1484_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(24),
      Q => tmp_5_reg_1484(24),
      R => '0'
    );
\tmp_5_reg_1484_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(25),
      Q => tmp_5_reg_1484(25),
      R => '0'
    );
\tmp_5_reg_1484_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(26),
      Q => tmp_5_reg_1484(26),
      R => '0'
    );
\tmp_5_reg_1484_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => tmp_49_reg_1404(27),
      Q => tmp_5_reg_1484(27),
      R => '0'
    );
\tmp_61_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_87,
      Q => tmp_61_reg_1469(0),
      R => '0'
    );
\tmp_61_reg_1469_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_77,
      Q => tmp_61_reg_1469(10),
      R => '0'
    );
\tmp_61_reg_1469_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_76,
      Q => tmp_61_reg_1469(11),
      R => '0'
    );
\tmp_61_reg_1469_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_75,
      Q => tmp_61_reg_1469(12),
      R => '0'
    );
\tmp_61_reg_1469_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_74,
      Q => tmp_61_reg_1469(13),
      R => '0'
    );
\tmp_61_reg_1469_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_73,
      Q => tmp_61_reg_1469(14),
      R => '0'
    );
\tmp_61_reg_1469_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_72,
      Q => tmp_61_reg_1469(15),
      R => '0'
    );
\tmp_61_reg_1469_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_71,
      Q => tmp_61_reg_1469(16),
      R => '0'
    );
\tmp_61_reg_1469_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_70,
      Q => tmp_61_reg_1469(17),
      R => '0'
    );
\tmp_61_reg_1469_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_69,
      Q => tmp_61_reg_1469(18),
      R => '0'
    );
\tmp_61_reg_1469_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_68,
      Q => tmp_61_reg_1469(19),
      R => '0'
    );
\tmp_61_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_86,
      Q => tmp_61_reg_1469(1),
      R => '0'
    );
\tmp_61_reg_1469_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_67,
      Q => tmp_61_reg_1469(20),
      R => '0'
    );
\tmp_61_reg_1469_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_66,
      Q => tmp_61_reg_1469(21),
      R => '0'
    );
\tmp_61_reg_1469_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_65,
      Q => tmp_61_reg_1469(22),
      R => '0'
    );
\tmp_61_reg_1469_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_64,
      Q => tmp_61_reg_1469(23),
      R => '0'
    );
\tmp_61_reg_1469_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_63,
      Q => tmp_61_reg_1469(24),
      R => '0'
    );
\tmp_61_reg_1469_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_62,
      Q => tmp_61_reg_1469(25),
      R => '0'
    );
\tmp_61_reg_1469_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_61,
      Q => tmp_61_reg_1469(26),
      R => '0'
    );
\tmp_61_reg_1469_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_60,
      Q => tmp_61_reg_1469(27),
      R => '0'
    );
\tmp_61_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_85,
      Q => tmp_61_reg_1469(2),
      R => '0'
    );
\tmp_61_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_84,
      Q => tmp_61_reg_1469(3),
      R => '0'
    );
\tmp_61_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_83,
      Q => tmp_61_reg_1469(4),
      R => '0'
    );
\tmp_61_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_82,
      Q => tmp_61_reg_1469(5),
      R => '0'
    );
\tmp_61_reg_1469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_81,
      Q => tmp_61_reg_1469(6),
      R => '0'
    );
\tmp_61_reg_1469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_80,
      Q => tmp_61_reg_1469(7),
      R => '0'
    );
\tmp_61_reg_1469_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_79,
      Q => tmp_61_reg_1469(8),
      R => '0'
    );
\tmp_61_reg_1469_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OP1_V_1_cast_reg_12100,
      D => mixer_mul_47ns_42cud_U5_n_78,
      Q => tmp_61_reg_1469(9),
      R => '0'
    );
\tmp_63_reg_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_Val2_8_8_fu_314_p2(28),
      Q => tmp_63_reg_1282,
      R => '0'
    );
\tmp_63_reg_1282_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_8_reg_1277_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_63_reg_1282_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_63_reg_1282_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_8_8_fu_314_p2(28),
      S(3 downto 0) => B"0001"
    );
\tmp_65_reg_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_87,
      Q => tmp_65_reg_1394(0),
      R => '0'
    );
\tmp_65_reg_1394_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_77,
      Q => tmp_65_reg_1394(10),
      R => '0'
    );
\tmp_65_reg_1394_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_76,
      Q => tmp_65_reg_1394(11),
      R => '0'
    );
\tmp_65_reg_1394_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_75,
      Q => tmp_65_reg_1394(12),
      R => '0'
    );
\tmp_65_reg_1394_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_74,
      Q => tmp_65_reg_1394(13),
      R => '0'
    );
\tmp_65_reg_1394_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_73,
      Q => tmp_65_reg_1394(14),
      R => '0'
    );
\tmp_65_reg_1394_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_72,
      Q => tmp_65_reg_1394(15),
      R => '0'
    );
\tmp_65_reg_1394_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_71,
      Q => tmp_65_reg_1394(16),
      R => '0'
    );
\tmp_65_reg_1394_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_70,
      Q => tmp_65_reg_1394(17),
      R => '0'
    );
\tmp_65_reg_1394_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_69,
      Q => tmp_65_reg_1394(18),
      R => '0'
    );
\tmp_65_reg_1394_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_68,
      Q => tmp_65_reg_1394(19),
      R => '0'
    );
\tmp_65_reg_1394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_86,
      Q => tmp_65_reg_1394(1),
      R => '0'
    );
\tmp_65_reg_1394_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_67,
      Q => tmp_65_reg_1394(20),
      R => '0'
    );
\tmp_65_reg_1394_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_66,
      Q => tmp_65_reg_1394(21),
      R => '0'
    );
\tmp_65_reg_1394_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_65,
      Q => tmp_65_reg_1394(22),
      R => '0'
    );
\tmp_65_reg_1394_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_64,
      Q => tmp_65_reg_1394(23),
      R => '0'
    );
\tmp_65_reg_1394_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_63,
      Q => tmp_65_reg_1394(24),
      R => '0'
    );
\tmp_65_reg_1394_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_62,
      Q => tmp_65_reg_1394(25),
      R => '0'
    );
\tmp_65_reg_1394_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_61,
      Q => tmp_65_reg_1394(26),
      R => '0'
    );
\tmp_65_reg_1394_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_60,
      Q => tmp_65_reg_1394(27),
      R => '0'
    );
\tmp_65_reg_1394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_85,
      Q => tmp_65_reg_1394(2),
      R => '0'
    );
\tmp_65_reg_1394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_84,
      Q => tmp_65_reg_1394(3),
      R => '0'
    );
\tmp_65_reg_1394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_83,
      Q => tmp_65_reg_1394(4),
      R => '0'
    );
\tmp_65_reg_1394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_82,
      Q => tmp_65_reg_1394(5),
      R => '0'
    );
\tmp_65_reg_1394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_81,
      Q => tmp_65_reg_1394(6),
      R => '0'
    );
\tmp_65_reg_1394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_80,
      Q => tmp_65_reg_1394(7),
      R => '0'
    );
\tmp_65_reg_1394_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_79,
      Q => tmp_65_reg_1394(8),
      R => '0'
    );
\tmp_65_reg_1394_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => mixer_mul_47ns_42cud_U2_n_78,
      Q => tmp_65_reg_1394(9),
      R => '0'
    );
\tmp_67_reg_1358[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_5_reg_1321(26),
      O => \tmp_67_reg_1358[0]_i_3_n_0\
    );
\tmp_67_reg_1358[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_5_reg_1321(26),
      I1 => p_Val2_6_5_reg_1321(27),
      O => \tmp_67_reg_1358[0]_i_4_n_0\
    );
\tmp_67_reg_1358[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_6_5_reg_1321(26),
      I1 => \p_shl_cast_reg_1288_reg__0\(13),
      O => \tmp_67_reg_1358[0]_i_5_n_0\
    );
\tmp_67_reg_1358[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_shl_cast_reg_1288_reg__0\(12),
      I1 => p_Val2_6_5_reg_1321(25),
      O => \tmp_67_reg_1358[0]_i_6_n_0\
    );
\tmp_67_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1,
      D => p_0_in,
      Q => tmp_67_reg_1358,
      R => '0'
    );
\tmp_67_reg_1358_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_1_reg_1353_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_67_reg_1358_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_67_reg_1358_reg[0]_i_2_n_1\,
      CO(1) => \tmp_67_reg_1358_reg[0]_i_2_n_2\,
      CO(0) => \tmp_67_reg_1358_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_6_5_reg_1321(26),
      DI(1) => \tmp_67_reg_1358[0]_i_3_n_0\,
      DI(0) => \p_shl_cast_reg_1288_reg__0\(12),
      O(3) => p_0_in,
      O(2) => \tmp_67_reg_1358_reg[0]_i_2_n_5\,
      O(1) => \tmp_67_reg_1358_reg[0]_i_2_n_6\,
      O(0) => \tmp_67_reg_1358_reg[0]_i_2_n_7\,
      S(3) => '1',
      S(2) => \tmp_67_reg_1358[0]_i_4_n_0\,
      S(1) => \tmp_67_reg_1358[0]_i_5_n_0\,
      S(0) => \tmp_67_reg_1358[0]_i_6_n_0\
    );
\tmp_69_reg_1520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_87,
      Q => tmp_69_reg_1520(0),
      R => '0'
    );
\tmp_69_reg_1520_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_77,
      Q => tmp_69_reg_1520(10),
      R => '0'
    );
\tmp_69_reg_1520_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_76,
      Q => tmp_69_reg_1520(11),
      R => '0'
    );
\tmp_69_reg_1520_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_75,
      Q => tmp_69_reg_1520(12),
      R => '0'
    );
\tmp_69_reg_1520_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_74,
      Q => tmp_69_reg_1520(13),
      R => '0'
    );
\tmp_69_reg_1520_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_73,
      Q => tmp_69_reg_1520(14),
      R => '0'
    );
\tmp_69_reg_1520_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_72,
      Q => tmp_69_reg_1520(15),
      R => '0'
    );
\tmp_69_reg_1520_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_71,
      Q => tmp_69_reg_1520(16),
      R => '0'
    );
\tmp_69_reg_1520_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_70,
      Q => tmp_69_reg_1520(17),
      R => '0'
    );
\tmp_69_reg_1520_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_69,
      Q => tmp_69_reg_1520(18),
      R => '0'
    );
\tmp_69_reg_1520_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_68,
      Q => tmp_69_reg_1520(19),
      R => '0'
    );
\tmp_69_reg_1520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_86,
      Q => tmp_69_reg_1520(1),
      R => '0'
    );
\tmp_69_reg_1520_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_67,
      Q => tmp_69_reg_1520(20),
      R => '0'
    );
\tmp_69_reg_1520_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_66,
      Q => tmp_69_reg_1520(21),
      R => '0'
    );
\tmp_69_reg_1520_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_65,
      Q => tmp_69_reg_1520(22),
      R => '0'
    );
\tmp_69_reg_1520_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_64,
      Q => tmp_69_reg_1520(23),
      R => '0'
    );
\tmp_69_reg_1520_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_63,
      Q => tmp_69_reg_1520(24),
      R => '0'
    );
\tmp_69_reg_1520_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_62,
      Q => tmp_69_reg_1520(25),
      R => '0'
    );
\tmp_69_reg_1520_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_61,
      Q => tmp_69_reg_1520(26),
      R => '0'
    );
\tmp_69_reg_1520_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_60,
      Q => tmp_69_reg_1520(27),
      R => '0'
    );
\tmp_69_reg_1520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_85,
      Q => tmp_69_reg_1520(2),
      R => '0'
    );
\tmp_69_reg_1520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_84,
      Q => tmp_69_reg_1520(3),
      R => '0'
    );
\tmp_69_reg_1520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_83,
      Q => tmp_69_reg_1520(4),
      R => '0'
    );
\tmp_69_reg_1520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_82,
      Q => tmp_69_reg_1520(5),
      R => '0'
    );
\tmp_69_reg_1520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_81,
      Q => tmp_69_reg_1520(6),
      R => '0'
    );
\tmp_69_reg_1520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_80,
      Q => tmp_69_reg_1520(7),
      R => '0'
    );
\tmp_69_reg_1520_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_79,
      Q => tmp_69_reg_1520(8),
      R => '0'
    );
\tmp_69_reg_1520_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce3,
      D => mixer_mul_47ns_42cud_U6_n_78,
      Q => tmp_69_reg_1520(9),
      R => '0'
    );
\tmp_7_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(2),
      Q => tmp_7_reg_1237(0),
      R => '0'
    );
\tmp_7_reg_1237_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(12),
      Q => tmp_7_reg_1237(10),
      R => '0'
    );
\tmp_7_reg_1237_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(13),
      Q => tmp_7_reg_1237(11),
      R => '0'
    );
\tmp_7_reg_1237_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(14),
      Q => tmp_7_reg_1237(12),
      R => '0'
    );
\tmp_7_reg_1237_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(15),
      Q => tmp_7_reg_1237(13),
      R => '0'
    );
\tmp_7_reg_1237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(3),
      Q => tmp_7_reg_1237(1),
      R => '0'
    );
\tmp_7_reg_1237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(4),
      Q => tmp_7_reg_1237(2),
      R => '0'
    );
\tmp_7_reg_1237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(5),
      Q => tmp_7_reg_1237(3),
      R => '0'
    );
\tmp_7_reg_1237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(6),
      Q => tmp_7_reg_1237(4),
      R => '0'
    );
\tmp_7_reg_1237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(7),
      Q => tmp_7_reg_1237(5),
      R => '0'
    );
\tmp_7_reg_1237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(8),
      Q => tmp_7_reg_1237(6),
      R => '0'
    );
\tmp_7_reg_1237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(9),
      Q => tmp_7_reg_1237(7),
      R => '0'
    );
\tmp_7_reg_1237_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(10),
      Q => tmp_7_reg_1237(8),
      R => '0'
    );
\tmp_7_reg_1237_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_12370,
      D => regs_in_V_q0(11),
      Q => tmp_7_reg_1237(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_WLAST : out STD_LOGIC;
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    m_axi_m_V_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BVALID : in STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARVALID : out STD_LOGIC;
    m_axi_m_V_ARREADY : in STD_LOGIC;
    m_axi_m_V_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_RLAST : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    m_axi_m_V_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm_mixer_0_1,mixer,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mixer,Vivado 2017.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_m_V_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ADDR_WIDTH : integer;
  attribute C_M_AXI_M_V_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ARUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_AWUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_BUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_CACHE_VALUE : string;
  attribute C_M_AXI_M_V_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_M_V_DATA_WIDTH : integer;
  attribute C_M_AXI_M_V_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ID_WIDTH : integer;
  attribute C_M_AXI_M_V_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_PROT_VALUE : string;
  attribute C_M_AXI_M_V_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_M_V_RUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_TARGET_ADDR : integer;
  attribute C_M_AXI_M_V_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_M_V_USER_VALUE : integer;
  attribute C_M_AXI_M_V_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_M_V_WSTRB_WIDTH : integer;
  attribute C_M_AXI_M_V_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_M_V_WUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "6'b100000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST";
  attribute X_INTERFACE_INFO of m_axi_m_V_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_m_V_RREADY : signal is "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_m_V_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST";
  attribute X_INTERFACE_INFO of m_axi_m_V_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_m_V_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP";
  attribute X_INTERFACE_INFO of m_axi_m_V_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA";
  attribute X_INTERFACE_INFO of m_axi_m_V_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP";
  attribute X_INTERFACE_INFO of m_axi_m_V_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA";
  attribute X_INTERFACE_INFO of m_axi_m_V_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_m_V_ARADDR(31 downto 0) => m_axi_m_V_ARADDR(31 downto 0),
      m_axi_m_V_ARBURST(1 downto 0) => m_axi_m_V_ARBURST(1 downto 0),
      m_axi_m_V_ARCACHE(3 downto 0) => m_axi_m_V_ARCACHE(3 downto 0),
      m_axi_m_V_ARID(0) => NLW_inst_m_axi_m_V_ARID_UNCONNECTED(0),
      m_axi_m_V_ARLEN(7 downto 0) => m_axi_m_V_ARLEN(7 downto 0),
      m_axi_m_V_ARLOCK(1 downto 0) => m_axi_m_V_ARLOCK(1 downto 0),
      m_axi_m_V_ARPROT(2 downto 0) => m_axi_m_V_ARPROT(2 downto 0),
      m_axi_m_V_ARQOS(3 downto 0) => m_axi_m_V_ARQOS(3 downto 0),
      m_axi_m_V_ARREADY => m_axi_m_V_ARREADY,
      m_axi_m_V_ARREGION(3 downto 0) => m_axi_m_V_ARREGION(3 downto 0),
      m_axi_m_V_ARSIZE(2 downto 0) => m_axi_m_V_ARSIZE(2 downto 0),
      m_axi_m_V_ARUSER(0) => NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED(0),
      m_axi_m_V_ARVALID => m_axi_m_V_ARVALID,
      m_axi_m_V_AWADDR(31 downto 0) => m_axi_m_V_AWADDR(31 downto 0),
      m_axi_m_V_AWBURST(1 downto 0) => m_axi_m_V_AWBURST(1 downto 0),
      m_axi_m_V_AWCACHE(3 downto 0) => m_axi_m_V_AWCACHE(3 downto 0),
      m_axi_m_V_AWID(0) => NLW_inst_m_axi_m_V_AWID_UNCONNECTED(0),
      m_axi_m_V_AWLEN(7 downto 0) => m_axi_m_V_AWLEN(7 downto 0),
      m_axi_m_V_AWLOCK(1 downto 0) => m_axi_m_V_AWLOCK(1 downto 0),
      m_axi_m_V_AWPROT(2 downto 0) => m_axi_m_V_AWPROT(2 downto 0),
      m_axi_m_V_AWQOS(3 downto 0) => m_axi_m_V_AWQOS(3 downto 0),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWREGION(3 downto 0) => m_axi_m_V_AWREGION(3 downto 0),
      m_axi_m_V_AWSIZE(2 downto 0) => m_axi_m_V_AWSIZE(2 downto 0),
      m_axi_m_V_AWUSER(0) => NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED(0),
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_BID(0) => '0',
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BRESP(1 downto 0) => m_axi_m_V_BRESP(1 downto 0),
      m_axi_m_V_BUSER(0) => '0',
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_RDATA(31 downto 0) => m_axi_m_V_RDATA(31 downto 0),
      m_axi_m_V_RID(0) => '0',
      m_axi_m_V_RLAST => m_axi_m_V_RLAST,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RRESP(1 downto 0) => m_axi_m_V_RRESP(1 downto 0),
      m_axi_m_V_RUSER(0) => '0',
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WID(0) => NLW_inst_m_axi_m_V_WID_UNCONNECTED(0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WUSER(0) => NLW_inst_m_axi_m_V_WUSER_UNCONNECTED(0),
      m_axi_m_V_WVALID => m_axi_m_V_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
