INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Desktop/VGA/VGA.sim/sim_1/synth/func/xsim/VgaTopLevel_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAClkControl
INFO: [VRFC 10-311] analyzing module VgaDataManagerControl
INFO: [VRFC 10-311] analyzing module VgaDataManagerDatapath
INFO: [VRFC 10-311] analyzing module VgaTopLevel
INFO: [VRFC 10-311] analyzing module VideoMemory
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tiago/Desktop/VGA/VGA.srcs/sim_1/new/VgaTopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaTopLevel_tb
