<br />
<div align="center">
  <h1 align="center">VLSI Systems Design</h1>
  <h3 align="center">Aristotle University of Thessaloniki</h3>
  <h4 align="center">School of Electrical & Computer Engineering</h4>
  <p align="center">
    Contributors: Nikolaos Giannopoulos , Dimitris Andronikou
    <br />
    Winter Semester 2022 - 2023
    <br />
    <br />
  </p>
</div>
<br />
<div align="center">
<h3 align="center"> Presentation of Serializer / Deserializer </h3>
The archive <a href="https://github.com/NikolaosGian/AnalogVLSI/blob/main/ser_der.pptx/" >ser_der.pptx </a> is the presentation that my partner and I made. <br />
Here you will also find the reference for our presentation <a href="https://github.com/NikolaosGian/AnalogVLSI/blob/main/report_notes.pdf" > report_notes.pdf </a> 

<h3 align="center"> Design job description  </h3>

In this project we had to design the circuit and the layout of the `StrongARM Latch` circuit with the help of Virtuoso. <br/>
The whole project can be found here <a href="https://github.com/NikolaosGian/AnalogVLSI/blob/main/strongARM_Latch.zip" > strongARM_Latch.zip</a> & the report file <a href="https://github.com/NikolaosGian/AnalogVLSI/blob/main/Report_StrongARM_LatchDesign.pdf" > Report_StrongARM_LatchDesign.pdf</a>

</div>
