module rename_unit #(
    parameter NUM_ARCH_REGS = 32,
    parameter NUM_PHYS_REGS = 48,
    parameter ARCH_ADDR_W   = 5,
    parameter PHYS_ADDR_W   = 6,
    parameter FREE_LIST_SZ  = NUM_PHYS_REGS - NUM_ARCH_REGS
) (
    input wire clk_i,
    input wire reset_i,

    // Slot A inputs (Renamed to match pravah_top connections)
    input wire dec_A_valid_i,
    input wire [ARCH_ADDR_W-1:0] dec_A_rs1_arch_i,
    input wire [ARCH_ADDR_W-1:0] dec_A_rs2_arch_i,
    input wire [ARCH_ADDR_W-1:0] dec_A_rd_arch_i,
    input wire dec_A_writes_rd_i,
    output wire [PHYS_ADDR_W-1:0] rn_A_rs1_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_A_rs2_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_A_rd_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_A_rd_old_phys_o,

    // Slot B inputs (Renamed to match pravah_top connections)
    input wire dec_B_valid_i,
    input wire [ARCH_ADDR_W-1:0] dec_B_rs1_arch_i,
    input wire [ARCH_ADDR_W-1:0] dec_B_rs2_arch_i,
    input wire [ARCH_ADDR_W-1:0] dec_B_rd_arch_i,
    input wire dec_B_writes_rd_i,
    output wire [PHYS_ADDR_W-1:0] rn_B_rs1_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_B_rs2_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_B_rd_phys_o,
    output wire [PHYS_ADDR_W-1:0] rn_B_rd_old_phys_o,

    // Stall (1 if can’t allocate enough phys regs this cycle)
    output wire stall_A_o,  // can’t allocate even one
    output wire stall_B_o,  // can’t allocate two

    // Commit port (return phys reg to free list)
    input wire commit_valid_i,
    input wire [PHYS_ADDR_W-1:0] commit_old_phys_i
);

  // Rename map
  reg [PHYS_ADDR_W-1:0] rename_map[0:NUM_ARCH_REGS-1];

  // Free list
  reg [PHYS_ADDR_W-1:0] free_list [ 0:FREE_LIST_SZ-1];
  reg [$clog2(FREE_LIST_SZ):0] fl_head, fl_tail;
  reg [$clog2(FREE_LIST_SZ):0] fl_count;

  //--------A and B need-to-allocate signals-------
  wire A_needs_alloc = dec_A_valid_i & dec_A_writes_rd_i;
  wire B_needs_alloc = dec_B_valid_i & dec_B_writes_rd_i;

  wire allocs_needed_2 = A_needs_alloc & B_needs_alloc;
  wire allocs_needed_1 = A_needs_alloc ^ B_needs_alloc;

  // Stall: not enough free regs
  assign stall_A_o = dec_A_valid_i & A_needs_alloc & (fl_count == 0);
  assign stall_B_o = dec_B_valid_i & allocs_needed_2 & (fl_count < 2);

  //--------Compute physical destinations-------
  wire [PHYS_ADDR_W-1:0] A_new_phys = free_list[fl_head[$clog2(FREE_LIST_SZ)-1:0]];
  wire [PHYS_ADDR_W-1:0] B_new_phys = A_needs_alloc ?
    free_list[(fl_head + 1) % FREE_LIST_SZ] :
    free_list[fl_head[$clog2(
      FREE_LIST_SZ
  )-1:0]];

  //--------Intra-bundle bypass for slot B’s sources-------
  wire B_src1_uses_A = A_needs_alloc & (dec_A_rd_arch_i == dec_B_rs1_arch_i);
  wire B_src2_uses_A = A_needs_alloc & (dec_A_rd_arch_i == dec_B_rs2_arch_i);
  wire AB_write_same = A_needs_alloc & B_needs_alloc & (dec_A_rd_arch_i == dec_B_rd_arch_i);

  //--------Slot A’s outputs-------
  assign rn_A_rs1_phys_o = rename_map[dec_A_rs1_arch_i];
  assign rn_A_rs2_phys_o = rename_map[dec_A_rs2_arch_i];
  assign rn_A_rd_phys_o = A_needs_alloc ? A_new_phys : rename_map[dec_A_rd_arch_i];
  assign rn_A_rd_old_phys_o = rename_map[dec_A_rd_arch_i];

  //--------Slot B’s outputs (with bypass)-------
  assign rn_B_rs1_phys_o = B_src1_uses_A ? A_new_phys : rename_map[dec_B_rs1_arch_i];
  assign rn_B_rs2_phys_o = B_src2_uses_A ? A_new_phys : rename_map[dec_B_rs2_arch_i];
  assign rn_B_rd_phys_o = B_needs_alloc ? B_new_phys : rename_map[dec_B_rd_arch_i];
  assign rn_B_rd_old_phys_o = AB_write_same ? A_new_phys : rename_map[dec_B_rd_arch_i];

  //--------Helper: actual allocations this cycle-------
  wire do_alloc_A = A_needs_alloc & ~stall_A_o;
  wire do_alloc_B = B_needs_alloc & ~stall_B_o & ~stall_A_o;
  wire do_commit = commit_valid_i;

  //--------Synchronous updates-------
  integer i;
  always @(posedge clk_i) begin
    if (reset_i) begin
      for (i = 0; i < NUM_ARCH_REGS; i = i + 1) rename_map[i] <= i[PHYS_ADDR_W-1:0];
      for (i = 0; i < FREE_LIST_SZ; i = i + 1)
      free_list[i] <= NUM_ARCH_REGS[PHYS_ADDR_W-1:0] + i[PHYS_ADDR_W-1:0];
      fl_head  <= 0;
      fl_tail  <= 0;
      fl_count <= FREE_LIST_SZ[$clog2(FREE_LIST_SZ):0];
    end else begin
      if (do_alloc_A) rename_map[dec_A_rd_arch_i] <= A_new_phys;
      if (do_alloc_B) rename_map[dec_B_rd_arch_i] <= B_new_phys;

      if (do_alloc_A & do_alloc_B) fl_head <= (fl_head + 2) % FREE_LIST_SZ;
      else if (do_alloc_A | do_alloc_B) fl_head <= (fl_head + 1) % FREE_LIST_SZ;

      if (do_commit) begin
        free_list[fl_tail[$clog2(FREE_LIST_SZ)-1:0]] <= commit_old_phys_i;
        fl_tail <= (fl_tail + 1) % FREE_LIST_SZ;
      end

      fl_count <= fl_count - (do_alloc_A ? 1 : 0) - (do_alloc_B ? 1 : 0) + (do_commit ? 1 : 0);
    end
  end

endmodule
