axiom softwar layer see discuss , stat , author profil public : https : //www.researchgate.net/publication/305111586 axiom softwar layer articl microprocessor microsystem  juli 2016 doi : 10.1016/j.micpro.2016.07.002 citat 0 read 56 25 author , includ : author public also work relat project : deep network speaker recognit view project axiom http : //www.axiom-project.eu view project antonio rizzo universit deg studi di siena 90 public 632 citat see profil roberto giorgi universit deg studi di siena 132 public 607 citat see profil content follow page upload carl fernndez 20 septemb 2016 .
user request enhanc download file .
in-text refer underlin blue ad origin document link public researchg , let access read immedi .
https : //www.researchgate.net/publication/305111586_the_axiom_software_lay ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_2 & _esc=publicationcoverpdf https : //www.researchgate.net/publication/305111586_the_axiom_software_lay ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_3 & _esc=publicationcoverpdf https : //www.researchgate.net/project/deep-networks-for-speaker-recognit ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_9 & _esc=publicationcoverpdf https : //www.researchgate.net/project/axiom-http-wwwaxiom-projecteu ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_9 & _esc=publicationcoverpdf https : //www.researchgate.net/ ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_1 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/antonio_rizzo2 ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_4 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/antonio_rizzo2 ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_5 & _esc=publicationcoverpdf https : //www.researchgate.net/institution/universita_degli_studi_di_siena ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_6 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/antonio_rizzo2 ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_7 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/roberto_giorgi ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_4 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/roberto_giorgi ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_5 & _esc=publicationcoverpdf https : //www.researchgate.net/institution/universita_degli_studi_di_siena ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_6 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/roberto_giorgi ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_7 & _esc=publicationcoverpdf https : //www.researchgate.net/profile/carles_fernandez ? enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa % 3d % 3d & el=1_x_10 & _esc=publicationcoverpdf articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] microprocessor microsystem 0 0 0 ( 2016 ) 116 content list avail sciencedirect microprocessor microsystem journal homepag : www.elsevier.com/locate/micpro axiom softwar layer carlo lvarez ,  , eduard ayguad , jaum bosch , javier bueno , artem cherkashin , antonio filguera , daniel jimnez-gonzlez , xavier martorel , nacho navarro , miquel vidal , dimitri theodoropoulo b , dionisio n. pnevmatikato b , david catani c , david oro , carl fernndez , carlo segura , javier rodrguez , javier hernando e , claudio scordino f , paolo gai f , pierluigi passera g , alberto pomella g , nicola bettin g , antonio rizzo h , roberto giorgi h barcelona supercomput center comput architectur dept. , universitat politecnica de catalunya , barcelona , spain b forth-ic , greec c seco , arezzo , itali herta secur , barcelona , spain e universitat politecnica de catalunya , barcelona , spain f evid srl , pisa , itali g vimar spa , marostica , itali h univers siena , siena , itali r c l e n f articl histori : receiv 18 januari 2016 revis 1 june 2016 accept 7 juli 2016 avail onlin xxx keyword : cyber-phys system ompss cluster program fpga program distribut share memori smart home smart video-surveil b r c peopl object soon share digit network inform exchang world name age cyber-phys system .
general expect peopl system interact real-tim .
pose pressur onto system design support increas demand comput power , keep low power envelop .
addit , modular scale easi programm also import ensur system becom widespread .
whole set expect impos scientif technolog challeng need proper address .
axiom project ( agil , extens , fast i/o modul ) research new hardware/softwar architec- ture cyber-phys system meet expect .
technic approach aim solv funda- mental problem enabl easi programm heterogen multi-cor multi-board system .
ax- iom propos use task-bas ompss program model , leverag low-level communic interfac provid hardwar .
modular scalabl possibl thank fast interconnect embed modul .
aim , innov arm fpga-bas board design , enhanc capabl interfac physic world .
effect demonstr key scenario smart video-surveil smart living/hom ( domot ) .
 2016 publish elsevi b.v. ( ( g p g h 0  correspond author .
e-mail address : carlos.alvarez @ bsc.es ( c. lvarez ) , eduard.ayguad @ bsc.es e. ayguad ) , jaume.bosch @ bsc.es ( j. bosch ) , javier.bueno @ bsc.es ( j. bueno ) , rtem.cherkashin @ bsc.es ( a. cherkashin ) , antonio.filguera @ bsc.es ( a. filguera ) , aniel.jimenez @ bsc.es ( d. jimnez-gonzlez ) , xavier.martorel @ bsc.es ( x. mar- orel ) , nacho.navarro @ bsc.es ( n. navarro ) , miquel.vid @ bsc.es ( m. vidal ) , theodor @ ics.forth.gr ( d. theodoropoulo ) , pnevmati @ ics.forth.gr ( d.n .
pnev- atikato ) , davide.catani @ seco.com ( d. catani ) , david.oro @ hertasecurity.com ( d. ro ) , carles.fernandez @ hertasecurity.com ( c. fernndez ) , cseguramail @ gmail.com ( c. egura ) , javier.rodriguez @ hertasecurity.com ( j. rodrguez ) , javier.hernando @ upc.edu j. hernando ) , claudio @ evidence.eu.com ( c. scordino ) , pj @ evidence.eu.com ( p. ai ) , pierluigi.passera @ vimar.com ( p. passera ) , alberto.pomella @ vimar.com ( a. omella ) , nicola.bettin @ vimar.com ( n. bettin ) , antonioriz @ gmail.com ( a. rizzo ) , iorgi @ dii.unisi.it ( r. giorgi ) .
1 c l ttp : //dx.doi.org/10.1016/j.micpro.2016.07.002 141-9331/ 2016 publish elsevi b.v .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 .
introduct enter cyber-phys age , object nd peopl becom node digit network ex- hang inform .
therefor , expect  thing  ystem becom somewhat smart peopl , permit rapid close interact human-human system- ystem , also human-system , system-human .
scien- ific , expect cyber-phys system ( cps ) east react real time , provid enough comput power assign task , consum least possibl energi ask ( energi effici ) , allow easi programm , scal- ng modular exploit best exist standard inim cost .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //www.sciencedirect.com http : //www.elsevier.com/locate/micpro mailto : carlos.alvarez @ bsc.es mailto : eduard.ayguad @ bsc.es mailto : jaume.bosch @ bsc.es mailto : javier.bueno @ bsc.es mailto : artem.cherkashin @ bsc.es mailto : antonio.filguera @ bsc.es mailto : daniel.jimenez @ bsc.es mailto : xavier.martorel @ bsc.es mailto : nacho.navarro @ bsc.es mailto : miquel.vid @ bsc.es mailto : dtheodor @ ics.forth.gr mailto : pnevmati @ ics.forth.gr mailto : davide.catani @ seco.com mailto : david.oro @ hertasecurity.com mailto : carles.fernandez @ hertasecurity.com mailto : cseguramail @ gmail.com mailto : javier.rodriguez @ hertasecurity.com mailto : javier.hernando @ upc.edu mailto : claudio @ evidence.eu.com mailto : pj @ evidence.eu.com mailto : pierluigi.passera @ vimar.com mailto : alberto.pomella @ vimar.com mailto : nicola.bettin @ vimar.com mailto : antonioriz @ gmail.com mailto : giorgi @ dii.unisi.it http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 ruben pocul texto escrito mquina  < 2016 > .
manuscript version made avail cc-by-nc-nd 4.0 licens http : //creativecommons.org/licenses/by-nc-nd/4.0/ ruben pocul texto escrito mquina ruben pocul texto escrito mquina doi 10.1016/j.micpro.2016.07.002 2 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] fig .
1 .
axiom softwar layer .
v e l p 2 r u n f p r e b ( n 2 l axiom project ( agil , extens , fast i/o modul ) aim research new hardware/softwar architectur cpss expect realiz .
project , start febru- ari 2015 , span 3 year .
coordin project carri univers siena ( unisi ) .
unisi also take evalu part project .
foundat research technolog - hella ( forth ) develop interconnect board .
barcelona supercomput center ( bsc ) respons ompss ( openmp+starss ) program model softwar toolchain .
partner evid take lead develop runtim system .
partner seco design build proto- type board .
partner herta secur provid video-surveil use case .
partner vimar provid smart-build use case .
fig .
1 show softwar layer use project .
seen project address level system , applic level , includ two key applic domain , hardwar level .
includ develop specif runtim softwar manag ( ompss @ fpga ) , fast interconnect link ( fast link ) even axiom board .
also seen fig .
1 project aim develop board work well alon part larger system ( i.e .
group board intercon- nect axiom link ) .
modular capabl address hardwar side ( implement axiom link ) softwar side ( develop inter-nod execu- tion capabl use ompss program model ) .
hardwar point view one aim project make board access term cost ( cheap possibl , even around one hundr euro ) make power enough deal envis use case .
holist develop call axiom platform .
specif object axiom project :  realiz small board flexibl ( suitabl wide rang applic ) , energi effici modular scalabl ( axiom board fig .
1 ) .
use arm- fpga-bas chip custom high-spe interconnect build axiom prototyp board .
 easi programm multi-cor , multi-board , fpga node , ompss program model ( ompss @ cluster/ompss dsm , ompss @ fpga fig .
1 ) , improv thread manag real-tim support oper system .
softwar open-sourc .
 easi interfac cyber-phys world , base arduino shield [ 1,2 ] , pluggabl onto board .
shield go allow develop board extend sensor ( e.g .
camera ) .
provid new function de- velop board widen scope applic .
 contribut standard , context standard group embed system ( sget ) openmp .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 rest paper organ follow .
section 2 explain axiom softwar layer .
section 3 explain axiom link de- elop .
section 4 explain applic evalu xpect scenario .
section 5 explain experiment setup fol- owe section 6 present first result obtain roject .
section 7 explain relat work .
final , section 8 sum- ariz conclus envis futur work .
.
axiom softwar one problem build complex ecosystem like one describ fig .
1 easili program applic hat take advantag time on-chip re- ourc ( i.e .
fpga multipl core ) multipl board esourc ( fast link multipl board connect ) .
sever solut propos last decad parallel comput multi-cor system .
howev , nanim consensus best solut achiev .
ne hand , solut base message-pass mecha- ism ( e.g. , mpi ) , usual consid difficult use develop accustom parallel program .
exam- le , parallel exist legaci serial code , like face detect , udio process search algorithm , mpi need larg code ewrit add communic primit synchroniza- ion need .
usual mean rewrit full applic nce take advantag cluster .
instead , model target mps , usual base code annot , allow introduc- ng less chang origin code , also increment work n differ part applic , test much arlier use messag pass .
anoth possibl go explor project use dsm system .
distribut share memori ( dsm ) form memori architectur actual physic separ emori address one logic share address space .
main advantag memori organ e easili program program access avail emori despit real physic locat dsm support probabl integr os ) one respons manag communic .
hand , manag ot proper handl lead unnecessari ineffici com- unic pattern .
axiom leverag ompss , task dataflow program odel includ heterogen execut support well ata task depend manag [ 3 ] signific nfluenc recent appear openmp 4.0 specif .
.1 .
ompss program model ompss , task generat context team hread run parallel .
ompss provid initi team hread specifi user upon start applic .
task defin portion code enclos task direc- ive , user-defin function , also annot task , fol- ow : # pragma omp task [ claus  list ] { structur  work | function  declar | function  definit } task creat code reach task construct , call made function annot task .
task construct llow specifi , among other , claus , inout .
yntax : softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/220875714_a_proposal_to_extend_the_openmp_tasking_model_for_heterogeneous_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 3 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] fig .
2 .
general view ompss @ fpga ompss @ cluster execut context .
w fi p c p r p f fig .
3 .
general view ompss dsm system .
fig .
4 .
ompss @ fpga ecosystem compil flow .
2 c c b e f b e h g c ( data  refer  list ) ( data  refer  list ) inout ( data  refer  list ) inform provid use deriv depend mong task runtim , schedule/fir task .
task fire hen input readi output generat .
depend express mean data-reference-list .
ata-refer list contain either singl variabl dentifi , also refer subobject .
refer subobject nclude array element refer ( e.g. , [ 4 ] ) , array section ( [ 3:6 ] ) , eld refer ( a.b ) , elabor shape express ( [ 10 ] [ 20 ] ) .
latter mean rectangular area start address p , shape 10 row 20 column .
ompss base two main compon : ) mercurium ompil get c/c ++ fortran code , annot task irect present , transform sequenti code arallel code call nano ++ runtim system ; ii ) nano ++ runtim system get inform generat compil parallel task run , manag task epend schedul avail resourc , hose task readi .
nano ++ support execut task emot node , heterogen acceler .
lower level , axiom project investig im- lement ompss program model top follow ntra- inter-nod technolog :  intra-nod : import target fpga pro- grammabl support .
- ompss @ fpga , easi exploit fpga acceler ;  inter-nod : case two differ approach ad- dress base perform requir , although integr scenario , work differ memori address space .
- ompss @ cluster , effici parallel program hide message-pass complex ; - ompss dsm-like paradigm , easi parallel legaci code .
fig .
2 show overal view ompss @ fpga mpss @ cluster execut context multi-board system .
pga-bas node address ompss @ fpga support eanwhil ompss @ cluster help transpar program multi-nod system .
fig .
3 show overal view dsm system mpss @ fpga would intra-nod influenc mpss @ cluster appear like singl intra-nod ompss run ver transpar dsm system .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 .2 .
ompss @ fpga ompss @ fpga ecosystem consist infrastructur ompil instrument execut sourc code writ- en c/c ++ arm binari fpga bitstream zynq .
ompil infrastructur provid support ( 1 ) generat arm inari code ompss code , run arm-bas smp f zynq soc , ( 2 ) extract kernel part applica- ion acceler fpga ( 3 ) automat gen- rate bitstream includ ip core acceler ( ) , dma engin ip , necessari interconnect .
addi- ion , arm binari instrument generat trace nalyz offlin parav tool [ 4 ] .
runtim infrastructur allow heterogen task n combin smps acceler , depend vailabl resourc target devic .
fig .
4 show high level compil flow use mpss @ fpga ecosystem .
ompss code pass ource-to-sourc compil mercurium [ 5 ] , includ special- zed fpga compil phase process annot fpga task .
task , generat two c code .
one vivado hls ( sourc hdl xilinx tool ) annot code bitstream generat branch (  acceler code  box fig .
4 ) .
intermedi host sourc code ompss run- ime ( nano ++ ) call generat softwar generat ranch (  host c code + nano ++ runtim call  box fig .
4 ) .
hardwar softwar generat branch transpar- nt programm .
fig .
5 show matrix multipli exampl anno- ate ompss direct .
code show parallel tile ma- rix multipli tile task .
task two input depend inout depend anag runtim nano ++ .
task abl cheduled/fir smp fpga , annont tar- et devic direct , depend resourc avail .
opy_dep claus associ target direct hint softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/307684523_an_introduction_to_df-threads_and_their_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== 4 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] fig .
5 .
ompss direct matrix multipl .
fig .
6 .
nanos++ distribut memori manag organ .
w e f b 2 e p l w e 2 r p nano ++ runtim copi data associ input output depend to/from devic necessari .
2.3 .
ompss @ cluster ompss @ cluster ompss flavor provid support singl address space cluster smp node accelera- tor .
environ , nano ++ runtim system support master-work execut scheme .
one node cluster act master node , applic start .
rest node applic execut , worker process wait work provid master .
environ , data copi generat either , , inout task claus execut network connec- tion across node , bring data appropri node task execut .
follow nano ++ design , cluster thread compo- nent allow execut task worker node .
thread execut task .
charg send work descriptor associ node notifi complet execut .
one cluster thread take care provid work sever worker node .
current implement , cluster thread creat master node execut .
slave node issu task remot execut thus need spawn cluster thread .
nano ++ , devic specif code provid specif method abl transfer data host address space devic address space , way around .
mem- ori coher model requir ompss implement two generic subsystem , data directori data cach , ex- plain .
fig .
6 show differ nano ++ subsystem or- ganiz manag memori whole cluster .
master node respons keep memori coher ompss memori coher model , also offer ompss singl address space view .
master node memori ompss consid host memori host address space , address space expos applic .
mem- ori worker node treat privat devic memori manag master node .
data cach compon manag oper need master node transfer data worker memori .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 one data cach address space present ystem .
oper perform data cach includ alloc emori chunk , free transfer data anag address space host address space ay around .
data cach also keep map host memori ddress privat memori address .
memori transfer op- ration implement use network transfer .
alloc ree oper handl local master node .
memori refer may sever copi content iffer address space system .
maintain coher f memori , master node use data directori .
con- ain inform last produc valu mem- ry refer locat .
, system determin ransfer oper must perform execut task node system .
also , task execut updat inform data directori reflect newli produc data .
implement network subsystem current ase activ messag provid gasnet communica- ion librari .
context axiom , adapt network- ng communic librari provid zynq platform .
.4 .
ompss dsm-like system dsm well-known research topic , implement ither softwar hardwar level ( full rang hybrid pproach ) .
work perform analysi current dsm im- lement .
project decid upon design nd develop proper , reliabl effici mechan mplement dsm-like paradigm integr linux os .
echan run refer platform .
allow everag simplic scalabl ompss framework op axiom platform .
releas open-sourc soft- , expect bring benefit ict mbed industri .
.5 .
oper system support oper system use project linux .
one advantag use soc like zynq linux un arm core platform off-the-shelf .
kind ystem advantag easi program standard rocessor like arm along raw perform power fpga fabric use ompss program odel .
investig possibl integr featur load balanc work across node high- peed interconnect .
find effici solut aim utcom project sinc current solut load balanc n distribut system may expens , specif , difficult program ( paradigm mpi ) .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 5 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] ( w e 3 e l u n c l p ( n r 3 h n f - p r l p w r c w e / f fig .
7 .
network interfac control structur .
( p n f c w r u n c l z w h e r 4 v p p particular attent given scalabl latenc is- ue , implement lock-fre data structur .
anoth relev spect necess proper manag event real- ime .
os schedul extend enabl distribut hread across differ node .
low-level thread schedul llts [ 610 ] , discuss section 7 ) may acceler hard- , map structur fpga card compos valuat platform .
avoid bottleneck schedul , hus increas perform parallel applic .
.
axiom link axiom platform built around fpga-bas soc , xemplifi zynq platform xilinx .
zynq devic featur ual- quad-cor arm cortex a9 processor close connect n fpga fabric .
close connect ( henc low atenc ) flexibl reconfigur fpga logic make combin power term custom .
ad- ition , zynq devic featur gigabit-r transceiv sed provid ampl communic bandwidth axiom ode .
term connect , axiom -besid includ classic onnect ( e.g. , internet ) - also bring modular next evel , allow construct comput intens erform system low-cost scalabl high-spe in- erconnect .
interconnect , subject research design dur- ng project , util relat low cost sata connector nterconnect multipl board .
connect allow build upgrad later moment ) flexibl low-cost system implic re-us basic ( small ) modul without eed cost connector cabl .
provid three bi-direct link per board , node connect mani differ way , rang ing , well-establish 2d-mesh/torus , arbitrari -d topolog mesh/torus .
axiom interconnect ave customiz paramet ( packet size , format , etc ) eed applic , improv effici per- ormanc .
axiom provid power network interfac ( ni ) implement fpga region- effici support communic protocol need applic .
besid mplement mpi-lik communic librari , sup- ort ( distribut ) share memori model support mpss program model , oper system , run- ime .
one optim effici implement emot direct memori access ( rdma ) remote-writ opera- ion basic communic primit visibl applic evel .
axiom interconnect librari support two main acket type , ( ) rdma , ( b ) short messag .
rdma packet ill use ( ) request larg data remot node ( rdma equest ) , ( b ) transmit larg data ( rdma write ) .
short mes- age use exchang short data node ontain either raw data acknowledg packet ( ack ) .
to- ard balanc effici bandwidth network util , mploy packet prioriti transmiss scheme ; ack , rdma write messag , rdma request classifi highest , iddl lowest transmiss prioriti respect .
fig .
7 illustr ni intern structur inter-nod com- unic .
 rdma fifo  use store descriptor end / receiv rdma packet / remot node .
rdma escriptor contain local remot node id , sourc des- inat data address , final payload size .
 raw data ifo  use store descriptor exchang either short pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 ata messag ack .
descriptor contain sourc nd destin node id , also encapsul payload data raw data ack ) .
 ni control regist  memori map regist llow local zynq process system ( ps ) configur ni hy loopback mode toggl local notif data uccess transmit .
 ni status regist  also mem- ry map regist allow ps monitor certain ni inter- al state , dma engin progress , queue status ( empti , ull , etc .
) , phi channel link state .
addit , fifo tate move empti empti  irq  modul rais nterrupt inform ps .
hardwar counter modul (  hw cnt  ) provid set ounter monitor progress rdma request rdma rite .
everi new rdma request / rdma write read / write larg set data / remot node , essenti serv ultipl short rdma respons ( packet fetch subset equest data ) .
moreov , rdma request / rdma write get niqu id assign hw counter .
latter set umber rdma respons requir transmit data ; valu decrement time rdma respons finish .
ps access hw counter debug purpos via softwar .
 dma engin  respons store incom payload / oad request data / requir sdram address via ps coher port ( acp ) .
 aurora phi link  util ynq mgt transceiv serial send / receiv data / re- ote node .
 packet  assembl complet packet sent remot node ; short messag rdma request / rdma rite forward aurora phi link , rdma respons eader append request payload provid engin .
contrast ,  unpacket  cach incom pack- ts .
simpl messag / ack rdma respons header even- ualli store  raw data fifo  .
trail payload data dma respons forward dma engin store sdram via acp , ensur ps data coher .
final , ni  intern control  ( nic ) orchestr overal odul function .
.
applic domain exampl use axiom appli two real life applic domain : ideo-surveil smart-hom .
oper bench- ark assess potenti limit pro- ose architectur .
two applic domain cho- en differ kind challeng process capabl ose .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/233730794_teraflux_exploiting_dataflow_parallelism_in_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/276877507_enhancing_an_x86_64_multi-core_architecture_with_data-flow_execution_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261718276_teraflux_harnessing_dataflow_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113561_accelerating_haskell_on_a_dataflow_architecture_a_case_study_including_transactional_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/307684523_an_introduction_to_df-threads_and_their_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/270595411_a_scalable_thread_scheduling_co-processor_based_on_data-flow_principl ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113740_transactional_memory_on_a_dataflow_architecture_for_accelerating_haskel ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== 6 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] f w f 4 b e 4.1 .
video-surveil intellig multi-camera video surveil multidisci- plinari field relat comput vision , pattern recognit , signal process , communic , embed comput imag sen- sor .
smart video-surveil wide varieti applic public privat environ , homeland secu- riti , crime prevent , facial market traffic control , among other .
applic general comput demand- ing , sinc requir monitor divers indoor out- door scene includ airport , hotel shop mall , usual involv high vari environ .
mani case also necessari analyz multipl camera video stream , particu- lar object re-identif track individu across camera requir .
instanc , scenario runner may observ recogn differ object : statist , real- time detect peopl want video record race , tv reportag tv offic say name runner correspond camera becom oper- ativ , etc .
anoth crowd scenario may case larg compani hundr employe work sever differ- ent places/build : employe room request video- confer person ( place , build ) axiom , real-tim , detect person request permiss begin videoconfer room-to-room tell person :  request videoconfer  .
real-tim recognit may also help track emerg vehicl skip traffic jam analyz traffic camera imag real-tim .
modular approach explor axiom particular well- suit tackl challeng scenario address is- sue deriv comput complex , distribut na- ture , need synchron among process .
furthermor , axiom platform make possibl execut comput inten- sive task arm fpga process node .
enabl compani herta secur deploy real-tim face recognit technolog crowd changeabl environ use multipl camera simultan .
4.2 .
smart-hom smart home mean build empow ict context merg ubiquit comput internet thing : general instrument build sensor , actu- ator , cyber-phys system allow collect , filter produc inform local , consolid manag global accord busi function servic .
smart home one use oper technolog process make better perform build - one deliv- er lower oper cost , use less energi , maxim system equip lifetim valu , cyber-secur produc measur- abl valu multipl stake holder .
major challeng environ concern cryptographi , self-test first sensor-network manag .
sensor data bring numer comput challeng context data collect , storag , mine .
particular , learn data produc sensor network pose sever issu : sensor distribut ; produc continu flow data , eventu high speed ; act dynam , time-chang environ ; number sensor larg dynam .
is- sue requir design effici solut process data produc sensor-network .
axiom help prevent interact mainten infrastructur , climat temperatur manag .
man- agement remot control help improv en- ergi effici home , apart compani offic build .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 instanc , axiom may detect pattern behavior compani ffice build adapt climat light switch work ay life worker .
two applic domain pose also common challeng uch , board-to-board communic easi programm .
urthermor , two scenario shown easili converg , offer pportun synergi emerg servic respect omain .
.3 .
exampl use current consid wide rang potenti use oth video-surveil smart-hom .
rang ynamic retail demand forecast train/bus station smart arket shop mall video-surveil ; mart home comfort autonom drone infrastructur mart-hom control .
tast scenario , goal express term final user enabl technolog show .
discuss anoth scenario , part scenario xplorat , relat vehicl detect also found an- ther paper [ 11 ] .
time , goal match challeng axiom process capabl :  dynam retail demand forecast .
due high fluctua- tion passeng depart arriv train station , de- mand station retail vari strong time .
forecast- ing demand video analysi , better servic provid effici staff util .
purpos scenario provid retail real-tim forecast potenti custom arriv outlet , allow better task alloc increas busi effici .
 smart market shop mall .
consum behavior shop mall eclect yet awar pat- tern behavior help servic provid client meet respect goal .
demograph analy- ses carri captur facial snapshot , help identifi interest fact demograph profil custom , distribut gender age segment .
visitor track one camera anoth , discov main path take mall long stay differ locat .
goal collect statist inform visitor order defin mar- kete strategi servic provid client .
 smart home comfort .
comfort percept necess differ respect time day/week char- acterist peopl actual live space mo- ment .
smart home requir identifi manag differ situat , react peopl indic easi smooth way .
network sensor actuat dis- tribut room embed ordinari applianc .
applianc perform primari normal function , also col- lect differ kind inform , rang presenc de- tection , temperatur , humid , window door open , air qualiti , audio .
object smart home comfort autopi- lot minim power consumpt guarante peo- ple  comfort well , without give impress reduc peopl freedom capac control .
 autonom rover/dron infrastructur control .
prevent mainten perform equip keep run smooth effici help extend life .
mani type equip put prevent mainten pro- gram : hvac system , pump air compressor , air con- dition , chiller absorpt equip , elev , safeti shower , back-flow prevent , build exterior , roof , win- dow , fire door generat .
autonom rover drone furnish thermo camera ambient sensor move softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/308861942_a_field_experience_for_a_vehicle_recognition_system_using_magnetic_sensor ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 7 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] n w p n h l v w f 5 u 5 p c 6 v 5 h 2 tabl 1 total number addit line code com- pare baselin c implement .
applic pthread accel ompss choleski 26 71 3 covari 29 94 3 mxm 64x64 39 95 3 mxm 32x32 39 95 3 w n b c ( l c w 6 g 6 p q c p p v insid outsid build monitor energi flow , pro- vide data multi-level energi flow model use prevent mainten .
goal maintain build- ing infrastructur effici , manag oper cost , mini- mize potenti downtim .
also ensur compon perform within origin design oper paramet , allow data center manag opportun replac com- ponent fail .
softwar approach explor axiom particular well- uit tackl challeng scenario , address ssue deriv comput complex , distribut atur , need synchron among process .
moreov , e consid repres benchmark test drive design softwar stack two partner alreadi explor n era project [ 12,13 ] .
final , worth mention project  address problem maintain secur  sensibl  data .
princi- le axiom collect sensit inform , per defi- ition sensit inform provid eu direct 95/46/ec .
owev , accord approv commiss propos ata protect reform , biometr data consid sensi- ive default .
regul shall appli 25 may 2018 project consid sinc begin biometr data col- ect deserv highest protect , level data re- eal racial ethnic origin , polit opinion , religi philo- ophic belief .
accord , procedur compliant nation nd eu legisl follow deal data collect , stor- ge , protect , retent destruct confirm .
regard softwar develop present scenario , ill reli linux os secur layer alreadi develop .
ull linux compliant architectur , axiom architectur support technic mean guarante differ privaci level pro- ect access  sensibl  plain data .
cours , also rchive distribut follow nation eu legisl .
.
experiment setup first year axiom project want proper eval- ate potenti propos hardware/softwar platform chiev follow goal :  easi programm multi-cor , multi-board , fpga node use ompss program model .
 reason perform improv energi effici com- pare state-of-the-art system .
.1 .
benchmark descript three benchmark use analysi easi rogramm use ompss @ fpga infrastructur : ( 1 ) holeski matrix decomposit , work dens matrix 4x6 4 double-precis complex number ; ( 2 ) covari , work n array 32-bit integ complex number ; ( 3 ) matrix mul- iplic , work matrix singl precis float point alu ( 32  32 64  64 size ) .
order hand , perfor- anc result matrix multipl use larger matrix 2048  2048 , differ block size .
.2 .
hardwar softwar perform fpga experi show articl ave use zynq 706 board .
board includ zynq 7045 arm core run 800mhz fpga run 200mhz nd featur 350k logic cell , 19.1mb block ram 900 dsp lice .
soc releas 2012 use 28nm technolog .
ime applic obtain instrument pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 ith gettimeofday part code call sever time kernel code power consumpt comput use tool provid xilinx .
ompss implement base mercurium 1.99.4 ano ++ 0.8 .
hardwar compil branch use xilinx ise design 14.7 vivado hls 2013.2 tool .
# pragma hls pipelin ii = 1 use parallel econd loop matrix multipl .
ompss code een compil arm-xilinx-linux-gnueabi-g ++ ( sourceri odebench lite 2011.0950 ) 4.6.1 arm-xilinx-linux-gnueabi-gcc sourceri codebench lite 2011.0950 ) 4.6.1 compil , -o3 ptimize flag .
ompss runtim use axiom premilinari pro- otyp ni interfac .
result show averag elaps execu- ion time 3 applic execut .
machin use obtain gpp refer result 5-3470 4 core run 3.20ghz .
processor se- ect releas q2  12 , close releas time zynq 7045 , use 22nm technolog .
arm ode , time measur gettimeofday power easur read direct processor hardwar regist .
code ere compil gcc version 5.2.1 use -o3 optim flag nd mkl version 11.2.3. .
result done experi code set bench- ark zynq platform initi evalu pro- rammabl cost term number line code , mea- ure programm complex .
.1 .
programm analysi order good programm analysi im- lement four differ version benchmark code : se- uential code , pthread code , fpga-acceler code ompss ode .
version code consid full matrix multipli , full choleski , full covari task .
want remark programm facil pro- osal .
object , tabl 1 show total number ad- ition line code differ version ap- licat , compar sequenti version : pthread version nli run task one two arm core ( pthread ) , sequen- ial version use one two hardwar acceler ( accel ) , ompss version ( ompss ) .
pthread accel version requir addit line han ompss version .
especi high sequenti ersion use hardwar acceler .
pthread version due addit call pthread librari , order creat , manag join pthread .
accel version , applic need call low-level infrastructur setup communic layer fpga perform ctual data transfer back forth fpga hardwar .
hand , case ompss version , thread anag , setup communic data transfer fpga done intern nano ++ run- ime .
way , programm need write line softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 8 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] fig .
8 .
elapsed-tim : 1/2 fpga acceler , 256  256 .
fig .
9 .
elapsed-tim : fpga mxm versus smp mxm ( mkl ) .
fig .
10 .
energi consumpt : fpga mxm versus smp mxm ( mkl ) .
b b w p 1 f w f c l w c n v u code relat low level manag , direct trigger communic .
inde , current compil runtim infrastructur ompss program model allow exploit heteroge- neous characterist zynq all-programm soc effort two direct line .
note howev tabl 1 in- dicat ompss version need addit third line .
line taskwait program end , observ fig .
5 .
actual , code show fig .
5 use generat 32  32 64  64 version matrix multi- plicat , use avail resourc ( arm core fpga ) , simpli redefin bs variabl 32 64 element .
pthread accel version howev , differ block size need new schedul scheme , ad complex transform code .
inde , implement fourth ver- sion code manag heterogen execut would requir develop time addit line one show tabl 1 .
6.2 .
perform result order studi suitabl approach high perform comput ( hpc ) environ , necessari demonstr system abl easili pro- gram also achiev reason perform compar current state-of-the-art approach .
first , evalu best acceler size select fpga perform .
fig .
8 show elaps time 2048  2048 matrix multipl use 1/2 acceler size ( block ) 6 4  6 4 , 128  128 256  256 .
result show use 1/2 6 4  6 4 acceler worst choic .
acceler size small problem sinc data transfer to/from fpga overcom comput benefit use fpga .
inde , communic channel share , use two acceler improv perform bound dma .
hand , signific improv mov- ing 128  128 acceler .
bigger acceler comput block four time size 64  64 acceler conse- quentli data movement divid four .
therefor , 128  128 acceler also 8 time time consum 64  64 acceler sinc doubl block size mean eight time multipl , , use two acceler help improv perform .
howev , due fpga limit resourc , compil abl make two acceler , share re- sourc , fast one , use resourc .
limit ex- plain largest acceler ( block 256  256 ) abl fast two 128  128 one .
although data transfer divid four acceler six time slower one 128  128 due limit resourc result wors overal perform .
one obious , nevertheless import result fig .
8 acceler compil pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 nd execut use sourc code ( list fig .
5 ) chang- ng block size ( bs ) .
compil runtim ake care detail .
fig .
9 show time microsecond take comput 2048  2048 matrix multipl , use best block size , n two differ system .
column name i5 show time use corei5 machin describ section 5.2 use 1 , 2 nd 4 core respect sgemm function mkl li- rari .
column 706 show time use comput hen perform zynq 706 board use code show n fig .
5 ompss compil execut framework .
seen fpga board competit convent mp result 1 2 corei5 core perform erm .
fig .
10 show energi consumpt compu- ation machin .
show fpga system clear utperform convent smps term energi consump- ion show approach promis futur com- ute system .
import result show fig .
9 0 fpga older technolog process clear utperform term energi convent processor act write code fpga actual simpler rite code smp .
inde , mention pga code direct one show fig .
5 smp ode chang call parallel sgemm version mkl ibrari instead origin matrix multipli function .
, ompss use core i5 version .
arguabl , chang umbersom neither extens fact naiv origi- al version mxm code , although compil -o3 op- imize flag , perform much ( 36  slowdown ) wors kl sgemm implement forc us chang code pro- ide fair evalu .
opinion highlight potenti sing ompss program model heterogen system .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 9 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] 7 b p p p b w n k h p l p l h r p n f p g h p g w g h l w n v ( l r p w l b c p e u p b v w 8 w b c c w p .
relat work axiom project exploit ompss dataflow featur axiom heterogen architectur .
ompss result ntegrat starss [ 14 ] openmp .
section discuss work fundamen- al develop project provid neces- ari inspir vision develop basic concept relat dataflow execut model .
dataflow execut model een studi sinc long time ago [ 15 ] provid simpl n eleg way effici move data one comput hread anoth one [ 16,17 ] .
context teraflux roject [ 9,18 ] dataflow model extend multi- le node execut seamless thank support ap- ropriat memori model [ 7,10 ] .
memori model com- inat consumer-produc pattern [ 8,19 ] transact emori [ 20,21 ] permit novel combin dataflow concept nd transact order address consist across node , node assum cache-coher , i.e. , like classic multi-cor .
dataflow model also allow system ake care distribut way fault may compromis ode [ 22,23 ] .
order integr heterogen execut pplicat processor fpga fabric , ompss @ fpga ey point project .
although best knowledg mpss @ fpga [ 24 , 25 ] first success attempt implement ardwar acceler high-level direct total trans- arent way , approach use past .
ool tri reduc fpga programm problem offer possibl generat hdl code c c-like languag ike roccc [ 26,27 ] generat system embed soft rocessor connect generat hardwar acceler like egup [ 28 ] c2h tool [ 29 ] .
howev , new smp/fpga oc , new strategi requir order exploit current eterogen parallel platform .
ecosystem also cover untim support parallel execut heterogen task hose soc , unlik .
pgi [ 30 ] hmpp [ 31 ] program model two ap- roach quit relat ompss .
pgi use compil technolog ffload execut loop acceler .
hmpp also an- otat function task offload acceler .
hink ompss higher potenti shift part ntellig hmpp pgi deleg compil mpss runtim system .
although altern support air amount asynchron comput express futur r continu , level lookahead support limit ractic .
execut sever node , ompss @ cluster [ 32 ] one altern explor project .
altern , partit lobal address space ( pgas ) program model expos ab- tract share address space programm simplifi ask , data thread local awar kept en- anc perform .
repres pgas languag upc [ 33 ] , nd x10 [ 34 ] ; chapel [ 35 ] , implement asynchron gas model , offer asynchron parallel .
altern way provid asynchron parallel cluster hybrid pro- ram model compos smpss [ 36 ] , inspir ompss , ith mpi .
main idea encapsul communic ask execut data readi .
techniqu chiev asynchron dataflow execut communica- ion comput .
opencl [ 37 ] attempt unifi program model eneral-purpos multi-cor architectur differ type ardwar acceler ( cell b.e. , gpus , fpgas , dsps , etc . ) .
par- icip silicon vendor ( e.g. , intel , ibm , nvidia , amd ) definit open standard ensur portabl , low-level pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 ccess hardwar , suppos high perform .
be- iev , howev , opencl still expos much low-level de- ail ( i.e .
explicit platform context manag , kernel special ntrinsic function , explicit program , kernel data transfer man- gement , etc .
) , make cumbersom use non-expert .
anoth altern mutli-nod program dsm .
dsm recent reviv topic [ 38 ] .
attempt creat soft- dsm implement linux carri dur- ng last decad .
exampl treadmark ( tmk ) , jiajia [ 39 ] , mni/scash [ 40,41 ] , jump [ 42,43 ] , parad [ 44,45 ] , nanosdsm [ 46 ] .
ome project support specif hardwar , one maintain last decad .
regard applic , state-of-the-art implement ideo-surveil voice-identif scenario current reli n machin learn techniqu base deep neural network dnns ) .
recent studi point , dnns particu- ar good address comput vision imag classif ecognit problem exhibit high non-linear properti .
ap- licat rang face recognit [ 47 ] age/gend es- imat [ 48 ] pedestrian detect [ 49 ] experienc dra- atic improv term accuraci train dnns ith huge amount data .
due architectur properti hese model advanc hpc , cost-effect assiv scale infrastructur train network mil- ion sampl imag previous manual tag human widely-avail social network servic .
prolifer framework librari aff [ 50 ] cudnn [ 51 ] democrat usag arallel dnn-base solut gpu architectur .
how- ver , lack ready-to-deploy implement dnn nferenc engin embed platform power fpga cceler .
sinc dnn evalu high parallel natur , feasibl offload requir sgemm matrix multipli perat fpgas , also execut forward propag n effici manner ompss program model .
dnn model train result process usu- lli take sever day gpu cluster , possibl eval- ate axiom board .
idea mind , aim roduc generic easy-to-us , low-pow hardware/softwar stack cheapli deploy machin learn solut base dnns in- eract cyber-phys world .
ecosystem power axiom platform expect solv myriad comput ision problem , thus dramat improv product ide rang industri .
.
conclus futur work paper , present softwar layer develop axiom h2020 european project .
main bjectiv project bring realiti novel small board hich aim becom power basic brick futur nterconnect scalabl embed cyber-phys system , nd specif focus applic domain video- urveil , deep learn smart-hom .
modul consist f hardwar softwar design demon- trate project .
one hand , target board architectur board ase soc sever arm core fpga , like xil- nx zynq , arduino interfac extens .
ax- om system compris sever board link ustom communic link , provid applic memori oher softwar level .
hand , research ay easi programm system , base ompss rogram model dsm-like techniqu achiev global ystem imag applic .
current , process f design high-spe communic layer board .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/233730794_teraflux_exploiting_dataflow_parallelism_in_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/276877507_enhancing_an_x86_64_multi-core_architecture_with_data-flow_execution_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220457354_hierarchical_task-based_programming_with_starss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/262268980_hybrid_dataflowvon-neumann_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/257944928_the_teraflux_project_exploiting_the_dataflow_paradigm_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261718276_teraflux_harnessing_dataflow_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/300655707_a_matrix_multiplier_case_study_for_an_evaluation_of_a_configurable_dataflow-machin ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261021506_heterogeneous_tasking_on_smpfpga_socs_the_case_of_ompss_and_the_zynq ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/258139318_parallel_programmability_and_the_chapel_languag ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221173032_designing_modular_hardware_accelerators_in_c_with_roccc_20 ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221643570_effective_communication_and_computation_overlap_with_hybrid_mpismpss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/263564119_deepface_closing_the_gap_to_human-level_performance_in_face_verif ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/264979485_caffe_convolutional_architecture_for_fast_feature_embed ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/278743159_a_deep_analysis_on_age_estim ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/266560893_cudnn_efficient_primitives_for_deep_learn ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/241628213_a_fault_detection_and_recovery_architecture_for_a_teradevice_dataflow_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113561_accelerating_haskell_on_a_dataflow_architecture_a_case_study_including_transactional_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220378348_running_openmp_applications_efficiently_on_an_everything-shared_sdsm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/273140198_a_clockless_computing_system_based_on_the_static_dataflow_paradigm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261355859_productive_programming_of_gpu_clusters_with_ompss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/240064180_hmpp_a_hybrid_multi-core_parallel_programming_environ ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2465694_jump-dp_a_software_dsm_system_with_low-latency_communication_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113486_simulating_a_multi-core_x86_64_architecture_with_hardware_isa_extension_supporting_a_data-flow_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/4222097_parade_an_openmp_programming_environment_for_smp_cluster_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/260767373_fpga_code_accelerators_-_the_compiler_perspect ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221321632_x10_an_object-oriented_approach_to_non-uniform_cluster_comput ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/307684523_an_introduction_to_df-threads_and_their_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113740_transactional_memory_on_a_dataflow_architecture_for_accelerating_haskel ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2482395_experiences_using_openmp_based_on_compiler_directed_software_dsm_on_a_pc_clust ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== 10 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] communic implement use transceiv avail zynq soc .
also start look ap- plicat requir ensur platform fit need .
expect impact obtain axiom project includ platform interfac physic world compatibil- iti arduino shield .
platform aim becom hardwar softwar platform larg scale product .
sens want develop autonom technolog abl break embed system energi effici pro- grammabl barrier .
set technolog expect repres base futur european industri exploit hpc embed comput market .
final , expect provid basi new european-level research fore- front develop extreme-perform system softwar tool .
preliminari experi shown ompss pro- gram model increas express serial pthread program , thus allow develop focus solv is- sue relat algorithm , instead deal low- level detail communic among board data transfer core embed fpga .
also show easi programm join competit perfor- manc lower energi consumpt compar standard processor .
key featur project present paper possibl modular enhanc capabl board , im- prove interfac physic world , flexibl reconfigur acceler specif function , provid energi effi- cienci easi programm .
acknowledg thank acknowledg support european union h2020 program axiom project ( grant ict-01-2014 ga 645496 ) , spanish govern , severo ochoa pro- gram ( grant sev2015-0493 ) spanish ministri scienc technolog ( tin2015-65316-p ) generalitat de catalunya ( mpexpar , 2014-sgr-1051 2014-sgr-1272 ) .
refer [ 1 ] a. goransson , d.c. ruiz , profession android open accessori program arduino , john willey & son , 2013 .
[ 2 ] s. monk , program arduino next step : go sketch , 1st , mcgraw-hil profession , usa , 2013 .
[ 3 ] e. ayguad , r.m .
bada , d. cabrera , a. durn , m. gonzlez , f. igual , d. jimnez , j. labarta , x. martorel , r. mayo , j.m .
prez , e. .
quintana-orti , propos extend openmp task model heterogen architectur , : iwomp , 5568 , 2009 , pp .
154167 .
[ 4 ] v. pillet , j. labarta , t. cort , s. girona , parav : tool visual an- alyz parallel code technic report upc-cepba-95-03 , european center parallel barcelona ( cepba ) , universitat politcnica de catalunya ( upc ) , 1995 .
[ 5 ] r. ferrer , s. royuela , d. caballero , a. durn , x. martorel , e. ayguad , mer- curium : design decis s2s compil , cetus user compil infas- tructur workshop conjunct pact 2011 , 2011 .
[ 6 ] r. giorgi , a. scionti , scalabl thread schedul co-processor base data- flow principl , elsevi futur gener .
comput .
syst .
( 0 ) ( 2015 ) 110 , doi : 10 .
1016/j.future.2014.12.014 .
[ 7 ] r. giorgi , iteraflux : exploit dataflow parallel teradevic , : acm comput frontier , 2012 , pp .
303304 , doi : 10.1145/2212908.2212959 .
[ 8 ] n. ho , a. mondelli , a. scionti , m. solina , a. portero , r. giorgi , enhanc x86_64 multi-cor architectur data-flow execut support , : acm proc .
comput frontier , 2015 , pp .
12 , doi : 10.1145/2742854.2742896 .
[ 9 ] r. giorgi , et al .
, teraflux : har dataflow next generat teradevic , microprocess .
microsyst .
38 ( 8 , part b ) ( 2014 ) 976990 .
[ 10 ] r. giorgi , p. faraboschi , introduct df-thread execut model , : ieee mpp , 2014 , pp .
6065 , doi : 10.1109/sbac-padw.2014.30 .
[ 11 ] g. burresi , r. giorgi , field experi vehicl recognit system use magnet sensor , : ieee meco , 2015 , pp .
16 .
[ 12 ] n. puzov , s. mckee , r. ere , a. zak , p. gai , w. s. , r. giorgi , multi-prong approach benchmark character , : ieee cluster , 2010 , pp .
14 , doi : 10.1109/clusterwksp.2010.5613090 .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 [ 13 ] a. scionti , s. kavvadia , r. giorgi , dynam power reduct self-adap- tive embed system benchmark analysi , : ieee meco , 2014 , pp .
6265 .
[ 14 ] j. plana , r. bada , e. ayguad , j. labarta , hierarch task-bas program starss , int .
j .
high perform .
comput .
appl .
23 ( 3 ) ( 2009 ) 284299 .
[ 15 ] f. yazdanpanah , c. lvarez-martnez , d. jimnez-gonzlez , y. etsion , hybrid dataflow/von-neumann architectur , ieee tran .
parallel distrib .
syst .
25 ( 6 ) ( 2014 ) 14891509 , doi : 10.1109/tpds.2013.125 .
[ 16 ] l. verdoscia , r. vaccaro , r. giorgi , clockless comput system base static dataflow paradigm , : proc .
ieee int.l workshop data-flow ex- ecut model extrem scale comput ( dfm-2014 ) , 2014 , pp .
3037 , doi : 10.1109/dfm.2014.10 .
[ 17 ] l. verdoscia , r. vaccaro , r. giorgi , matrix multipli case studi evalua- tion configur dataflow-machin , : acm cf  15 - lp-em , 2015 , pp .
1 6 , doi : 10.1145/2742854.2747287 .
[ 18 ] m. solina , et al .
, teraflux project : exploit dataflow paradigm next generat teradevic , : dsd , 2013 , pp .
272279 .
[ 19 ] n. ho , a. portero , m. solina , .
scionti , .
mondelli , p. faraboschi , r. giorgi , simul multi-cor x86_64 architectur hardwar isa extens sup- port data-flow execut model , : ieee proceed aims-2014 , madrid , spain , 2014 , pp .
264269 , doi : 10.1109/aims.2014.41 .
[ 20 ] r. giorgi , acceler haskel dataflow architectur : case studi includ- ing transact memori , : cea , 2015a , pp .
91100 .
[ 21 ] r. giorgi , transact memori dataflow architectur acceler haskel , wsea tran .
comput .
14 ( 2015b ) 794805 .
[ 22 ] s. wei , a. garbad , j. wolf , b. fechner , a. mendelson , r. giorgi , t. unger , fault detect recoveri architectur teradevic dataflow system , : ieee dfm ) , 2011 , pp .
3844 .
[ 23 ] s. wei , et al .
, architectur support fault toler teradevic dataflow system , springer int  l j .
parallel program .
( 2014 ) 125 .
[ 24 ] a. filguera , e. gil , d. jimnez-gonzlez , c. lvarez , x. martorel , j. langer , j. noguera , k. visser , ompss @ zynq all-programm soc ecosystem , : proceed 2014 acm/sigda intern symposium field- programm gate array , : fpga  14 , acm , new york , ny , usa , 2014 , pp .
137146 , doi : 10.1145/2554688.2554777 .
[ 25 ] a. filguera , e. gil , c. lvarez , d. jimnez-gonzlez , x. martorel , j. langer , j. noguera , heterogen task smp/fpga soc : case ompss zynq , : 2013 ifip/iee 21st intern confer larg scale integr ( vlsi-soc ) , 2013 , pp .
290291 , doi : 10.1109/vlsi-soc.2013.6673293 .
[ 26 ] j.r. villarr , .
park , w.a .
najjar , r. halstead , design modular hardwar acceler c roccc 2.0. , : r. sass , r. tessier ( ed .
) , fccm , ieee com- puter societi , 2010 , pp .
127134 .
[ 27 ] w.a .
najjar , j.r. villarr , fpga code acceler - compil perspect , : dac , 2013 , p. 141 .
[ 28 ] a. cani , j. choi , m. aldham , v. zhang , a. kammoona , j.h .
anderson , s. brown , t. czajkowski , legup : high-level synthesi fpga-bas processor/acceler system , : proceed 19th acm/sigda intern symposium field programm gate array , : fpga  11 , acm , new york , ny , usa , 2011 , pp .
3336 , doi : 10.1145/1950413.1950423 .
[ 29 ] altera , corp. , nio ii c2h compil user guid , 2009 .
url : www.altera.com [ 30 ] pgi acceler program model fortran & c , portland group , 2010 .
[ 31 ] r. dolbeau , s. bihan , f. bodin , hmpp : hybrid multi-cor parallel program- ming environ , first workshop general purpos process graphic process unit , 2007 .
[ 32 ] j. bueno , l. martinel , a. durn , m. farrera , x. martorel , r.m .
bada , e. ayguad , j. labarta , product cluster program ompss , : pro- ceed 17th intern confer parallel process - volum part , euro-par  11 , springer-verlag , berlin , heidelberg , 2011 , pp .
555566 .
[ 33 ] upc consortium , upc languag specif v1.2 , report number : lbnl- 59208 , 2005 .
[ 34 ] p. charl , c. grothoff , v. saraswat , c. donawa , a. kielstra , k. ebcioglu , c. von praun , v. sarkar , x10 : object-ori approach non-uniform clus- ter comput , sigplan .
40 ( 10 ) ( 2005 ) 519538 , doi : 10.1145/1103845 .
1094852 .
[ 35 ] b. chamberlain , d. callahan , h. zima , parallel programm chapel languag , int .
j .
high perform .
comput .
appl .
21 ( 3 ) ( 2007 ) 291312 , doi : 10 .
1177/1094342007078442 .
[ 36 ] v. marjanov , j. labarta , e. ayguad , m. valero , effect communic comput overlap hybrid mpi/smpss , sigplan .
45 ( 5 ) ( 2010 ) 337 338 , doi : 10.1145/1837853.1693502 .
[ 37 ] khrono opencl work group , opencl specif , version 1.2 , 2011 .
url https : //www.khronos.org/registry/cl/specs/opencl-1.2.pdf [ 38 ] s. kaxira , d. klaftenegg , m. norgren , a. ros , k.f .
sagona , turn central- ize coher distribut critical-sect execut head : new approach scalabl distribut share memori , : proc .
hpdc , 2015 , pp .
314 .
[ 39 ] jiajia , http : //www-users.cs.umn.edu/ tiane/paper/dist.htm .
[ 40 ] omni/scash http : //www.pcs.cs.tsukuba.ac.jp/omni-compiler/doc/omniscash .
html .
[ 41 ] m. hess , g. jost , m. mller , r. rhle , experi use openmp base compil direct softwar dsm pc cluster , workshop openmp ap- plicat tool ( wompat  02 , 2002 .
[ 42 ] jump softwar dsm system , http : //www.snrg.cs.ku.hk/srg/html/jump.htm .
[ 43 ] c.l.w.b .
cheung , k. hwang , jump-dp : softwar dsm system low-lat communic support , pdpta , 20 0 0 .
[ 44 ] parad , http : //peace.snu.ac.kr/researc/parade/ .
softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.13039/501100007601 http : //dx.doi.org/10.13039/501100006280 http : //dx.doi.org/10.13039/501100002809 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0001 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0001 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0001 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0002 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0002 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0003 http : //dx.doi.org/10.1016/j.future.2014.12.014 http : //dx.doi.org/10.1145/2212908.2212959 http : //dx.doi.org/10.1145/2742854.2742896 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0007 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0007 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0007 http : //dx.doi.org/10.1109/sbac-padw.2014.30 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0009 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0009 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0009 http : //dx.doi.org/10.1109/clusterwksp.2010.5613090 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0011 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0011 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0011 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0011 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0012 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0012 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0012 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0012 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0012 http : //dx.doi.org/10.1109/tpds.2013.125 http : //dx.doi.org/10.1109/dfm.2014.10 http : //dx.doi.org/10.1145/2742854.2747287 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0016 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0016 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0016 http : //dx.doi.org/10.1109/aims.2014.41 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0018 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0018 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0019 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0019 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0020 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0021 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0021 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0021 http : //dx.doi.org/10.1145/2554688.2554777 http : //dx.doi.org/10.1109/vlsi-soc.2013.6673293 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0024 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0024 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0024 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0024 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0024 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0025 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0025 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0025 http : //dx.doi.org/10.1145/1950413.1950423 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0027 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0027 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0027 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0027 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0028 http : //dx.doi.org/10.1145/1103845.1094852 http : //dx.doi.org/10.1177/1094342007078442 http : //dx.doi.org/10.1145/1837853.1693502 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0032 http : //www-users.cs.umn.edu/~tiane/paper/dist.htm http : //www.pcs.cs.tsukuba.ac.jp/omni-compiler/doc/omniscash.html http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0033 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0033 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0033 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0033 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0033 http : //www.snrg.cs.ku.hk/srg/html/jump.htm http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0034 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0034 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0034 http : //peace.snu.ac.kr/researc/parade/ http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/233730794_teraflux_exploiting_dataflow_parallelism_in_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/233730794_teraflux_exploiting_dataflow_parallelism_in_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/276877507_enhancing_an_x86_64_multi-core_architecture_with_data-flow_execution_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/276877507_enhancing_an_x86_64_multi-core_architecture_with_data-flow_execution_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/276877507_enhancing_an_x86_64_multi-core_architecture_with_data-flow_execution_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220457354_hierarchical_task-based_programming_with_starss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220457354_hierarchical_task-based_programming_with_starss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/262268980_hybrid_dataflowvon-neumann_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/262268980_hybrid_dataflowvon-neumann_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/262268980_hybrid_dataflowvon-neumann_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/257944928_the_teraflux_project_exploiting_the_dataflow_paradigm_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/257944928_the_teraflux_project_exploiting_the_dataflow_paradigm_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261718276_teraflux_harnessing_dataflow_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261718276_teraflux_harnessing_dataflow_in_next_generation_teradevic ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/300655707_a_matrix_multiplier_case_study_for_an_evaluation_of_a_configurable_dataflow-machin ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/300655707_a_matrix_multiplier_case_study_for_an_evaluation_of_a_configurable_dataflow-machin ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/300655707_a_matrix_multiplier_case_study_for_an_evaluation_of_a_configurable_dataflow-machin ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220875714_a_proposal_to_extend_the_openmp_tasking_model_for_heterogeneous_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220875714_a_proposal_to_extend_the_openmp_tasking_model_for_heterogeneous_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220875714_a_proposal_to_extend_the_openmp_tasking_model_for_heterogeneous_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220875714_a_proposal_to_extend_the_openmp_tasking_model_for_heterogeneous_architectur ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261847395_ompsszynq_all-programmable_soc_ecosystem ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261021506_heterogeneous_tasking_on_smpfpga_socs_the_case_of_ompss_and_the_zynq ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261021506_heterogeneous_tasking_on_smpfpga_socs_the_case_of_ompss_and_the_zynq ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261021506_heterogeneous_tasking_on_smpfpga_socs_the_case_of_ompss_and_the_zynq ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261021506_heterogeneous_tasking_on_smpfpga_socs_the_case_of_ompss_and_the_zynq ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/258139318_parallel_programmability_and_the_chapel_languag ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/258139318_parallel_programmability_and_the_chapel_languag ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/258139318_parallel_programmability_and_the_chapel_languag ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221224896_legup_high-level_synthesis_for_fpga-based_processoraccelerator_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/277669226_turning_centralized_coherence_and_distributed_critical-section_execution_on_their_head_a_new_approach_for_scalable_distributed_shared_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221173032_designing_modular_hardware_accelerators_in_c_with_roccc_20 ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221173032_designing_modular_hardware_accelerators_in_c_with_roccc_20 ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221173032_designing_modular_hardware_accelerators_in_c_with_roccc_20 ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221643570_effective_communication_and_computation_overlap_with_hybrid_mpismpss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221643570_effective_communication_and_computation_overlap_with_hybrid_mpismpss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221643570_effective_communication_and_computation_overlap_with_hybrid_mpismpss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/241628213_a_fault_detection_and_recovery_architecture_for_a_teradevice_dataflow_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/241628213_a_fault_detection_and_recovery_architecture_for_a_teradevice_dataflow_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/241628213_a_fault_detection_and_recovery_architecture_for_a_teradevice_dataflow_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113561_accelerating_haskell_on_a_dataflow_architecture_a_case_study_including_transactional_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113561_accelerating_haskell_on_a_dataflow_architecture_a_case_study_including_transactional_memori ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/273140198_a_clockless_computing_system_based_on_the_static_dataflow_paradigm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/273140198_a_clockless_computing_system_based_on_the_static_dataflow_paradigm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/273140198_a_clockless_computing_system_based_on_the_static_dataflow_paradigm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/273140198_a_clockless_computing_system_based_on_the_static_dataflow_paradigm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261355859_productive_programming_of_gpu_clusters_with_ompss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261355859_productive_programming_of_gpu_clusters_with_ompss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261355859_productive_programming_of_gpu_clusters_with_ompss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/261355859_productive_programming_of_gpu_clusters_with_ompss ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/240064180_hmpp_a_hybrid_multi-core_parallel_programming_environ ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/240064180_hmpp_a_hybrid_multi-core_parallel_programming_environ ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/240064180_hmpp_a_hybrid_multi-core_parallel_programming_environ ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2306226_paraver_a_tool_to_visualize_and_analyze_parallel_cod ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2465694_jump-dp_a_software_dsm_system_with_low-latency_communication_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2465694_jump-dp_a_software_dsm_system_with_low-latency_communication_support ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113486_simulating_a_multi-core_x86_64_architecture_with_hardware_isa_extension_supporting_a_data-flow_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113486_simulating_a_multi-core_x86_64_architecture_with_hardware_isa_extension_supporting_a_data-flow_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113486_simulating_a_multi-core_x86_64_architecture_with_hardware_isa_extension_supporting_a_data-flow_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113486_simulating_a_multi-core_x86_64_architecture_with_hardware_isa_extension_supporting_a_data-flow_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/308861942_a_field_experience_for_a_vehicle_recognition_system_using_magnetic_sensor ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/308861942_a_field_experience_for_a_vehicle_recognition_system_using_magnetic_sensor ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/260767373_fpga_code_accelerators_-_the_compiler_perspect ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/260767373_fpga_code_accelerators_-_the_compiler_perspect ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221321632_x10_an_object-oriented_approach_to_non-uniform_cluster_comput ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221321632_x10_an_object-oriented_approach_to_non-uniform_cluster_comput ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221321632_x10_an_object-oriented_approach_to_non-uniform_cluster_comput ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/221321632_x10_an_object-oriented_approach_to_non-uniform_cluster_comput ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/307684523_an_introduction_to_df-threads_and_their_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/307684523_an_introduction_to_df-threads_and_their_execution_model ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/270595411_a_scalable_thread_scheduling_co-processor_based_on_data-flow_principl ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/270595411_a_scalable_thread_scheduling_co-processor_based_on_data-flow_principl ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/270595411_a_scalable_thread_scheduling_co-processor_based_on_data-flow_principl ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113740_transactional_memory_on_a_dataflow_architecture_for_accelerating_haskel ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/305113740_transactional_memory_on_a_dataflow_architecture_for_accelerating_haskel ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2482395_experiences_using_openmp_based_on_compiler_directed_software_dsm_on_a_pc_clust ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2482395_experiences_using_openmp_based_on_compiler_directed_software_dsm_on_a_pc_clust ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/2482395_experiences_using_openmp_based_on_compiler_directed_software_dsm_on_a_pc_clust ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 11 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] [ [ [ [ [ 45 ] y. kee , j. kim , s. ha , parad : openmp program environ smp cluster system , supercomput 2003 ( sc  03 ) , 2003 .
46 ] j.j. costa , t. cort , x. martorel , e. ayguad , j. labarta , paper run openmp applic effici everything-shar sdsm , ( jpdc ) 6 ( 5 ) ( 2006 ) 647658 .
[ 47 ] y. taigman , m. yang , m. ranzato , l. wolf , deepfac : close gap hu- man-level perform face verif , : ieee confer comput vision pattern recognit , ieee , 2014 , pp .
17011708 .
48 ] i. huerta , c. fernndez , c. segura , j. hernando , a. prati , deep analysi age estim , pattern recognit .
lett .
68 ( 2015 ) 239249 .
pleas cite articl : c. lvarez et al. , axiom http : //dx.doi.org/10.1016/j.micpro.2016.07.002 49 ] .
angelova , .
krizhevski , v. vanhouck , .
ogal , d. ferguson , real-tim pedestrian detect deep network cascad , : proceed bmvc 2015 , 2015 .
50 ] y. jia , e. shelham , j. donahu , s. karayev , j .
long , r. girshick , s. guadar- rama , t. darrel , caff : convolut architectur fast featur embed , : proceed acm intern confer multimedia , acm , 2014 , pp .
675678 .
[ 51 ] s. chetlur , c. woolley , p. vandermersch , j. cohen , j. tran , b. catanzaro , e. shelham , cudnn : effici primit deep learn , arxiv preprint arxiv:1410.0759 , 2014 .
url http : //arxiv.org/abs/1410.0759 softwar layer , microprocessor microsystem ( 2016 ) , http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0035 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0035 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0035 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0035 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0036 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0037 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0037 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0037 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0037 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0037 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0038 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0039 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //refhub.elsevier.com/s0141-9331 ( 16 ) 30085-0/sbref0040 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/263564119_deepface_closing_the_gap_to_human-level_performance_in_face_verif ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/263564119_deepface_closing_the_gap_to_human-level_performance_in_face_verif ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/263564119_deepface_closing_the_gap_to_human-level_performance_in_face_verif ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/264979485_caffe_convolutional_architecture_for_fast_feature_embed ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/264979485_caffe_convolutional_architecture_for_fast_feature_embed ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/264979485_caffe_convolutional_architecture_for_fast_feature_embed ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/264979485_caffe_convolutional_architecture_for_fast_feature_embed ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/278743159_a_deep_analysis_on_age_estim ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/278743159_a_deep_analysis_on_age_estim ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/266560893_cudnn_efficient_primitives_for_deep_learn ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/266560893_cudnn_efficient_primitives_for_deep_learn ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/266560893_cudnn_efficient_primitives_for_deep_learn ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220378348_running_openmp_applications_efficiently_on_an_everything-shared_sdsm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220378348_running_openmp_applications_efficiently_on_an_everything-shared_sdsm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/220378348_running_openmp_applications_efficiently_on_an_everything-shared_sdsm ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/4222097_parade_an_openmp_programming_environment_for_smp_cluster_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== https : //www.researchgate.net/publication/4222097_parade_an_openmp_programming_environment_for_smp_cluster_system ? el=1_x_8 & enrichid=rgreq-f62192b4e239e67274de139d923f0175-xxx & enrichsource=y292zxjqywdlozmwntexmtu4njtbuzo0mdgzndcxmzczmzeymdjamtq3ndm2odk1mjgwoa== 12 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] mputer scienc technic univers catalunya ( upc ) 1998 2007 , re- stant professor comput architectur depart upc , barcelonatech , mming model depart bsc-cns .
research interest cover area paral- ution high-perform multiprocessor system .
co-author 40 e current advis 1 phd student co-advis 2 phd these .
teraflux axiom european project .
ommun 1986 ph.d. degre comput scienc 1989 , 987 prof. ayguad lectur comput scienc school ( fib ) telecom- rentli , sinc 1997 , full professor comput architectur depart ate graduat ) cours relat comput organ architectur , parallel uad also involv comput architectur technolog phd program upc , topic relat research interest : multicor architectur , parallel program hpc architectur .
research topic , prof. ayguad publish 300 e framework european union research collabor compani relat samsung ) .
current prof. ayguad associ director research comput nter ( bsc-cns ) , nation center supercomput spain locat barcelona .
ienc barcelona school informat ( fib ) universitat politcnica de catalunya r high perform comput school .
current , work center - centro nacion de supercomputacin ( bsc-cns ) .
ienc technic univers catalonia ( upc ) .
becam involv research european center parallel barcelona ( cepba ) work softwar distribut research barcelona supercomput center ( bsc ) continu work thesi , provid ompss program model support cluster en appli differ research project mont-blanc2 project .
current ool eas complex develop applic modern hpc system .
uter scienc barcelona school informat ( fib ) universitat politcnica de studi master degre high perform comput school , upercomput center - centro nacion de supercomputacin ( bsc-cns ) .
universitat politcnica de catalunya - barcelonatech ( upc ) 2012 .
current work pute center particim axiom european project .
research interest high perform comput programm .
carlo lvarez receiv m.s .
ph.d. degre co spectiv .
current hold posit tenur assi associ research comput scienc -progra lel architectur , runtim system reconfigur sol public intern journal confer .
h particip hipeac network excel eduard ayguad receiv engin degre telec universitat politcnica de catalunya ( upc ) , spain .
sinc 1 munic engin ( etsetb ) barcelona .
cur upc .
prof. ayguad lectur number ( undergradu program model implement .
prof. ayg ( co- ) advis 20 phd thesi , model architectur support compil paper particip sever research project th hpc technolog ( ibm , intel , nvidia , microsoft scienc depart barcelona supercomput ce jaum bosch complet engin degre comput sc - barcelonatech ( upc ) 2015 stud mast program model group barcelona supercomput javier bueno hedo hold phd .
degre comput sc 2004 , start part-tim student memori system .
2006 becam full-tim junior distribut system .
2010 2015 work h multi-cor cluster gpus .
work also research aim produc new program model artem cherkashin complet engin degre comp catalunya - barcelonatech ( upc ) 2015 .
current , work program model group barcelona antonio filguera receiv degre comput scienc program model group barcelona supercom focus heterogen reconfigur solut pleas cite articl : c. lvarez et al. , axiom softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 13 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] ree comput scienc technic univers catalunya ( upc ) 1997 ed assist professor comput architectur depart upc , barcelonatech , program model depart bsc-cns .
research interest cover area onfigur solut high-perform multiprocessor system .
dr. jimenez-gonzalez journal confer .
current co-advis 1 phd student co-advis etwork excel sarc , acot , teraflux , axiom prace european comput scienc technic univers catalunya ( upc ) 1991 1999 , em , parallel runtim system os administr .
associ professor 1 .
research interest cover area oper system , runtim system , compil stem .
dr. martorel particip sever long-term research project european union esprit , ist fet program .
spent one year work oauthor 60 public intern journal confer .
3 phd student .
current manag parallel program model team icip hipeac network excel sarc , acot , inton , pop , om european project .
professor universitat politecnica de catalunya ( upc ) , barcelona , spain , senior ) , serv manag acceler high perform comput group .
urrent interest includ : gpgpu comput , multi-cor comput architectur , hardwar ry manag runtim optim .
also research massiv par- versiti illinoi ( impact research group ) .
prof. navarro member ieee , ieee ce 2015 technic univers catalunya ( upc ) .
current studi e program model group barcelona supercomput center ( bsc-cns ) within parallel architectur , multiprocessor system , heterogen reconfigur ir use bioinformat applic .
egre ) m.sc degre respect electron comput engin de- 2007 , join comput engin depart delft univers tech- 011 , join comput architectur vlsi system group foundat work post-doc research nation intern research project .
stem , comput architectur , reconfigur comput .
electron comput engin depart , technic univers crete system ( carv ) laboratori institut comput scienc , forth greec .
epart comput scienc , univers crete 1989 m.sc .
ph.d. degre scienc , univers wisconsin-madison 1991 1995 respect .
research e , investig design implement high-perform cost- ble comput .
daniel jimnez-gonzlez receiv m.s .
ph.d. deg 2004 , respect .
current hold posit tenur associ research comput sciences- parallel architectur , runtim system , compil rec coauthor 40 public intern 2 phd student .
particip hipeac n project .
xavier martorel receiv m.s .
ph.d. degre respect .
sinc 1992 lectur oper syst comput architectur depart upc sinc 200 applic high-perform multiprocessor sy univers industri , primarili framework bg/l team ibm watson research center .
c co-advis three ph.d. these current advis barcelona supercomput center .
part encor , montblanc ( ii ) , deep/deep- axi nacho navarro ( 19582016 , memoriam ) associ research barcelona supercomput center ( bsc hold ph.d. degre comput scienc upc .
c acceler , dynam reconfigur logic support , memo allel acceler like gpus collabor uni comput societi , acm hipeac noe .
miquel vidal receiv b.s .
degre comput scien m.s .
high-perform comput work th axiom european project .
research interest focus solut high-perform comput ; well dimitri theodoropoulo obtain diploma ( 5-year partment technic univers crete , greec .
nolog , netherland , receiv phd .
2 research technolog - hella ( forth ) greec , whe research interest domain embed sy dionisio pnevmatikato professor former chair research comput architectur vlsi receiv b.sc .
degre comput scienc comput scienc depart comput interest broader area comput architectur effect system , reliabl system design , reconfigura pleas cite articl : c. lvarez et al. , axiom softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 14 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] seco .
graduat electron engin univers florenc 2006 use implement usb macrocel fpga .
join seco 2006 g industri applic .
david contribut hardwar develop system bsc carma kayla platform aim develop cuda base applic er scienc universitat politcnica de catalunya ( upc ) 2006 , m.s .
degre ted profession career 2005 work consult perform monitor logi centr held research posit onlin bank cybercrim mitig ade gpu parallel sever product .
publish sever paper tent .
research interest includ comput architectur , gpu comput malwar eng .
m.s .
languag speech technic univers catalonia ( upc ) autonom univers barcelona ( uab ) 2008 , obtain ph.d. award .
publish 40 scientif articl intern journal herta secur .
research interest includ biometr , comput vision , machin e video .
communic engin universitat politcnica de catalunya ( upc ) 2003 , -berlin ) 2003 ph.d. cum laud degre comput scienc upc n 2003 upc 2005 2011 .
later join compani herta secur novat 2015 .
current work telefnica i+d speech scientist .
ree eu research project , publish twenti scientif paper peer- nces .
research interest includ speaker local track , multimedia signal degre telecommun engin technic univers catalonia , e also receiv b.a .
degre busi administr open univers 20 0 0 work robert bosch , gmbh , hildesheim ( germani ) .
2001 , join e r & manag .
found herta secur 2009 becam ceo rent magazin workshop , hold three patent .
main research interest etric system applic .
lecommun engin technic univers catalonia ( upc ) , barcelona , depart signal theori communic , upc , uag speech ( talp ) .
visit research panason speech technol- ear 20 0220 03 .
research interest includ robust speech analysi , speech recognit , ultimod interfac .
author coauthor two hundr public topic .
led upc team sever european , spanish catalan project .
rd upc .
david catani r & manag arm-bas platform graduat thesi develop cesvit microelettronica foc develop arm-bas system sinc 2010 , main focusin use build tibidabo pedraforca arm-bas cluster arm-bas system .
david oro receiv b.s , m.s .
degre comput comput architectur 2011 , also upc .
star solut .
2009 , join barcelona digit techno caixabank .
current , work herta secur le intern peer-review confer hold two pa analysi .
carl fernndez receiv b.s .
telecommun 2005 .
receiv m.s .
comput vision ph.d. cum laud 2010 , receiv 2010 extraordinari confer .
current lead research team learn , particular unconstrain facial analysi imag carlo segura receiv b.s .
m.s .
degre tele m.s .
degre technic univers berlin ( tu 2011 .
work research fellow tu-ber torr quevedo program director particip three nation research project th review intern journal intern confer process , comput vision machin learn .
javier rodrguez saeta receiv b.s. , m.s .
ph.d. upc , barcelona ( spain ) , 20 0 0 20 05 , respect .
h catalonia ( uoc ) , mba esad busi school .
biometr technolog , s.l. , barcelona ( spain ) , h compani .
publish 20 paper diff includ issu relat innov , secur biom javier hernando receiv m.s .
ph.d. degre te spain , 1988 1993 , respect .
sinc 1988 , professor member research center lang ogi laboratori , santa barbara , ca , academ speaker verif local , oral dialogu , book chapter , review articl , confer paper prof. hernando receiv 1993 extraordinari ph.d. awa pleas cite articl : c. lvarez et al. , axiom softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 15 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] r engin univers pisa 2003 .
2007 receiv phd time schedul , oper system program model .
collabor tches integr offici linux kernel .
eer univers pisa 20 0 0 graduat thesi develop reti lab- ent modular real-tim kernel shark .
obtain phd scuola superior erpris project , open-sourc rtos recent reach osek/vdx certif , versiti .
sinc 2002 ceo founder evid srl , sme work oper industri product automot white good market .
sinc 2011 presid on white good market .
research interest includ develop hard real- rocessor system , object-ori program , real-tim oper system , schedul es , home & build autom ( present ) .
emea industri deploy within schneider ous schneider electr unit ( 2010-2001 ) .
gewiss spa laboratori manag ( 20 0 0-1996 ) .
vimar s.p.a. , standalon home build autom product ( present ) .
r & ux embed pc develop group selca s.p.a. ( 19922001 ) ; project valid lectron engin politecnico torino 1990 , special softwar ing univers padua 2011 obtain m.s degre electron engineer- ogi transfert team t3lab , bologna , co-found fpga group .
research hine vision develop commerci solut process multimedia data stream tion heterogen multi-cor system-on-chip solut .
join electron r & main focus human interact smart home system .
ersit di siena co-found udoo ( present ) .
director  academi digit art associ cognit ergonom ( 20 0 0 - 20 06 ) .
member di wg30 nato human er programm incitatif de recherch sur leduc et la format ( piref ) actor group italian nation railway ( 19961999 ) .
liaison appl inc. claudio scordino receiv master degre comput univers .
main research interest includ real- linux kernel communiti sinc 2008 sever pa paolo gai , ceo , graduat ( cum laud ) comput engin oratori scuola superior santanna developm sant  anna 2004 .
sinc 2000 , found erika ent current use various industri uni system code generat linux- erika- base founder ssg srl , provid hardwar turnkey soluti time architectur embed control system , multi-p algorithm multimedia applic .
pierluigi passera , r & director vimar spa , wire devic electr ( 2012-2010 ) .
r & product director vari abb sace basic research depart .
alberto a. pomella , electron & softwar r & manag director crs ( 20 0120 03 ) , home autom product ; group consum pc asem ( 19911992 ) .
degre e develop industri autom .
nicola bettin earn b.s degre electron engin ing univers bologna .
2012 join tecnol design standard hw/sw architectur mac embed system .
main interest fpga solu dept .
vimar group 2015 research activ antonio rizzo full professor interact design , univ scienc  - arsnova ( 20 0 0 - 20 09 ) .
chair european factor human reliabl group ( 1999 2002 ) .
memb french govern ( 20 02 - 20 03 ) .
head human f appl design project ( 1996 - 1997 ) .
pleas cite articl : c. lvarez et al. , axiom softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 http : //dx.doi.org/10.1016/j.micpro.2016.07.002 16 c. lvarez et al .
/ microprocessor microsystem 0 0 0 ( 2016 ) 116 articl press jid : micpro [ m5g ; juli 12 , 2016 ; 20:2 ] inform engin , univers siena , itali .
research associ uni- comput engin master electron engin , summa cum laud european project axiom .
coordin teraflux project area futur particip european project hipeac ( high perform embedded-system le architectur ) .
contribut sarc ( scalabl architectur ) , charm ( perform current interest includ comput architectur theme embed system , character .
roberto giorgi associ professor depart versiti alabama huntsvill , usa .
receiv phd univers pisa , itali .
coordin emerg technolog teradevic comput .
architectur compil ) , era ( embed reconfigurab evalu arm-processor base embed system ) .
multiprocessor , memori system perform , workload pleas cite articl : c. lvarez et al. , axiom softwar layer , microprocessor microsystem ( 2016 ) , http : //dx.doi.org/10.1016/j.micpro.2016.07.002 view public statsview public stat http : //dx.doi.org/10.1016/j.micpro.2016.07.002 https : //www.researchgate.net/publication/305111586 axiom softwar layer 1 introduct 2 axiom softwar 2.1 ompss program model 2.2 ompss @ fpga 2.3 ompss @ cluster 2.4 ompss dsm-like system 2.5 oper system support 3 axiom link 4 applic domain exampl use 4.1 video-surveil 4.2 smart-hom 4.3 exampl use 5 experiment setup 5.1 benchmark descript 5.2 hardwar softwar 6 result 6.1 programm analysi 6.2 perform result 7 relat work 8 conclus futur work acknowledg refer
