
*** Running vivado
    with args -log blk_mem_gen_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_3.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 252.523 ; gain = 43.031
Starting RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 354.102 ; gain = 144.609
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (9#1) [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:06:02 ; elapsed = 00:07:35 . Memory (MB): peak = 552.719 ; gain = 343.227
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:03 ; elapsed = 00:07:37 . Memory (MB): peak = 552.719 ; gain = 343.227
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 621.016 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:07:07 ; elapsed = 00:08:59 . Memory (MB): peak = 621.016 ; gain = 411.523
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:07 ; elapsed = 00:08:59 . Memory (MB): peak = 621.016 ; gain = 411.523
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:07 ; elapsed = 00:08:59 . Memory (MB): peak = 621.016 ; gain = 411.523
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:09 ; elapsed = 00:09:01 . Memory (MB): peak = 621.016 ; gain = 411.523
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:11 ; elapsed = 00:09:03 . Memory (MB): peak = 621.016 ; gain = 411.523
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:25 ; elapsed = 00:10:24 . Memory (MB): peak = 643.887 ; gain = 434.395
Finished Timing Optimization : Time (s): cpu = 00:08:25 ; elapsed = 00:10:24 . Memory (MB): peak = 643.891 ; gain = 434.398
Finished Technology Mapping : Time (s): cpu = 00:08:25 ; elapsed = 00:10:24 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished IO Insertion : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished Renaming Generated Instances : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished Renaming Generated Ports : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished Handling Custom Attributes : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
Finished Renaming Generated Nets : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:08:29 ; elapsed = 00:10:28 . Memory (MB): peak = 653.547 ; gain = 444.055
synth_design: Time (s): cpu = 00:08:02 ; elapsed = 00:09:49 . Memory (MB): peak = 683.359 ; gain = 406.328
