Oh no...

Cycle: 5
RARS instruction number: 2	Instruction: addi x2,x2,0
Expected:	Register Write to Reg: 0x02 Val: 0x10011000
Got     :	Register Write to Reg: 0x02 Val: 0x7FFFEFFC
Incorrect write

Cycle: 12
RARS instruction number: 9	Instruction: addi x1,x1,20
Expected:	Register Write to Reg: 0x01 Val: 0x00400030
Got     :	Register Write to Reg: 0x01 Val: 0x00000014
Incorrect write

Cycle: 18
RARS instruction number: 13	Instruction: addi x2,x2,-40
Expected:	Register Write to Reg: 0x02 Val: 0x10010FD8
Got     :	Register Write to Reg: 0x02 Val: 0x7FFFEFD4
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


