# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Apr 05 14:59:16 2021
# 
# Allegro PCB Router v17-4-0 made 2020/07/15 at 12:48:59
# Running on: cd-desktop, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/temp_desktop/Graduate/Design/Hardware/scheme/core/PCB\core.dsn
# Batch File Name: pasde.do
# Did File Name: D:/temp_desktop/Graduate/Design/Hardware/scheme/core/PCB/specctra.did
# Current time = Mon Apr 05 14:59:17 2021
# PCB D:/temp_desktop/Graduate/Design/Hardware/scheme/core/PCB
# Master Unit set up as: MIL 100
# PCB Limits xlo=-2121.9000 ylo=-1688.5000 xhi=2121.9000 yhi=1688.5000
# Total 34 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 48, Images Processed 62, Padstacks Processed 19
# Nets Processed 202, Net Terminals 572
# PCB Area=11844060.000  EIC=42  Area/EIC=282001.429  SMDs=40
# Total Pin Count: 589
# Signal Connections Created 298
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/temp_desktop/Graduate/Design/Hardware/scheme/core/PCB\core.dsn
# Nets 202 Connections 363 Unroutes 363
# Signal Layers 2 Power Layers 2
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 384187.3000 Horizontal 210367.2400 Vertical 173820.0600
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 384187.3000 Horizontal 211464.6000 Vertical 172722.7000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File D:/temp_desktop/Graduate/Design/Hardware/scheme/core/PCB\core_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
