file main.c: Parsing
Converting
Type-checking main
Generating GOTO Program
Pointer Analysis
Adding Pointer Checks
Starting Bounded Model Checking
Unwinding loop 0 iteration 1 file main.c line 156 function main
Unwinding loop 0 iteration 2 file main.c line 156 function main
Unwinding loop 0 iteration 3 file main.c line 156 function main
Unwinding loop 0 iteration 4 file main.c line 156 function main
Unwinding loop 0 iteration 5 file main.c line 156 function main
Unwinding loop 0 iteration 6 file main.c line 156 function main
Unwinding loop 0 iteration 7 file main.c line 156 function main
Unwinding loop 0 iteration 8 file main.c line 156 function main
Unwinding loop 0 iteration 9 file main.c line 156 function main
Unwinding loop 0 iteration 10 file main.c line 156 function main
size of program expression: 4523 assignments
Generated 251 VCC(s), 251 remaining after simplification
Encoding remaining VCC(s) using bit-vector arithmetic
Solving with SMT solver Boolector v1.4
Runtime decision procedure: 0.557s
Building error trace

Counterexample:

State 1 file main.c line 76 thread 0
----------------------------------------------------
  Switch_g=FALSE

State 2 file main.c line 87 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 4 file main.c line 144 function main thread 0
----------------------------------------------------
  Unit_Delay3_c_DSTATE=FALSE

State 7 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 8 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 9 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 10 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 11 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 12 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=TRUE

State 14 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 15 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=TRUE

State 28 file main.c line 189 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 31 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 32 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 36 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=1 (00000000000000000000000000000001)

State 37 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 39 file main.c line 216 function f1 thread 0
----------------------------------------------------
  Switch1_c=1 (00000000000000000000000000000001)

State 41 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 43 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 44 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 48 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=1 (00000000000000000000000000000001)

State 49 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 51 file main.c line 261 function f1 thread 0
----------------------------------------------------
  Switch1_e=1 (00000000000000000000000000000001)

State 53 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 54 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 55 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 56 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 58 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 64 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=0 (00000000000000000000000000000000)

State 83 file main.c line 410 function f1 thread 0
----------------------------------------------------
  Switch_g=FALSE

State 84 file main.c line 412 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_c_DSTATE=TRUE

State 86 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=TRUE

State 88 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 89 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=TRUE

State 92 file main.c line 425 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=0 (00000000000000000000000000000000)

State 94 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 96 file main.c line 436 function f1 thread 0
----------------------------------------------------
  Switch1_i=0 (00000000000000000000000000000000)

State 98 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 103 file main.c line 482 function f1 thread 0
----------------------------------------------------
  Switch_a=FALSE

State 104 file main.c line 484 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 106 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 108 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 109 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=FALSE

State 110 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 111 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 112 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=1 (00000000000000000000000000000001)

State 113 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 114 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 115 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 116 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=1 (00000000000000000000000000000001)

State 117 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 118 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=FALSE

State 119 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=0 (00000000000000000000000000000000)

State 120 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=TRUE

State 121 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=TRUE

State 122 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=0 (00000000000000000000000000000000)

State 123 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=TRUE

State 127 file main.c line 163 function main thread 0
----------------------------------------------------
  main::main::1::count=0 (00000000000000000000000000000000)

State 132 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 133 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 134 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 135 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 136 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 137 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=TRUE

State 139 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 140 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 141 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=FALSE

State 154 file main.c line 189 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 157 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 158 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 162 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=2 (00000000000000000000000000000010)

State 163 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=2 (00000000000000000000000000000010)

State 164 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 166 file main.c line 216 function f1 thread 0
----------------------------------------------------
  Switch1_c=2 (00000000000000000000000000000010)

State 168 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 170 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 171 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 175 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=2 (00000000000000000000000000000010)

State 176 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=2 (00000000000000000000000000000010)

State 177 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 179 file main.c line 261 function f1 thread 0
----------------------------------------------------
  Switch1_e=2 (00000000000000000000000000000010)

State 181 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 182 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 183 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 184 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 186 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 188 file main.c line 297 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=0 (00000000000000000000000000000000)

State 190 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=FALSE

State 194 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=0 (00000000000000000000000000000000)

State 195 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=0 (00000000000000000000000000000000)

State 196 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 200 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=1 (00000000000000000000000000000001)

State 201 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=FALSE

State 203 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 206 file main.c line 347 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 217 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=FALSE

State 218 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=FALSE

State 220 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 222 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 223 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 227 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=1 (00000000000000000000000000000001)

State 228 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=1 (00000000000000000000000000000001)

State 229 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 231 file main.c line 436 function f1 thread 0
----------------------------------------------------
  Switch1_i=1 (00000000000000000000000000000001)

State 233 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 238 file main.c line 482 function f1 thread 0
----------------------------------------------------
  Switch_a=FALSE

State 239 file main.c line 484 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 241 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 243 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 244 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=FALSE

State 245 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=FALSE

State 246 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 247 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 248 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=2 (00000000000000000000000000000010)

State 249 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 250 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 251 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 252 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=2 (00000000000000000000000000000010)

State 253 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 254 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=FALSE

State 255 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=0 (00000000000000000000000000000000)

State 256 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=FALSE

State 257 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 258 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=1 (00000000000000000000000000000001)

State 259 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 260 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=TRUE

State 261 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 262 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=1 (00000000000000000000000000000001)

State 263 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=TRUE

State 267 file main.c line 163 function main thread 0
----------------------------------------------------
  main::main::1::count=0 (00000000000000000000000000000000)

State 272 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 273 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 274 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 275 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 276 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 277 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=TRUE

State 279 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 280 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 281 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=FALSE

State 294 file main.c line 189 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 296 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 298 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 299 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 303 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=3 (00000000000000000000000000000011)

State 304 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=3 (00000000000000000000000000000011)

State 305 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 307 file main.c line 213 function f1 thread 0
----------------------------------------------------
  Switch1_c=0 (00000000000000000000000000000000)

State 310 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 312 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 313 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 317 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=3 (00000000000000000000000000000011)

State 318 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=3 (00000000000000000000000000000011)

State 319 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 321 file main.c line 258 function f1 thread 0
----------------------------------------------------
  Switch1_e=0 (00000000000000000000000000000000)

State 324 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 325 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 326 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 327 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 329 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 331 file main.c line 297 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=0 (00000000000000000000000000000000)

State 333 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=FALSE

State 337 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=0 (00000000000000000000000000000000)

State 338 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=0 (00000000000000000000000000000000)

State 339 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 343 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=2 (00000000000000000000000000000010)

State 344 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=2 (00000000000000000000000000000010)

State 345 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=TRUE

State 347 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 350 file main.c line 347 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 356 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=0 (00000000000000000000000000000000)

State 362 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=FALSE

State 363 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=FALSE

State 365 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 367 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 368 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 372 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=2 (00000000000000000000000000000010)

State 373 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=2 (00000000000000000000000000000010)

State 374 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 376 file main.c line 436 function f1 thread 0
----------------------------------------------------
  Switch1_i=2 (00000000000000000000000000000010)

State 378 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 383 file main.c line 482 function f1 thread 0
----------------------------------------------------
  Switch_a=FALSE

State 384 file main.c line 484 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 386 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 388 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 389 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=FALSE

State 390 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=FALSE

State 391 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 392 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 393 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=3 (00000000000000000000000000000011)

State 394 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 395 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 396 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 397 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=3 (00000000000000000000000000000011)

State 398 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 399 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=FALSE

State 400 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=0 (00000000000000000000000000000000)

State 401 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=FALSE

State 402 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 403 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=0 (00000000000000000000000000000000)

State 404 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 405 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=0 (00000000000000000000000000000000)

State 406 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=TRUE

State 407 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 408 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=2 (00000000000000000000000000000010)

State 409 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=TRUE

State 413 file main.c line 163 function main thread 0
----------------------------------------------------
  main::main::1::count=0 (00000000000000000000000000000000)

State 418 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 419 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 420 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=FALSE

State 421 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 422 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=TRUE

State 423 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=TRUE

State 425 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 426 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 427 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=FALSE

State 436 file main.c line 191 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=TRUE

State 438 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 440 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 441 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 445 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=4 (00000000000000000000000000000100)

State 446 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=4 (00000000000000000000000000000100)

State 447 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=TRUE

State 449 file main.c line 213 function f1 thread 0
----------------------------------------------------
  Switch1_c=0 (00000000000000000000000000000000)

State 452 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 454 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 455 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 459 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=4 (00000000000000000000000000000100)

State 460 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=4 (00000000000000000000000000000100)

State 461 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=TRUE

State 463 file main.c line 258 function f1 thread 0
----------------------------------------------------
  Switch1_e=0 (00000000000000000000000000000000)

State 466 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 467 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 468 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 469 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 471 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 473 file main.c line 297 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=0 (00000000000000000000000000000000)

State 475 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=FALSE

State 479 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=0 (00000000000000000000000000000000)

State 480 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=0 (00000000000000000000000000000000)

State 481 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 485 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=1 (00000000000000000000000000000001)

State 486 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=1 (00000000000000000000000000000001)

State 487 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=FALSE

State 489 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 492 file main.c line 347 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 494 file main.c line 350 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=0 (00000000000000000000000000000000)

State 496 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=FALSE

State 500 file main.c line 360 function f1 thread 0
----------------------------------------------------
  add_c=0 (00000000000000000000000000000000)

State 501 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=0 (00000000000000000000000000000000)

State 502 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 506 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=4 (00000000000000000000000000000100)

State 507 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 509 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=4 (00000000000000000000000000000100)

State 511 file main.c line 400 function f1 thread 0
----------------------------------------------------
  Switch3_f=FALSE

State 512 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=FALSE

State 513 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=FALSE

State 515 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 517 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 518 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 522 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=3 (00000000000000000000000000000011)

State 523 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=3 (00000000000000000000000000000011)

State 524 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 526 file main.c line 433 function f1 thread 0
----------------------------------------------------
  Switch1_i=0 (00000000000000000000000000000000)

State 529 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 534 file main.c line 482 function f1 thread 0
----------------------------------------------------
  Switch_a=FALSE

State 535 file main.c line 484 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 537 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 539 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=FALSE

State 540 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=TRUE

State 541 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=FALSE

State 542 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 543 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 544 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=0 (00000000000000000000000000000000)

State 545 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 546 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 547 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 548 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=0 (00000000000000000000000000000000)

State 549 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 550 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=FALSE

State 551 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=0 (00000000000000000000000000000000)

State 552 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=FALSE

State 553 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 554 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=1 (00000000000000000000000000000001)

State 555 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 556 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=0 (00000000000000000000000000000000)

State 557 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=FALSE

State 558 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=FALSE

State 559 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=4 (00000000000000000000000000000100)

State 560 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=FALSE

State 561 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=TRUE

State 562 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 563 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=3 (00000000000000000000000000000011)

State 564 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=TRUE

State 568 file main.c line 163 function main thread 0
----------------------------------------------------
  main::main::1::count=0 (00000000000000000000000000000000)

State 573 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 574 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=TRUE

State 575 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 576 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=TRUE

State 577 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 578 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=TRUE

State 580 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=TRUE

State 581 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=TRUE

State 582 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=TRUE

State 587 file main.c line 193 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 588 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 590 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 591 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 595 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=1 (00000000000000000000000000000001)

State 596 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=1 (00000000000000000000000000000001)

State 597 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 599 file main.c line 216 function f1 thread 0
----------------------------------------------------
  Switch1_c=1 (00000000000000000000000000000001)

State 601 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 603 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 604 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=TRUE

State 607 file main.c line 250 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=0 (00000000000000000000000000000000)

State 609 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 611 file main.c line 261 function f1 thread 0
----------------------------------------------------
  Switch1_e=0 (00000000000000000000000000000000)

State 613 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 614 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 615 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=TRUE

State 616 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=TRUE

State 618 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 620 file main.c line 297 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=0 (00000000000000000000000000000000)

State 622 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=FALSE

State 624 file main.c line 304 function f1 thread 0
----------------------------------------------------
  Switch_e=20 (00000000000000000000000000010100)

State 626 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 630 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=2 (00000000000000000000000000000010)

State 631 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=2 (00000000000000000000000000000010)

State 632 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=TRUE

State 634 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 637 file main.c line 347 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 639 file main.c line 350 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=0 (00000000000000000000000000000000)

State 641 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=FALSE

State 645 file main.c line 360 function f1 thread 0
----------------------------------------------------
  add_c=0 (00000000000000000000000000000000)

State 646 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=0 (00000000000000000000000000000000)

State 647 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 651 file main.c line 368 function f1 thread 0
----------------------------------------------------
  add_g=5 (00000000000000000000000000000101)

State 652 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=5 (00000000000000000000000000000101)

State 653 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 655 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=5 (00000000000000000000000000000101)

State 657 file main.c line 400 function f1 thread 0
----------------------------------------------------
  Switch3_f=FALSE

State 658 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=FALSE

State 659 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=FALSE

State 662 file main.c line 410 function f1 thread 0
----------------------------------------------------
  Switch_g=FALSE

State 663 file main.c line 412 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_c_DSTATE=FALSE

State 665 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=TRUE

State 667 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 668 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 672 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=4 (00000000000000000000000000000100)

State 673 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=4 (00000000000000000000000000000100)

State 674 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=TRUE

State 676 file main.c line 433 function f1 thread 0
----------------------------------------------------
  Switch1_i=0 (00000000000000000000000000000000)

State 679 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 684 file main.c line 482 function f1 thread 0
----------------------------------------------------
  Switch_a=TRUE

State 685 file main.c line 484 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 687 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 689 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 690 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=FALSE

State 691 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=TRUE

State 692 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 693 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 694 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=1 (00000000000000000000000000000001)

State 695 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 696 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=TRUE

State 697 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=TRUE

State 698 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=0 (00000000000000000000000000000000)

State 699 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=TRUE

State 700 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=TRUE

State 701 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=20 (00000000000000000000000000010100)

State 702 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=FALSE

State 703 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 704 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=0 (00000000000000000000000000000000)

State 705 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 706 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=0 (00000000000000000000000000000000)

State 707 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=FALSE

State 708 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=FALSE

State 709 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=5 (00000000000000000000000000000101)

State 710 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=FALSE

State 711 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=FALSE

State 712 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 713 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=0 (00000000000000000000000000000000)

State 714 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=FALSE

State 718 file main.c line 163 function main thread 0
----------------------------------------------------
  main::main::1::count=0 (00000000000000000000000000000000)

State 723 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 724 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 725 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 726 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 727 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=TRUE

State 728 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=FALSE

State 730 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 731 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 732 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=FALSE

State 741 file main.c line 191 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=TRUE

State 743 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=TRUE

State 745 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 746 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 750 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=2 (00000000000000000000000000000010)

State 751 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=2 (00000000000000000000000000000010)

State 752 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 754 file main.c line 216 function f1 thread 0
----------------------------------------------------
  Switch1_c=2 (00000000000000000000000000000010)

State 756 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 758 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 759 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 763 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=1 (00000000000000000000000000000001)

State 764 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=1 (00000000000000000000000000000001)

State 765 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 767 file main.c line 261 function f1 thread 0
----------------------------------------------------
  Switch1_e=1 (00000000000000000000000000000001)

State 769 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 770 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 771 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 772 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 774 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 776 file main.c line 300 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=1 (00000000000000000000000000000001)

State 777 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=TRUE

State 781 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=19 (00000000000000000000000000010011)

State 782 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=19 (00000000000000000000000000010011)

State 783 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=TRUE

State 786 file main.c line 312 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=0 (00000000000000000000000000000000)

State 788 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=FALSE

State 790 file main.c line 323 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 793 file main.c line 327 function f1 thread 0
----------------------------------------------------
  Switch1_j=TRUE

State 795 file main.c line 344 function f1 thread 0
----------------------------------------------------
  Switch3_e=TRUE

State 798 file main.c line 350 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=0 (00000000000000000000000000000000)

State 800 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=FALSE

State 802 file main.c line 357 function f1 thread 0
----------------------------------------------------
  Switch_d=10 (00000000000000000000000000001010)

State 804 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 808 file main.c line 368 function f1 thread 0
----------------------------------------------------
  add_g=6 (00000000000000000000000000000110)

State 809 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=6 (00000000000000000000000000000110)

State 810 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 812 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=6 (00000000000000000000000000000110)

State 814 file main.c line 400 function f1 thread 0
----------------------------------------------------
  Switch3_f=FALSE

State 815 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=TRUE

State 816 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=TRUE

State 818 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 820 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 821 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 825 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=1 (00000000000000000000000000000001)

State 826 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=1 (00000000000000000000000000000001)

State 827 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 829 file main.c line 436 function f1 thread 0
----------------------------------------------------
  Switch1_i=1 (00000000000000000000000000000001)

State 831 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 835 file main.c line 475 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 838 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 840 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 841 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=TRUE

State 842 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=FALSE

State 843 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 844 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 845 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=2 (00000000000000000000000000000010)

State 846 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 847 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 848 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 849 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=1 (00000000000000000000000000000001)

State 850 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 851 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=FALSE

State 852 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=19 (00000000000000000000000000010011)

State 853 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=TRUE

State 854 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=TRUE

State 855 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=0 (00000000000000000000000000000000)

State 856 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=TRUE

State 857 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=10 (00000000000000000000000000001010)

State 858 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=FALSE

State 859 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=FALSE

State 860 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=6 (00000000000000000000000000000110)

State 861 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=FALSE

State 862 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=FALSE

State 863 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 864 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=1 (00000000000000000000000000000001)

State 865 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=FALSE

State 870 file main.c line 160 function main thread 0
----------------------------------------------------
  main::main::1::count=6 (00000000000000000000000000000110)

State 876 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 877 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 878 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 879 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 880 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=TRUE

State 881 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=FALSE

State 883 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 884 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 885 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=TRUE

State 894 file main.c line 191 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=TRUE

State 896 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 898 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 899 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 903 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=3 (00000000000000000000000000000011)

State 904 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=3 (00000000000000000000000000000011)

State 905 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 907 file main.c line 213 function f1 thread 0
----------------------------------------------------
  Switch1_c=0 (00000000000000000000000000000000)

State 910 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 912 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 913 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 917 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=2 (00000000000000000000000000000010)

State 918 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=2 (00000000000000000000000000000010)

State 919 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 921 file main.c line 261 function f1 thread 0
----------------------------------------------------
  Switch1_e=2 (00000000000000000000000000000010)

State 923 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 924 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 925 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=TRUE

State 926 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=TRUE

State 928 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 930 file main.c line 300 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=1 (00000000000000000000000000000001)

State 931 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=TRUE

State 933 file main.c line 304 function f1 thread 0
----------------------------------------------------
  Switch_e=20 (00000000000000000000000000010100)

State 935 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 939 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=1 (00000000000000000000000000000001)

State 940 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=1 (00000000000000000000000000000001)

State 941 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=FALSE

State 943 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 949 file main.c line 332 function f1 thread 0
----------------------------------------------------
  Switch4_e=FALSE

State 951 file main.c line 337 function f1 thread 0
----------------------------------------------------
  Switch2_e=FALSE

State 953 file main.c line 342 function f1 thread 0
----------------------------------------------------
  Switch1_j=TRUE

State 954 file main.c line 344 function f1 thread 0
----------------------------------------------------
  Switch3_e=TRUE

State 957 file main.c line 353 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=1 (00000000000000000000000000000001)

State 958 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=TRUE

State 962 file main.c line 360 function f1 thread 0
----------------------------------------------------
  add_c=9 (00000000000000000000000000001001)

State 963 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=9 (00000000000000000000000000001001)

State 964 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=TRUE

State 967 file main.c line 365 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=0 (00000000000000000000000000000000)

State 969 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 971 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=0 (00000000000000000000000000000000)

State 974 file main.c line 380 function f1 thread 0
----------------------------------------------------
  Switch1_l=TRUE

State 976 file main.c line 397 function f1 thread 0
----------------------------------------------------
  Switch3_f=TRUE

State 978 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=TRUE

State 979 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=TRUE

State 981 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 983 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 984 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 988 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=2 (00000000000000000000000000000010)

State 989 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=2 (00000000000000000000000000000010)

State 990 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 992 file main.c line 436 function f1 thread 0
----------------------------------------------------
  Switch1_i=2 (00000000000000000000000000000010)

State 994 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 998 file main.c line 475 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 1001 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 1003 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 1004 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=TRUE

State 1005 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=TRUE

State 1006 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 1007 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 1008 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=3 (00000000000000000000000000000011)

State 1009 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 1010 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 1011 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 1012 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=2 (00000000000000000000000000000010)

State 1013 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 1014 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=TRUE

State 1015 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=20 (00000000000000000000000000010100)

State 1016 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=TRUE

State 1017 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 1018 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=1 (00000000000000000000000000000001)

State 1019 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=TRUE

State 1020 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=9 (00000000000000000000000000001001)

State 1021 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=TRUE

State 1022 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=TRUE

State 1023 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=0 (00000000000000000000000000000000)

State 1024 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=TRUE

State 1025 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=FALSE

State 1026 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 1027 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=2 (00000000000000000000000000000010)

State 1028 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=FALSE

State 1033 file main.c line 160 function main thread 0
----------------------------------------------------
  main::main::1::count=7 (00000000000000000000000000000111)

State 1039 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 1040 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 1041 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 1042 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 1043 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 1044 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=FALSE

State 1046 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 1047 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 1048 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=TRUE

State 1061 file main.c line 189 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=TRUE

State 1063 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 1065 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 1066 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 1070 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=4 (00000000000000000000000000000100)

State 1071 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=4 (00000000000000000000000000000100)

State 1072 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=TRUE

State 1074 file main.c line 213 function f1 thread 0
----------------------------------------------------
  Switch1_c=0 (00000000000000000000000000000000)

State 1077 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 1079 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 1080 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 1084 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=3 (00000000000000000000000000000011)

State 1085 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=3 (00000000000000000000000000000011)

State 1086 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 1088 file main.c line 258 function f1 thread 0
----------------------------------------------------
  Switch1_e=0 (00000000000000000000000000000000)

State 1091 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 1092 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 1093 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=TRUE

State 1094 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 1096 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 1098 file main.c line 300 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=1 (00000000000000000000000000000001)

State 1099 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=TRUE

State 1103 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=19 (00000000000000000000000000010011)

State 1104 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=19 (00000000000000000000000000010011)

State 1105 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 1109 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=2 (00000000000000000000000000000010)

State 1110 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=2 (00000000000000000000000000000010)

State 1111 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=TRUE

State 1113 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 1119 file main.c line 335 function f1 thread 0
----------------------------------------------------
  Switch4_e=TRUE

State 1120 file main.c line 337 function f1 thread 0
----------------------------------------------------
  Switch2_e=FALSE

State 1122 file main.c line 342 function f1 thread 0
----------------------------------------------------
  Switch1_j=FALSE

State 1123 file main.c line 344 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 1126 file main.c line 353 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=1 (00000000000000000000000000000001)

State 1127 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=TRUE

State 1131 file main.c line 360 function f1 thread 0
----------------------------------------------------
  add_c=8 (00000000000000000000000000001000)

State 1132 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=8 (00000000000000000000000000001000)

State 1133 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 1137 file main.c line 368 function f1 thread 0
----------------------------------------------------
  add_g=1 (00000000000000000000000000000001)

State 1138 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=1 (00000000000000000000000000000001)

State 1139 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 1141 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=1 (00000000000000000000000000000001)

State 1145 file main.c line 393 function f1 thread 0
----------------------------------------------------
  Switch2_f=TRUE

State 1146 file main.c line 395 function f1 thread 0
----------------------------------------------------
  Switch1_l=TRUE

State 1147 file main.c line 397 function f1 thread 0
----------------------------------------------------
  Switch3_f=TRUE

State 1149 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=TRUE

State 1150 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=TRUE

State 1152 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 1154 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 1155 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 1159 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=3 (00000000000000000000000000000011)

State 1160 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=3 (00000000000000000000000000000011)

State 1161 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 1163 file main.c line 433 function f1 thread 0
----------------------------------------------------
  Switch1_i=0 (00000000000000000000000000000000)

State 1166 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 1170 file main.c line 475 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 1173 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 1175 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 1176 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=TRUE

State 1177 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=TRUE

State 1178 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 1179 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 1180 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=0 (00000000000000000000000000000000)

State 1181 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 1182 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 1183 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 1184 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=3 (00000000000000000000000000000011)

State 1185 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 1186 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=TRUE

State 1187 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=19 (00000000000000000000000000010011)

State 1188 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=TRUE

State 1189 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 1190 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=0 (00000000000000000000000000000000)

State 1191 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 1192 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=8 (00000000000000000000000000001000)

State 1193 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=TRUE

State 1194 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=FALSE

State 1195 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=1 (00000000000000000000000000000001)

State 1196 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=TRUE

State 1197 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=FALSE

State 1198 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 1199 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=3 (00000000000000000000000000000011)

State 1200 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=FALSE

State 1205 file main.c line 160 function main thread 0
----------------------------------------------------
  main::main::1::count=8 (00000000000000000000000000001000)

State 1211 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 1212 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 1213 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=TRUE

State 1214 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=TRUE

State 1215 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 1216 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=FALSE

State 1218 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=TRUE

State 1219 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 1220 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=TRUE

State 1225 file main.c line 193 function f1 thread 0
----------------------------------------------------
  Multiport_Switch=FALSE

State 1226 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=FALSE

State 1228 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 1229 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 1233 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=1 (00000000000000000000000000000001)

State 1234 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=1 (00000000000000000000000000000001)

State 1235 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 1237 file main.c line 216 function f1 thread 0
----------------------------------------------------
  Switch1_c=1 (00000000000000000000000000000001)

State 1239 file main.c line 240 function f1 thread 0
----------------------------------------------------
  Switch3_b=FALSE

State 1241 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 1242 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 1246 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=4 (00000000000000000000000000000100)

State 1247 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=4 (00000000000000000000000000000100)

State 1248 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=TRUE

State 1250 file main.c line 258 function f1 thread 0
----------------------------------------------------
  Switch1_e=0 (00000000000000000000000000000000)

State 1253 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 1254 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 1255 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=TRUE

State 1256 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 1258 file main.c line 294 function f1 thread 0
----------------------------------------------------
  Switch7=20 (00000000000000000000000000010100)

State 1260 file main.c line 300 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=1 (00000000000000000000000000000001)

State 1261 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=TRUE

State 1265 file main.c line 307 function f1 thread 0
----------------------------------------------------
  add_d=18 (00000000000000000000000000010010)

State 1266 file main.c line 308 function f1 thread 0
----------------------------------------------------
  Switch_e=18 (00000000000000000000000000010010)

State 1267 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 1271 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=1 (00000000000000000000000000000001)

State 1272 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=1 (00000000000000000000000000000001)

State 1273 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=FALSE

State 1275 file main.c line 320 function f1 thread 0
----------------------------------------------------
  Switch1_k=0 (00000000000000000000000000000000)

State 1281 file main.c line 332 function f1 thread 0
----------------------------------------------------
  Switch4_e=FALSE

State 1283 file main.c line 337 function f1 thread 0
----------------------------------------------------
  Switch2_e=TRUE

State 1285 file main.c line 342 function f1 thread 0
----------------------------------------------------
  Switch1_j=FALSE

State 1286 file main.c line 344 function f1 thread 0
----------------------------------------------------
  Switch3_e=FALSE

State 1289 file main.c line 353 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=1 (00000000000000000000000000000001)

State 1290 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=TRUE

State 1294 file main.c line 360 function f1 thread 0
----------------------------------------------------
  add_c=7 (00000000000000000000000000000111)

State 1295 file main.c line 361 function f1 thread 0
----------------------------------------------------
  Switch_d=7 (00000000000000000000000000000111)

State 1296 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 1300 file main.c line 368 function f1 thread 0
----------------------------------------------------
  add_g=2 (00000000000000000000000000000010)

State 1301 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=2 (00000000000000000000000000000010)

State 1302 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 1304 file main.c line 376 function f1 thread 0
----------------------------------------------------
  Switch1_m=2 (00000000000000000000000000000010)

State 1308 file main.c line 393 function f1 thread 0
----------------------------------------------------
  Switch2_f=TRUE

State 1309 file main.c line 395 function f1 thread 0
----------------------------------------------------
  Switch1_l=TRUE

State 1310 file main.c line 397 function f1 thread 0
----------------------------------------------------
  Switch3_f=TRUE

State 1312 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=TRUE

State 1313 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=TRUE

State 1315 file main.c line 416 function f1 thread 0
----------------------------------------------------
  Warning_Acti_ZCE=FALSE

State 1317 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 1318 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 1322 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=4 (00000000000000000000000000000100)

State 1323 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=4 (00000000000000000000000000000100)

State 1324 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=TRUE

State 1326 file main.c line 433 function f1 thread 0
----------------------------------------------------
  Switch1_i=0 (00000000000000000000000000000000)

State 1329 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 1333 file main.c line 475 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 1336 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 1338 file main.c line 492 function f1 thread 0
----------------------------------------------------
  Unit_Delay_a_DSTATE=TRUE

State 1339 file main.c line 493 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g_DSTATE=FALSE

State 1340 file main.c line 494 function f1 thread 0
----------------------------------------------------
  Unit_Delay_b_DSTATE=TRUE

State 1341 file main.c line 495 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_a_DSTATE=FALSE

State 1342 file main.c line 496 function f1 thread 0
----------------------------------------------------
  Unit_Delay_c_DSTATE=FALSE

State 1343 file main.c line 497 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_b_DSTATE=1 (00000000000000000000000000000001)

State 1344 file main.c line 498 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_a_DSTATE=FALSE

State 1345 file main.c line 499 function f1 thread 0
----------------------------------------------------
  Unit_Delay_d_DSTATE=FALSE

State 1346 file main.c line 500 function f1 thread 0
----------------------------------------------------
  Unit_Delay_e_DSTATE=FALSE

State 1347 file main.c line 501 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_d_DSTATE=0 (00000000000000000000000000000000)

State 1348 file main.c line 502 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_c_DSTATE=FALSE

State 1349 file main.c line 503 function f1 thread 0
----------------------------------------------------
  Unit_Delay_f_DSTATE=TRUE

State 1350 file main.c line 504 function f1 thread 0
----------------------------------------------------
  counter_b_DSTATE=18 (00000000000000000000000000010010)

State 1351 file main.c line 505 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_d_DSTATE=TRUE

State 1352 file main.c line 506 function f1 thread 0
----------------------------------------------------
  Unit_Delay_i_DSTATE=FALSE

State 1353 file main.c line 507 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_h_DSTATE=1 (00000000000000000000000000000001)

State 1354 file main.c line 508 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_g_DSTATE=FALSE

State 1355 file main.c line 509 function f1 thread 0
----------------------------------------------------
  counter_a_DSTATE=7 (00000000000000000000000000000111)

State 1356 file main.c line 510 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_e_DSTATE=TRUE

State 1357 file main.c line 511 function f1 thread 0
----------------------------------------------------
  Unit_Delay_j_DSTATE=FALSE

State 1358 file main.c line 512 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_j_DSTATE=2 (00000000000000000000000000000010)

State 1359 file main.c line 513 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_i_DSTATE=TRUE

State 1360 file main.c line 514 function f1 thread 0
----------------------------------------------------
  Unit_Delay3_b_DSTATE=FALSE

State 1361 file main.c line 515 function f1 thread 0
----------------------------------------------------
  Unit_Delay_h_DSTATE=FALSE

State 1362 file main.c line 516 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_f_DSTATE=0 (00000000000000000000000000000000)

State 1363 file main.c line 517 function f1 thread 0
----------------------------------------------------
  Unit_Delay1_e_DSTATE=FALSE

State 1368 file main.c line 160 function main thread 0
----------------------------------------------------
  main::main::1::count=9 (00000000000000000000000000001001)

State 1374 file main.c line 175 function f1 thread 0
----------------------------------------------------
  in8=FALSE

State 1375 file main.c line 176 function f1 thread 0
----------------------------------------------------
  in9=FALSE

State 1376 file main.c line 177 function f1 thread 0
----------------------------------------------------
  in10=FALSE

State 1377 file main.c line 178 function f1 thread 0
----------------------------------------------------
  in11=FALSE

State 1378 file main.c line 179 function f1 thread 0
----------------------------------------------------
  in12=FALSE

State 1379 file main.c line 180 function f1 thread 0
----------------------------------------------------
  in13=FALSE

State 1381 file main.c line 185 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_a=FALSE

State 1382 file main.c line 186 function f1 thread 0
----------------------------------------------------
  and_b=FALSE

State 1383 file main.c line 187 function f1 thread 0
----------------------------------------------------
  Unit_Delay_g=FALSE

State 1397 file main.c line 196 function f1 thread 0
----------------------------------------------------
  and_c=TRUE

State 1399 file main.c line 201 function f1 thread 0
----------------------------------------------------
  Switch5=FALSE

State 1400 file main.c line 203 function f1 thread 0
----------------------------------------------------
  and1_a=FALSE

State 1404 file main.c line 208 function f1 thread 0
----------------------------------------------------
  add_a=2 (00000000000000000000000000000010)

State 1405 file main.c line 209 function f1 thread 0
----------------------------------------------------
  rtb_Switch_b=2 (00000000000000000000000000000010)

State 1406 file main.c line 211 function f1 thread 0
----------------------------------------------------
  superior_a=FALSE

State 1410 file main.c line 246 function f1 thread 0
----------------------------------------------------
  Switch4_a=FALSE

State 1411 file main.c line 248 function f1 thread 0
----------------------------------------------------
  and_d=FALSE

State 1415 file main.c line 253 function f1 thread 0
----------------------------------------------------
  add_b=1 (00000000000000000000000000000001)

State 1416 file main.c line 254 function f1 thread 0
----------------------------------------------------
  rtb_Switch_c=1 (00000000000000000000000000000001)

State 1417 file main.c line 256 function f1 thread 0
----------------------------------------------------
  superior_b=FALSE

State 1420 file main.c line 285 function f1 thread 0
----------------------------------------------------
  Switch3_c=FALSE

State 1421 file main.c line 287 function f1 thread 0
----------------------------------------------------
  rtb_and_a=FALSE

State 1422 file main.c line 288 function f1 thread 0
----------------------------------------------------
  OR=FALSE

State 1423 file main.c line 289 function f1 thread 0
----------------------------------------------------
  and_e=FALSE

State 1426 file main.c line 300 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_g=1 (00000000000000000000000000000001)

State 1427 file main.c line 302 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_d=TRUE

State 1431 file main.c line 310 function f1 thread 0
----------------------------------------------------
  and1_c=FALSE

State 1435 file main.c line 315 function f1 thread 0
----------------------------------------------------
  add_f=2 (00000000000000000000000000000010)

State 1436 file main.c line 316 function f1 thread 0
----------------------------------------------------
  rtb_Switch_h=2 (00000000000000000000000000000010)

State 1437 file main.c line 318 function f1 thread 0
----------------------------------------------------
  superior_d=TRUE

State 1444 file main.c line 335 function f1 thread 0
----------------------------------------------------
  Switch4_e=TRUE

State 1445 file main.c line 337 function f1 thread 0
----------------------------------------------------
  Switch2_e=TRUE

State 1447 file main.c line 342 function f1 thread 0
----------------------------------------------------
  Switch1_j=TRUE

State 1448 file main.c line 344 function f1 thread 0
----------------------------------------------------
  Switch3_e=TRUE

State 1451 file main.c line 353 function f1 thread 0
----------------------------------------------------
  rtb_Switch1_f=1 (00000000000000000000000000000001)

State 1452 file main.c line 355 function f1 thread 0
----------------------------------------------------
  Data_Type_Conversion_c=TRUE

State 1455 file main.c line 363 function f1 thread 0
----------------------------------------------------
  and1_d=FALSE

State 1459 file main.c line 368 function f1 thread 0
----------------------------------------------------
  add_g=3 (00000000000000000000000000000011)

State 1460 file main.c line 369 function f1 thread 0
----------------------------------------------------
  rtb_Switch_i=3 (00000000000000000000000000000011)

State 1461 file main.c line 371 function f1 thread 0
----------------------------------------------------
  superior_e=FALSE

State 1466 file main.c line 393 function f1 thread 0
----------------------------------------------------
  Switch2_f=TRUE

State 1467 file main.c line 395 function f1 thread 0
----------------------------------------------------
  Switch1_l=TRUE

State 1468 file main.c line 397 function f1 thread 0
----------------------------------------------------
  Switch3_f=TRUE

State 1470 file main.c line 402 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator=TRUE

State 1471 file main.c line 403 function f1 thread 0
----------------------------------------------------
  rtb_Logical_Operator1=TRUE

State 1474 file main.c line 421 function f1 thread 0
----------------------------------------------------
  Switch6=FALSE

State 1475 file main.c line 423 function f1 thread 0
----------------------------------------------------
  and1_b=FALSE

State 1479 file main.c line 428 function f1 thread 0
----------------------------------------------------
  add_e=1 (00000000000000000000000000000001)

State 1480 file main.c line 429 function f1 thread 0
----------------------------------------------------
  rtb_Switch_f=1 (00000000000000000000000000000001)

State 1481 file main.c line 431 function f1 thread 0
----------------------------------------------------
  superior_c=FALSE

State 1484 file main.c line 460 function f1 thread 0
----------------------------------------------------
  Switch3_d=FALSE

State 1488 file main.c line 475 function f1 thread 0
----------------------------------------------------
  Switch3_a=TRUE

State 1491 file main.c line 490 function f1 thread 0
----------------------------------------------------
  Model_Outputs4=TRUE

State 1497 file main.c line 160 function main thread 0
----------------------------------------------------
  main::main::1::count=10 (00000000000000000000000000001010)

Violated property:
  file main.c line 166 function main
  assertion
  count < nbSteps

VERIFICATION FAILED
EXIT=0
SIGNAL=0
