--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59033 paths analyzed, 7390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.705ns.
--------------------------------------------------------------------------------
Slack:                  9.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.741ns (Levels of Logic = 4)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (1.818ns logic, 8.923ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  9.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.077ns (0.787 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.634ns (1.607ns logic, 9.027ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  9.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.237ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.787 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.CQ      Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_3
    SLICE_X10Y25.B4      net (fanout=16)       0.977   f6_addr[3]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (1.818ns logic, 8.419ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  9.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.611ns (Levels of Logic = 3)
  Clock Path Skew:      0.520ns (1.179 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X13Y44.A5      net (fanout=16)       3.466   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X13Y44.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X11Y20.B6      net (fanout=1)        2.813   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X11Y20.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/N51
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y20.A5      net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N51
    SLICE_X11Y20.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/N51
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.622   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.611ns (2.480ns logic, 8.131ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.116ns (Levels of Logic = 4)
  Clock Path Skew:      0.049ns (0.787 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AMUX    Tshcko                0.535   f4_mems_data_in[21]
                                                       f6_mems_control/addr_q_1_1
    SLICE_X10Y25.B1      net (fanout=1)        0.751   addr_q_1_1
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.116ns (1.923ns logic, 8.193ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.142ns (Levels of Logic = 4)
  Clock Path Skew:      0.082ns (0.787 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DMUX    Tshcko                0.576   addr_q_0
                                                       f6_mems_control/addr_q_0_1
    SLICE_X10Y25.B5      net (fanout=1)        0.736   addr_q_0_1
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.142ns (1.964ns logic, 8.178ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  9.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.559ns (Levels of Logic = 3)
  Clock Path Skew:      0.520ns (1.179 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X13Y44.A4      net (fanout=15)       3.509   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X13Y44.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X11Y20.B6      net (fanout=1)        2.813   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X11Y20.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/N51
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y20.A5      net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N51
    SLICE_X11Y20.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/N51
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.622   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.559ns (2.385ns logic, 8.174ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  9.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.056ns (Levels of Logic = 4)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.430   f6_addr[8]
                                                       f6_mems_control/addr_q_5
    SLICE_X10Y25.B6      net (fanout=22)       0.796   f6_addr[5]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.056ns (1.818ns logic, 8.238ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  10.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.992ns (Levels of Logic = 3)
  Clock Path Skew:      0.075ns (0.787 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y37.B6      net (fanout=14)       1.435   state_q_FSM_FFd3_5
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.992ns (1.607ns logic, 8.385ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  10.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   state_q_FSM_FFd2_1_0
                                                       f6_mems_spi_master/state_q_FSM_FFd2_1
    SLICE_X13Y37.B2      net (fanout=2)        1.255   state_q_FSM_FFd2_1_0
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (1.702ns logic, 8.205ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 4)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y26.ADDRA6  net (fanout=4)        1.969   addr_d<6>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (1.818ns logic, 8.028ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  10.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 4)
  Clock Path Skew:      0.078ns (0.794 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y24.ADDRA5  net (fanout=4)        1.932   addr_d<5>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (1.818ns logic, 7.939ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  10.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.077ns (0.787 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y26.ADDRA6  net (fanout=4)        1.969   addr_d<6>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (1.607ns logic, 8.132ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  10.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.722ns (Levels of Logic = 4)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y39.B1       net (fanout=18)       2.116   Mmux_addr_d19
    SLICE_X7Y39.B        Tilo                  0.259   f3_din[3]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y26.ADDRA4  net (fanout=4)        1.512   addr_d<4>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.722ns (1.818ns logic, 7.904ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.794 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y24.ADDRA5  net (fanout=4)        1.932   addr_d<5>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (1.607ns logic, 8.043ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 3)
  Clock Path Skew:      0.077ns (0.787 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y39.B1       net (fanout=18)       2.116   Mmux_addr_d19
    SLICE_X7Y39.B        Tilo                  0.259   f3_din[3]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y26.ADDRA4  net (fanout=4)        1.512   addr_d<4>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (1.607ns logic, 8.008ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.610ns (Levels of Logic = 4)
  Clock Path Skew:      0.078ns (0.794 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y24.ADDRA6  net (fanout=4)        1.733   addr_d<6>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.610ns (1.818ns logic, 7.792ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.528ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.731 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y22.ADDRA5  net (fanout=4)        1.703   addr_d<5>_3
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.528ns (1.818ns logic, 7.710ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  10.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_15 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 4)
  Clock Path Skew:      0.069ns (0.787 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_15 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_15
    SLICE_X14Y29.A1      net (fanout=4)        1.010   f6_addr[15]
    SLICE_X14Y29.A       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>11
    SLICE_X14Y29.C1      net (fanout=3)        0.545   addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.562ns (1.818ns logic, 7.744ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  10.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.794 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y24.ADDRA6  net (fanout=4)        1.733   addr_d<6>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (1.607ns logic, 7.896ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  10.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.483ns (Levels of Logic = 4)
  Clock Path Skew:      0.078ns (0.794 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y39.B1       net (fanout=18)       2.116   Mmux_addr_d19
    SLICE_X7Y39.B        Tilo                  0.259   f3_din[3]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y24.ADDRA4  net (fanout=4)        1.273   addr_d<4>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.483ns (1.818ns logic, 7.665ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.520ns (1.179 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y37.D3       net (fanout=16)       2.723   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y37.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_12
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_12
    SLICE_X6Y20.C3       net (fanout=1)        1.869   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_12
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X11Y20.A1      net (fanout=1)        1.083   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X11Y20.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/N51
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.622   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.921ns (2.624ns logic, 7.297ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  10.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.731 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y22.ADDRA5  net (fanout=4)        1.703   addr_d<5>_3
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (1.607ns logic, 7.814ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  10.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.731 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y22.ADDRA6  net (fanout=4)        1.488   addr_d<6>_3
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (1.818ns logic, 7.547ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  10.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.376ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.794 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y39.B1       net (fanout=18)       2.116   Mmux_addr_d19
    SLICE_X7Y39.B        Tilo                  0.259   f3_din[3]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y24.ADDRA4  net (fanout=4)        1.273   addr_d<4>_3
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.376ns (1.607ns logic, 7.769ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  10.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.350ns (Levels of Logic = 4)
  Clock Path Skew:      0.076ns (0.699 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y22.A1      net (fanout=11)       1.355   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y22.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y13.B1      net (fanout=18)       1.250   Mmux_addr_d1911
    SLICE_X15Y13.B       Tilo                  0.259   addr_d<13>_1
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y2.ADDRA13  net (fanout=4)        2.193   addr_d<13>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.350ns (1.818ns logic, 7.532ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  10.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.342ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.787 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.CQ      Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_3
    SLICE_X10Y25.B4      net (fanout=16)       0.977   f6_addr[3]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y26.ADDRA6  net (fanout=4)        1.969   addr_d<6>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.342ns (1.818ns logic, 7.524ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 4)
  Clock Path Skew:      0.071ns (0.787 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_11
    SLICE_X14Y29.D1      net (fanout=21)       1.163   f6_addr[11]
    SLICE_X14Y29.D       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X14Y29.C6      net (fanout=1)        0.143   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y38.C4       net (fanout=18)       1.731   Mmux_addr_d19
    SLICE_X7Y38.C        Tilo                  0.259   f6_mems_spi_master/data_q[22]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X0Y26.ADDRA5  net (fanout=4)        2.916   addr_d<5>_3
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (1.818ns logic, 7.495ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.731 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y37.B4      net (fanout=13)       2.077   state_q_FSM_FFd1_6
    SLICE_X13Y37.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y21.C6       net (fanout=7)        2.303   f6_mems_SPI_busy
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y37.A3       net (fanout=18)       1.783   Mmux_addr_d19
    SLICE_X5Y37.A        Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y22.ADDRA6  net (fanout=4)        1.488   addr_d<6>_3
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.607ns logic, 7.651ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  10.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.234ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.731 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X10Y25.B2      net (fanout=20)       1.481   f6_addr[12]
    SLICE_X10Y25.B       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C3      net (fanout=1)        1.253   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X14Y29.C       Tilo                  0.235   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X7Y21.C5       net (fanout=11)       1.542   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X7Y21.C        Tilo                  0.259   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X7Y39.B1       net (fanout=18)       2.116   Mmux_addr_d19
    SLICE_X7Y39.B        Tilo                  0.259   f3_din[3]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y22.ADDRA4  net (fanout=4)        1.024   addr_d<4>_3
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.234ns (1.818ns logic, 7.416ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.705|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 59033 paths, 0 nets, and 11376 connections

Design statistics:
   Minimum period:  10.705ns{1}   (Maximum frequency:  93.414MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 15 09:37:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



