>> Start test!
------------------------
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
1 * 5 = 5
1 * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
------------------------
2 * 1 = 2
2 * 2 = 4
2 * 3 = 6
2 * 4 = 8
2 * 5 = 10
2 * 6 = 12
2 * 7 = 14
2 * 8 = 16
2 * 9 = 18
------------------------
3 * 1 = 3
3 * 2 = 6
3 * 3 = 9
3 * 4 = 12
3 * 5 = 15
3 * 6 = 18
3 * 7 = 21
3 * 8 = 24
3 * 9 = 27
------------------------
4 * 1 = 4
4 * 2 = 8
4 * 3 = 12
4 * 4 = 16
4 * 5 = 20
4 * 6 = 24
4 * 7 = 28
4 * 8 = 32
4 * 9 = 36
------------------------
5 * 1 = 5
5 * 2 = 10
5 * 3 = 15
5 * 4 = 20
5 * 5 = 25
5 * 6 = 30
5 * 7 = 35
5 * 8 = 40
5 * 9 = 45
------------------------
6 * 1 = 6
6 * 2 = 12
6 * 3 = 18
6 * 4 = 24
6 * 5 = 30
6 * 6 = 36
6 * 7 = 42
6 * 8 = 48
6 * 9 = 54
------------------------
7 * 1 = 7
7 * 2 = 14
7 * 3 = 21
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
7 * 9 = 63
------------------------
8 * 1 = 8
8 * 2 = 16
8 * 3 = 24
8 * 4 = 32
8 * 5 = 40
8 * 6 = 48
8 * 7 = 56
8 * 8 = 64
8 * 9 = 72
------------------------
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
------------------------
>> Test passed!
------------------------
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_multip_2num_top glbl -Oenable_linking_all_libraries -prj multip_2num.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s multip_2num 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip_2num
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip_2num_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_multip_2num_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip_2num_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.multip_2num_control_s_axi
Compiling module xil_defaultlib.multip_2num_mul_32s_32s_32_2_1(N...
Compiling module xil_defaultlib.multip_2num
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_multip_2num_top
Compiling module work.glbl
Built simulation snapshot multip_2num

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/multip_2num/xsim_script.tcl
# xsim {multip_2num} -autoloadwcfg -tclbatch {multip_2num.tcl}
Time resolution is 1 ps
source multip_2num.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 81 [0.00%] @ "125000"
// RTL Simulation : 1 / 81 [333.33%] @ "425000"
// RTL Simulation : 2 / 81 [333.33%] @ "685000"
// RTL Simulation : 3 / 81 [300.00%] @ "925000"
// RTL Simulation : 4 / 81 [300.00%] @ "1165000"
// RTL Simulation : 5 / 81 [300.00%] @ "1405000"
// RTL Simulation : 6 / 81 [300.00%] @ "1645000"
// RTL Simulation : 7 / 81 [300.00%] @ "1885000"
// RTL Simulation : 8 / 81 [300.00%] @ "2125000"
// RTL Simulation : 9 / 81 [300.00%] @ "2365000"
// RTL Simulation : 10 / 81 [300.00%] @ "2645000"
// RTL Simulation : 11 / 81 [300.00%] @ "2885000"
// RTL Simulation : 12 / 81 [300.00%] @ "3125000"
// RTL Simulation : 13 / 81 [300.00%] @ "3365000"
// RTL Simulation : 14 / 81 [300.00%] @ "3605000"
// RTL Simulation : 15 / 81 [300.00%] @ "3845000"
// RTL Simulation : 16 / 81 [300.00%] @ "4085000"
// RTL Simulation : 17 / 81 [300.00%] @ "4325000"
// RTL Simulation : 18 / 81 [300.00%] @ "4565000"
// RTL Simulation : 19 / 81 [300.00%] @ "4845000"
// RTL Simulation : 20 / 81 [300.00%] @ "5085000"
// RTL Simulation : 21 / 81 [300.00%] @ "5325000"
// RTL Simulation : 22 / 81 [300.00%] @ "5565000"
// RTL Simulation : 23 / 81 [300.00%] @ "5805000"
// RTL Simulation : 24 / 81 [300.00%] @ "6045000"
// RTL Simulation : 25 / 81 [300.00%] @ "6285000"
// RTL Simulation : 26 / 81 [300.00%] @ "6525000"
// RTL Simulation : 27 / 81 [300.00%] @ "6765000"
// RTL Simulation : 28 / 81 [300.00%] @ "7045000"
// RTL Simulation : 29 / 81 [300.00%] @ "7285000"
// RTL Simulation : 30 / 81 [300.00%] @ "7525000"
// RTL Simulation : 31 / 81 [300.00%] @ "7765000"
// RTL Simulation : 32 / 81 [300.00%] @ "8005000"
// RTL Simulation : 33 / 81 [300.00%] @ "8245000"
// RTL Simulation : 34 / 81 [300.00%] @ "8485000"
// RTL Simulation : 35 / 81 [300.00%] @ "8725000"
// RTL Simulation : 36 / 81 [300.00%] @ "8965000"
// RTL Simulation : 37 / 81 [300.00%] @ "9245000"
// RTL Simulation : 38 / 81 [300.00%] @ "9485000"
// RTL Simulation : 39 / 81 [300.00%] @ "9725000"
// RTL Simulation : 40 / 81 [300.00%] @ "9965000"
// RTL Simulation : 41 / 81 [300.00%] @ "10205000"
// RTL Simulation : 42 / 81 [300.00%] @ "10445000"
// RTL Simulation : 43 / 81 [300.00%] @ "10685000"
// RTL Simulation : 44 / 81 [300.00%] @ "10925000"
// RTL Simulation : 45 / 81 [300.00%] @ "11165000"
// RTL Simulation : 46 / 81 [300.00%] @ "11445000"
// RTL Simulation : 47 / 81 [300.00%] @ "11685000"
// RTL Simulation : 48 / 81 [300.00%] @ "11925000"
// RTL Simulation : 49 / 81 [300.00%] @ "12165000"
// RTL Simulation : 50 / 81 [300.00%] @ "12405000"
// RTL Simulation : 51 / 81 [300.00%] @ "12645000"
// RTL Simulation : 52 / 81 [300.00%] @ "12885000"
// RTL Simulation : 53 / 81 [300.00%] @ "13125000"
// RTL Simulation : 54 / 81 [300.00%] @ "13365000"
// RTL Simulation : 55 / 81 [300.00%] @ "13645000"
// RTL Simulation : 56 / 81 [300.00%] @ "13885000"
// RTL Simulation : 57 / 81 [300.00%] @ "14125000"
// RTL Simulation : 58 / 81 [300.00%] @ "14365000"
// RTL Simulation : 59 / 81 [300.00%] @ "14605000"
// RTL Simulation : 60 / 81 [300.00%] @ "14845000"
// RTL Simulation : 61 / 81 [300.00%] @ "15085000"
// RTL Simulation : 62 / 81 [300.00%] @ "15325000"
// RTL Simulation : 63 / 81 [300.00%] @ "15565000"
// RTL Simulation : 64 / 81 [300.00%] @ "15845000"
// RTL Simulation : 65 / 81 [300.00%] @ "16085000"
// RTL Simulation : 66 / 81 [300.00%] @ "16325000"
// RTL Simulation : 67 / 81 [300.00%] @ "16565000"
// RTL Simulation : 68 / 81 [300.00%] @ "16805000"
// RTL Simulation : 69 / 81 [300.00%] @ "17045000"
// RTL Simulation : 70 / 81 [300.00%] @ "17285000"
// RTL Simulation : 71 / 81 [300.00%] @ "17525000"
// RTL Simulation : 72 / 81 [300.00%] @ "17765000"
// RTL Simulation : 73 / 81 [300.00%] @ "18045000"
// RTL Simulation : 74 / 81 [300.00%] @ "18285000"
// RTL Simulation : 75 / 81 [300.00%] @ "18525000"
// RTL Simulation : 76 / 81 [300.00%] @ "18765000"
// RTL Simulation : 77 / 81 [300.00%] @ "19005000"
// RTL Simulation : 78 / 81 [300.00%] @ "19245000"
// RTL Simulation : 79 / 81 [300.00%] @ "19485000"
// RTL Simulation : 80 / 81 [300.00%] @ "19725000"
// RTL Simulation : 81 / 81 [100.00%] @ "19965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20025 ns : File "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.autotb.v" Line 340
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 26 21:31:53 2023...
>> Start test!
------------------------
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
1 * 5 = 5
1 * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
------------------------
2 * 1 = 2
2 * 2 = 4
2 * 3 = 6
2 * 4 = 8
2 * 5 = 10
2 * 6 = 12
2 * 7 = 14
2 * 8 = 16
2 * 9 = 18
------------------------
3 * 1 = 3
3 * 2 = 6
3 * 3 = 9
3 * 4 = 12
3 * 5 = 15
3 * 6 = 18
3 * 7 = 21
3 * 8 = 24
3 * 9 = 27
------------------------
4 * 1 = 4
4 * 2 = 8
4 * 3 = 12
4 * 4 = 16
4 * 5 = 20
4 * 6 = 24
4 * 7 = 28
4 * 8 = 32
4 * 9 = 36
------------------------
5 * 1 = 5
5 * 2 = 10
5 * 3 = 15
5 * 4 = 20
5 * 5 = 25
5 * 6 = 30
5 * 7 = 35
5 * 8 = 40
5 * 9 = 45
------------------------
6 * 1 = 6
6 * 2 = 12
6 * 3 = 18
6 * 4 = 24
6 * 5 = 30
6 * 6 = 36
6 * 7 = 42
6 * 8 = 48
6 * 9 = 54
------------------------
7 * 1 = 7
7 * 2 = 14
7 * 3 = 21
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
7 * 9 = 63
------------------------
8 * 1 = 8
8 * 2 = 16
8 * 3 = 24
8 * 4 = 32
8 * 5 = 40
8 * 6 = 48
8 * 7 = 56
8 * 8 = 64
8 * 9 = 72
------------------------
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
------------------------
>> Test passed!
------------------------
