MO ddr2_512M16_mig NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig.v vlg4B/ddr2__512_m16__mig.bin 1484045881
MO sync_pulse NULL ../../../../lib/synchro.v vlg75/sync__pulse.bin 1484045881
MO btn_filter NULL ../../../../lib/btn_filter.v vlg3D/btn__filter.bin 1484045881
MO ddr2_512M16_mig_rd_gray_cntr NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v vlg20/ddr2__512_m16__mig__rd__gray__cntr.bin 1484045881
MO ddr2_512M16_mig_s3_dq_iob NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v vlg15/ddr2__512_m16__mig__s3__dq__iob.bin 1484045881
MO ddr2_512M16_mig_s3_dm_iob NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dm_iob.v vlg51/ddr2__512_m16__mig__s3__dm__iob.bin 1484045881
MO ddr2_512M16_mig_controller_iobs_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_iobs_0.v vlg25/ddr2__512_m16__mig__controller__iobs__0.bin 1484045881
MO ddr2_512M16_mig_data_read_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_0.v vlg7A/ddr2__512_m16__mig__data__read__0.bin 1484045881
MO ddr2_512M16_mig_cal_ctl NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_ctl.v vlg18/ddr2__512_m16__mig__cal__ctl.bin 1484045881
MO ddr2_512M16_mig_cal_top NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_top.v vlg2C/ddr2__512_m16__mig__cal__top.bin 1484045881
MO dumo_fifo NULL ../../fifo_ip/dumo_fifo.v vlg30/dumo__fifo.bin 1484045881
MO ddr2_512M16_mig_infrastructure_iobs_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v vlg52/ddr2__512_m16__mig__infrastructure__iobs__0.bin 1484045881
MO debounce NULL ../../../../lib/debounce.v vlg1D/debounce.bin 1484045881
MO picocode NULL ../../../picocode/picocode.v vlg66/picocode.bin 1484045881
MO ddr2_512M16_mig_infrastructure_top NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_top.v vlg1D/ddr2__512_m16__mig__infrastructure__top.bin 1484045881
MO ddr2_512M16_mig_tap_dly NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_tap_dly.v vlg73/ddr2__512_m16__mig__tap__dly.bin 1484045881
MO pcb NULL ../../../src/pcb.v vlg41/pcb.bin 1484045881
MO kcpsm3 NULL ../../../../Picoblaze_verilog/kcpsm3.v vlg19/kcpsm3.bin 1484045881
MO ddr2_512M16_mig_data_path_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_0.v vlg77/ddr2__512_m16__mig__data__path__0.bin 1484045881
MO ddr2_512M16_mig_data_write_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_write_0.v vlg49/ddr2__512_m16__mig__data__write__0.bin 1484045881
MO ddr2_512M16_mig_wr_gray_cntr NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v vlg0F/ddr2__512_m16__mig__wr__gray__cntr.bin 1484045881
MO ddr2_512M16_mig_infrastructure NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure.v vlg7B/ddr2__512_m16__mig__infrastructure.bin 1484045881
MO clock_inter_gen NULL clock_inter_gen.v vlg62/clock__inter__gen.bin 1480209196
MO ddr2_512M16_mig_fifo_1_wr_en_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v vlg73/ddr2__512_m16__mig__fifo__1__wr__en__0.bin 1484045881
MO synchro NULL ../../../../lib/synchro.v vlg4E/synchro.bin 1484045881
MO ddr2_512M16_mig_fifo_0_wr_en_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v vlg12/ddr2__512_m16__mig__fifo__0__wr__en__0.bin 1484045881
MO ddr2_512M16_mig_top_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_top_0.v vlg30/ddr2__512_m16__mig__top__0.bin 1484045881
MO ddr2_mgr NULL ../../../src/ddr2_mgr.v vlg41/ddr2__mgr.bin 1484045881
MO ddr2_512M16_mig_controller_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_0.v vlg75/ddr2__512_m16__mig__controller__0.bin 1484045881
MO ddr2_512M16_mig_clk_dcm NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_clk_dcm.v vlg33/ddr2__512_m16__mig__clk__dcm.bin 1484045881
MO ddr2_512M16_mig_data_path_iobs_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v vlg0F/ddr2__512_m16__mig__data__path__iobs__0.bin 1484045881
MO ddr2_512M16_mig_iobs_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_iobs_0.v vlg62/ddr2__512_m16__mig__iobs__0.bin 1484045881
MO ddr2_512M16_mig_s3_dqs_iob NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v vlg68/ddr2__512_m16__mig__s3__dqs__iob.bin 1484045881
MO picoblaze NULL ../../../src/picoblaze.v vlg19/picoblaze.bin 1484045881
MO ddr2_512M16_mig_dqs_delay NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v vlg44/ddr2__512_m16__mig__dqs__delay.bin 1484045881
MO ddr_mgr_main NULL ../../../src/ddr_mgr_main.v vlg0F/ddr__mgr__main.bin 1484045881
MO ddr2_512M16_mig_data_read_controller_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_controller_0.v vlg21/ddr2__512_m16__mig__data__read__controller__0.bin 1484045881
MO ddr2_512M16_mig_ram8d_1_changed NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_1_changed.v vlg63/ddr2__512_m16__mig__ram8d__1__changed.bin 1484045881
MO ddr2_512M16_mig_ram8d_0 NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0.v vlg79/ddr2__512_m16__mig__ram8d__0.bin 1483110891
MO clock_chipscope_gen NULL clock_chipscope_gen.v vlg56/clock__chipscope__gen.bin 1480033301
MO clock_gen NULL clock_gen.v vlg79/clock__gen.bin 1484045881
MO ddr2_512M16_mig_ram8d_0_changed NULL ../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0_changed.v vlg02/ddr2__512_m16__mig__ram8d__0__changed.bin 1484045881
