@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/ALU_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/ALU_in_pkg/ALU_in_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/ALU_out_pkg/ALU_out_bfm.vinfo
hdl_top.sv
