0 time
1 simulate.instBuf_stall
2 simulate.fabScalar.fs1Ready
3 simulate.fabScalar.fs1Ready_l1
4 simulate.fabScalar.fs2Ready
5 simulate.fabScalar.fs2Ready_l1
6 simulate.fabScalar.decodeReady
7 simulate.fabScalar.instBufferFull
8 simulate.fabScalar.instBufferReady
9 simulate.fabScalar.instBufferReady_l1
10 simulate.fabScalar.renameReady
11 simulate.fabScalar.renameReady_l1
12 simulate.fabScalar.writebkValid0
13 simulate.fabScalar.writebkValid1
14 simulate.fabScalar.writebkValid2
15 simulate.fabScalar.writebkValid3
16 simulate.fabScalar.activeListId0[6:0]
17 simulate.fabScalar.activeListId1[6:0]
18 simulate.fabScalar.activeListId2[6:0]
19 simulate.fabScalar.activeListId3[6:0]
20 simulate.fabScalar.activeListCnt[7:0]
21 simulate.fabScalar.fs1.flush_i
22 simulate.fabScalar.fs1.stall_i
23 simulate.fabScalar.fs1.clk
24 simulate.fabScalar.fs1.reset
25 simulate.fabScalar.fs1.recoverFlag_i
26 simulate.fabScalar.fs1.recoverPC_i[31:0]
27 simulate.fabScalar.fs1.exceptionFlag_i
28 simulate.fabScalar.fs1.exceptionPC_i[31:0]
29 simulate.fabScalar.fs1.flagRecoverID_i
30 simulate.fabScalar.fs1.flagCallID_i
31 simulate.fabScalar.fs1.callPCID_i[31:0]
32 simulate.fabScalar.fs1.flagRtrID_i
33 simulate.fabScalar.fs1.targetAddrID_i[31:0]
34 simulate.fabScalar.fs1.flagRecoverEX_i
35 simulate.fabScalar.fs1.targetAddrEX_i[31:0]
36 simulate.fabScalar.fs1.updatePC_i[31:0]
37 simulate.fabScalar.fs1.updateTargetAddr_i[31:0]
38 simulate.fabScalar.fs1.updateBrType_i[1:0]
39 simulate.fabScalar.fs1.updateDir_i
40 simulate.fabScalar.fs1.updateEn_i
41 simulate.fabScalar.fs1.fs1Ready_o
42 simulate.fabScalar.fs1.instructionBundle_o[255:0]
43 simulate.fabScalar.fs1.pc_o[31:0]
44 simulate.fabScalar.fs1.addrRAS_CP_o[31:0]
45 simulate.fabScalar.fs1.btbHit0_o
46 simulate.fabScalar.fs1.targetAddr0_o[31:0]
47 simulate.fabScalar.fs1.prediction0_o
48 simulate.fabScalar.fs1.btbHit1_o
49 simulate.fabScalar.fs1.targetAddr1_o[31:0]
50 simulate.fabScalar.fs1.prediction1_o
51 simulate.fabScalar.fs1.btbHit2_o
52 simulate.fabScalar.fs1.targetAddr2_o[31:0]
53 simulate.fabScalar.fs1.prediction2_o
54 simulate.fabScalar.fs1.btbHit3_o
55 simulate.fabScalar.fs1.targetAddr3_o[31:0]
56 simulate.fabScalar.fs1.prediction3_o
57 simulate.fabScalar.fs1.wrEnable_i
58 simulate.fabScalar.fs1.wrAddr_i[31:0]
59 simulate.fabScalar.fs1.instBlock_i[255:0]
60 simulate.fabScalar.fs1.miss_o
61 simulate.fabScalar.fs1.missAddr_o[31:0]
62 simulate.fabScalar.fs1.PC[31:0]
63 simulate.fabScalar.fs1.updateBTB
64 simulate.fabScalar.fs1.updateBPB
65 simulate.fabScalar.fs1.prediction0
66 simulate.fabScalar.fs1.prediction1
67 simulate.fabScalar.fs1.prediction2
68 simulate.fabScalar.fs1.prediction3
69 simulate.fabScalar.fs1.btbHit0
70 simulate.fabScalar.fs1.btbHit1
71 simulate.fabScalar.fs1.btbHit2
72 simulate.fabScalar.fs1.btbHit3
73 simulate.fabScalar.fs1.targetAddr0[31:0]
74 simulate.fabScalar.fs1.targetAddr1[31:0]
75 simulate.fabScalar.fs1.targetAddr2[31:0]
76 simulate.fabScalar.fs1.targetAddr3[31:0]
77 simulate.fabScalar.fs1.btbhit0
78 simulate.fabScalar.fs1.btbhit1
79 simulate.fabScalar.fs1.btbhit2
80 simulate.fabScalar.fs1.btbhit3
81 simulate.fabScalar.fs1.pushras
82 simulate.fabScalar.fs1.pushaddr[31:0]
83 simulate.fabScalar.fs1.popras
84 simulate.fabScalar.fs1.addrRAS[31:0]
85 simulate.fabScalar.fs1.addrRAS_CP[31:0]
86 simulate.fabScalar.fs1.btbCtrlType0[1:0]
87 simulate.fabScalar.fs1.btbCtrlType1[1:0]
88 simulate.fabScalar.fs1.btbCtrlType2[1:0]
89 simulate.fabScalar.fs1.btbCtrlType3[1:0]
90 simulate.fabScalar.fs1.miss
91 simulate.fabScalar.fs1.targetAddrID
92 simulate.fabScalar.fs1.nextPC[31:0]
93 simulate.fabScalar.fs1.btb.PC_i[31:0]
94 simulate.fabScalar.fs1.btb.updateEn_i
95 simulate.fabScalar.fs1.btb.updatePC_i[31:0]
96 simulate.fabScalar.fs1.btb.updateTargetAddr_i[31:0]
97 simulate.fabScalar.fs1.btb.updateBrType_i[1:0]
98 simulate.fabScalar.fs1.btb.btbFlush_i
99 simulate.fabScalar.fs1.btb.stall_i
100 simulate.fabScalar.fs1.btb.clk
101 simulate.fabScalar.fs1.btb.reset
102 simulate.fabScalar.fs1.btb.btbHit0_o
103 simulate.fabScalar.fs1.btb.targetAddr0_o[31:0]
104 simulate.fabScalar.fs1.btb.ctrlType0_o[1:0]
105 simulate.fabScalar.fs1.btb.btbHit1_o
106 simulate.fabScalar.fs1.btb.targetAddr1_o[31:0]
107 simulate.fabScalar.fs1.btb.ctrlType1_o[1:0]
108 simulate.fabScalar.fs1.btb.btbHit2_o
109 simulate.fabScalar.fs1.btb.targetAddr2_o[31:0]
110 simulate.fabScalar.fs1.btb.ctrlType2_o[1:0]
111 simulate.fabScalar.fs1.btb.btbHit3_o
112 simulate.fabScalar.fs1.btb.targetAddr3_o[31:0]
113 simulate.fabScalar.fs1.btb.ctrlType3_o[1:0]
114 simulate.fabScalar.fs1.btb.i
115 simulate.fabScalar.fs1.btb.pc0[31:0]
116 simulate.fabScalar.fs1.btb.pc1[31:0]
117 simulate.fabScalar.fs1.btb.pc2[31:0]
118 simulate.fabScalar.fs1.btb.pc3[31:0]
119 simulate.fabScalar.fs1.btb.ram_pc0[31:0]
120 simulate.fabScalar.fs1.btb.ram_pc1[31:0]
121 simulate.fabScalar.fs1.btb.ram_pc2[31:0]
122 simulate.fabScalar.fs1.btb.ram_pc3[31:0]
123 simulate.fabScalar.fs1.btb.pctag0[16:0]
124 simulate.fabScalar.fs1.btb.pctag1[16:0]
125 simulate.fabScalar.fs1.btb.pctag2[16:0]
126 simulate.fabScalar.fs1.btb.pctag3[16:0]
127 simulate.fabScalar.fs1.btb.btbaddr0[9:0]
128 simulate.fabScalar.fs1.btb.btbaddr1[9:0]
129 simulate.fabScalar.fs1.btb.btbaddr2[9:0]
130 simulate.fabScalar.fs1.btb.btbaddr3[9:0]
131 simulate.fabScalar.fs1.btb.ram_btbtag0[16:0]
132 simulate.fabScalar.fs1.btb.ram_btbtag1[16:0]
133 simulate.fabScalar.fs1.btb.ram_btbtag2[16:0]
134 simulate.fabScalar.fs1.btb.ram_btbtag3[16:0]
135 simulate.fabScalar.fs1.btb.ram_btbdata0[34:0]
136 simulate.fabScalar.fs1.btb.ram_btbdata1[34:0]
137 simulate.fabScalar.fs1.btb.ram_btbdata2[34:0]
138 simulate.fabScalar.fs1.btb.ram_btbdata3[34:0]
139 simulate.fabScalar.fs1.btb.btbtag0[16:0]
140 simulate.fabScalar.fs1.btb.btbtag1[16:0]
141 simulate.fabScalar.fs1.btb.btbtag2[16:0]
142 simulate.fabScalar.fs1.btb.btbtag3[16:0]
143 simulate.fabScalar.fs1.btb.btbdata0[34:0]
144 simulate.fabScalar.fs1.btb.btbdata1[34:0]
145 simulate.fabScalar.fs1.btb.btbdata2[34:0]
146 simulate.fabScalar.fs1.btb.btbdata3[34:0]
147 simulate.fabScalar.fs1.btb.pctagupdate[16:0]
148 simulate.fabScalar.fs1.btb.btbaddrupdate[9:0]
149 simulate.fabScalar.fs1.btb.we[3]
150 simulate.fabScalar.fs1.btb.we[2]
151 simulate.fabScalar.fs1.btb.we[1]
152 simulate.fabScalar.fs1.btb.we[0]
153 simulate.fabScalar.fs1.btb.btbHit0Btb
154 simulate.fabScalar.fs1.btb.targetAddr0Btb[31:0]
155 simulate.fabScalar.fs1.btb.brType0Btb[1:0]
156 simulate.fabScalar.fs1.btb.btbHit1Btb
157 simulate.fabScalar.fs1.btb.targetAddr1Btb[31:0]
158 simulate.fabScalar.fs1.btb.brType1Btb[1:0]
159 simulate.fabScalar.fs1.btb.btbHit2Btb
160 simulate.fabScalar.fs1.btb.targetAddr2Btb[31:0]
161 simulate.fabScalar.fs1.btb.brType2Btb[1:0]
162 simulate.fabScalar.fs1.btb.btbHit3Btb
163 simulate.fabScalar.fs1.btb.targetAddr3Btb[31:0]
164 simulate.fabScalar.fs1.btb.brType3Btb[1:0]
165 simulate.fabScalar.fs1.btb.btbTag0.SRAM_DEPTH
166 simulate.fabScalar.fs1.btb.btbTag0.SRAM_INDEX
167 simulate.fabScalar.fs1.btb.btbTag0.SRAM_WIDTH
168 simulate.fabScalar.fs1.btb.btbTag0.addr0_i[9:0]
169 simulate.fabScalar.fs1.btb.btbTag0.addrWr_i[9:0]
170 simulate.fabScalar.fs1.btb.btbTag0.we_i
171 simulate.fabScalar.fs1.btb.btbTag0.clk
172 simulate.fabScalar.fs1.btb.btbTag0.reset
173 simulate.fabScalar.fs1.btb.btbTag0.data_i[16:0]
174 simulate.fabScalar.fs1.btb.btbTag0.data0_o[16:0]
175 simulate.fabScalar.fs1.btb.btbTag0.i
176 simulate.fabScalar.fs1.btb.btbTag1.SRAM_DEPTH
177 simulate.fabScalar.fs1.btb.btbTag1.SRAM_INDEX
178 simulate.fabScalar.fs1.btb.btbTag1.SRAM_WIDTH
179 simulate.fabScalar.fs1.btb.btbTag1.addr0_i[9:0]
180 simulate.fabScalar.fs1.btb.btbTag1.addrWr_i[9:0]
181 simulate.fabScalar.fs1.btb.btbTag1.we_i
182 simulate.fabScalar.fs1.btb.btbTag1.clk
183 simulate.fabScalar.fs1.btb.btbTag1.reset
184 simulate.fabScalar.fs1.btb.btbTag1.data_i[16:0]
185 simulate.fabScalar.fs1.btb.btbTag1.data0_o[16:0]
186 simulate.fabScalar.fs1.btb.btbTag1.i
187 simulate.fabScalar.fs1.btb.btbTag2.SRAM_DEPTH
188 simulate.fabScalar.fs1.btb.btbTag2.SRAM_INDEX
189 simulate.fabScalar.fs1.btb.btbTag2.SRAM_WIDTH
190 simulate.fabScalar.fs1.btb.btbTag2.addr0_i[9:0]
191 simulate.fabScalar.fs1.btb.btbTag2.addrWr_i[9:0]
192 simulate.fabScalar.fs1.btb.btbTag2.we_i
193 simulate.fabScalar.fs1.btb.btbTag2.clk
194 simulate.fabScalar.fs1.btb.btbTag2.reset
195 simulate.fabScalar.fs1.btb.btbTag2.data_i[16:0]
196 simulate.fabScalar.fs1.btb.btbTag2.data0_o[16:0]
197 simulate.fabScalar.fs1.btb.btbTag2.i
198 simulate.fabScalar.fs1.btb.btbTag3.SRAM_DEPTH
199 simulate.fabScalar.fs1.btb.btbTag3.SRAM_INDEX
200 simulate.fabScalar.fs1.btb.btbTag3.SRAM_WIDTH
201 simulate.fabScalar.fs1.btb.btbTag3.addr0_i[9:0]
202 simulate.fabScalar.fs1.btb.btbTag3.addrWr_i[9:0]
203 simulate.fabScalar.fs1.btb.btbTag3.we_i
204 simulate.fabScalar.fs1.btb.btbTag3.clk
205 simulate.fabScalar.fs1.btb.btbTag3.reset
206 simulate.fabScalar.fs1.btb.btbTag3.data_i[16:0]
207 simulate.fabScalar.fs1.btb.btbTag3.data0_o[16:0]
208 simulate.fabScalar.fs1.btb.btbTag3.i
209 simulate.fabScalar.fs1.btb.btbData0.SRAM_DEPTH
210 simulate.fabScalar.fs1.btb.btbData0.SRAM_INDEX
211 simulate.fabScalar.fs1.btb.btbData0.SRAM_WIDTH
212 simulate.fabScalar.fs1.btb.btbData0.addr0_i[9:0]
213 simulate.fabScalar.fs1.btb.btbData0.addrWr_i[9:0]
214 simulate.fabScalar.fs1.btb.btbData0.we_i
215 simulate.fabScalar.fs1.btb.btbData0.clk
216 simulate.fabScalar.fs1.btb.btbData0.reset
217 simulate.fabScalar.fs1.btb.btbData0.data_i[34:0]
218 simulate.fabScalar.fs1.btb.btbData0.data0_o[34:0]
219 simulate.fabScalar.fs1.btb.btbData0.i
220 simulate.fabScalar.fs1.btb.btbData1.SRAM_DEPTH
221 simulate.fabScalar.fs1.btb.btbData1.SRAM_INDEX
222 simulate.fabScalar.fs1.btb.btbData1.SRAM_WIDTH
223 simulate.fabScalar.fs1.btb.btbData1.addr0_i[9:0]
224 simulate.fabScalar.fs1.btb.btbData1.addrWr_i[9:0]
225 simulate.fabScalar.fs1.btb.btbData1.we_i
226 simulate.fabScalar.fs1.btb.btbData1.clk
227 simulate.fabScalar.fs1.btb.btbData1.reset
228 simulate.fabScalar.fs1.btb.btbData1.data_i[34:0]
229 simulate.fabScalar.fs1.btb.btbData1.data0_o[34:0]
230 simulate.fabScalar.fs1.btb.btbData1.i
231 simulate.fabScalar.fs1.btb.btbData2.SRAM_DEPTH
232 simulate.fabScalar.fs1.btb.btbData2.SRAM_INDEX
233 simulate.fabScalar.fs1.btb.btbData2.SRAM_WIDTH
234 simulate.fabScalar.fs1.btb.btbData2.addr0_i[9:0]
235 simulate.fabScalar.fs1.btb.btbData2.addrWr_i[9:0]
236 simulate.fabScalar.fs1.btb.btbData2.we_i
237 simulate.fabScalar.fs1.btb.btbData2.clk
238 simulate.fabScalar.fs1.btb.btbData2.reset
239 simulate.fabScalar.fs1.btb.btbData2.data_i[34:0]
240 simulate.fabScalar.fs1.btb.btbData2.data0_o[34:0]
241 simulate.fabScalar.fs1.btb.btbData2.i
242 simulate.fabScalar.fs1.btb.btbData3.SRAM_DEPTH
243 simulate.fabScalar.fs1.btb.btbData3.SRAM_INDEX
244 simulate.fabScalar.fs1.btb.btbData3.SRAM_WIDTH
245 simulate.fabScalar.fs1.btb.btbData3.addr0_i[9:0]
246 simulate.fabScalar.fs1.btb.btbData3.addrWr_i[9:0]
247 simulate.fabScalar.fs1.btb.btbData3.we_i
248 simulate.fabScalar.fs1.btb.btbData3.clk
249 simulate.fabScalar.fs1.btb.btbData3.reset
250 simulate.fabScalar.fs1.btb.btbData3.data_i[34:0]
251 simulate.fabScalar.fs1.btb.btbData3.data0_o[34:0]
252 simulate.fabScalar.fs1.btb.btbData3.i
253 simulate.fabScalar.fs1.bp.pc_i[31:0]
254 simulate.fabScalar.fs1.bp.updatePC_i[31:0]
255 simulate.fabScalar.fs1.bp.updateDir_i
256 simulate.fabScalar.fs1.bp.updateEn_i
257 simulate.fabScalar.fs1.bp.stall_i
258 simulate.fabScalar.fs1.bp.bpFlush_i
259 simulate.fabScalar.fs1.bp.clk
260 simulate.fabScalar.fs1.bp.reset
261 simulate.fabScalar.fs1.bp.prediction0_o
262 simulate.fabScalar.fs1.bp.prediction1_o
263 simulate.fabScalar.fs1.bp.prediction2_o
264 simulate.fabScalar.fs1.bp.prediction3_o
265 simulate.fabScalar.fs1.bp.addr[15:0]
266 simulate.fabScalar.fs1.bp.rd_index[12:0]
267 simulate.fabScalar.fs1.bp.select_bank
268 simulate.fabScalar.fs1.bp.select_pred[1:0]
269 simulate.fabScalar.fs1.bp.rd_index_even[12:0]
270 simulate.fabScalar.fs1.bp.rd_index_odd[12:0]
271 simulate.fabScalar.fs1.bp.rd_data_even[7:0]
272 simulate.fabScalar.fs1.bp.rd_data_odd[7:0]
273 simulate.fabScalar.fs1.bp.rd_data_first[7:0]
274 simulate.fabScalar.fs1.bp.rd_data_second[7:0]
275 simulate.fabScalar.fs1.bp.cntValue0[1:0]
276 simulate.fabScalar.fs1.bp.cntValue1[1:0]
277 simulate.fabScalar.fs1.bp.cntValue2[1:0]
278 simulate.fabScalar.fs1.bp.cntValue3[1:0]
279 simulate.fabScalar.fs1.bp.addr_upd[15:0]
280 simulate.fabScalar.fs1.bp.rd_index_upd[14:0]
281 simulate.fabScalar.fs1.bp.select_bank_upd
282 simulate.fabScalar.fs1.bp.rd_en_odd
283 simulate.fabScalar.fs1.bp.rd_en_even
284 simulate.fabScalar.fs1.bp.rd_upd_even[1:0]
285 simulate.fabScalar.fs1.bp.rd_upd_odd[1:0]
286 simulate.fabScalar.fs1.bp.rd_upd[1:0]
287 simulate.fabScalar.fs1.bp.wr_en
288 simulate.fabScalar.fs1.bp.wr_index[15:0]
289 simulate.fabScalar.fs1.bp.wr_counter[1:0]
290 simulate.fabScalar.fs1.bp.wr_dir
291 simulate.fabScalar.fs1.bp.wr_index_upd[14:0]
292 simulate.fabScalar.fs1.bp.wr_select_bank
293 simulate.fabScalar.fs1.bp.wr_data[1:0]
294 simulate.fabScalar.fs1.bp.wr_en_odd
295 simulate.fabScalar.fs1.bp.wr_en_even
296 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_DEPTH
297 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_INDEX
298 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_WIDTH
299 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH
300 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH_LOG
301 simulate.fabScalar.fs1.bp.CounterTable_even.re0_i
302 simulate.fabScalar.fs1.bp.CounterTable_even.addr0_i[12:0]
303 simulate.fabScalar.fs1.bp.CounterTable_even.re1_i
304 simulate.fabScalar.fs1.bp.CounterTable_even.addr1_i[14:0]
305 simulate.fabScalar.fs1.bp.CounterTable_even.addrWr_i[14:0]
306 simulate.fabScalar.fs1.bp.CounterTable_even.we_i
307 simulate.fabScalar.fs1.bp.CounterTable_even.clk
308 simulate.fabScalar.fs1.bp.CounterTable_even.reset
309 simulate.fabScalar.fs1.bp.CounterTable_even.data_i[1:0]
310 simulate.fabScalar.fs1.bp.CounterTable_even.data0_o[7:0]
311 simulate.fabScalar.fs1.bp.CounterTable_even.data1_o[1:0]
312 simulate.fabScalar.fs1.bp.CounterTable_even.full_addr0[14:0]
313 simulate.fabScalar.fs1.bp.CounterTable_even.data0[7:0]
314 simulate.fabScalar.fs1.bp.CounterTable_even.i
315 simulate.fabScalar.fs1.bp.CounterTable_even.j
316 simulate.fabScalar.fs1.bp.CounterTable_even.k
317 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_DEPTH
318 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_INDEX
319 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_WIDTH
320 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH
321 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH_LOG
322 simulate.fabScalar.fs1.bp.CounterTable_odd.re0_i
323 simulate.fabScalar.fs1.bp.CounterTable_odd.addr0_i[12:0]
324 simulate.fabScalar.fs1.bp.CounterTable_odd.re1_i
325 simulate.fabScalar.fs1.bp.CounterTable_odd.addr1_i[14:0]
326 simulate.fabScalar.fs1.bp.CounterTable_odd.addrWr_i[14:0]
327 simulate.fabScalar.fs1.bp.CounterTable_odd.we_i
328 simulate.fabScalar.fs1.bp.CounterTable_odd.clk
329 simulate.fabScalar.fs1.bp.CounterTable_odd.reset
330 simulate.fabScalar.fs1.bp.CounterTable_odd.data_i[1:0]
331 simulate.fabScalar.fs1.bp.CounterTable_odd.data0_o[7:0]
332 simulate.fabScalar.fs1.bp.CounterTable_odd.data1_o[1:0]
333 simulate.fabScalar.fs1.bp.CounterTable_odd.full_addr0[14:0]
334 simulate.fabScalar.fs1.bp.CounterTable_odd.data0[7:0]
335 simulate.fabScalar.fs1.bp.CounterTable_odd.i
336 simulate.fabScalar.fs1.bp.CounterTable_odd.j
337 simulate.fabScalar.fs1.bp.CounterTable_odd.k
338 simulate.fabScalar.fs1.ras.clk
339 simulate.fabScalar.fs1.ras.reset
340 simulate.fabScalar.fs1.ras.stall_i
341 simulate.fabScalar.fs1.ras.flushRas_i
342 simulate.fabScalar.fs1.ras.pc_i[31:0]
343 simulate.fabScalar.fs1.ras.flagRecoverID_i
344 simulate.fabScalar.fs1.ras.flagCallID_i
345 simulate.fabScalar.fs1.ras.callPCID_i[31:0]
346 simulate.fabScalar.fs1.ras.flagRtrID_i
347 simulate.fabScalar.fs1.ras.flagRecoverEX_i
348 simulate.fabScalar.fs1.ras.pop_i
349 simulate.fabScalar.fs1.ras.push_i
350 simulate.fabScalar.fs1.ras.pushAddr_i[31:0]
351 simulate.fabScalar.fs1.ras.addrRAS_o[31:0]
352 simulate.fabScalar.fs1.ras.addrRAS_CP_o[31:0]
353 simulate.fabScalar.fs1.ras.stack[31][31:0]
354 simulate.fabScalar.fs1.ras.stack[30][31:0]
355 simulate.fabScalar.fs1.ras.stack[29][31:0]
356 simulate.fabScalar.fs1.ras.stack[28][31:0]
357 simulate.fabScalar.fs1.ras.stack[27][31:0]
358 simulate.fabScalar.fs1.ras.stack[26][31:0]
359 simulate.fabScalar.fs1.ras.stack[25][31:0]
360 simulate.fabScalar.fs1.ras.stack[24][31:0]
361 simulate.fabScalar.fs1.ras.stack[23][31:0]
362 simulate.fabScalar.fs1.ras.stack[22][31:0]
363 simulate.fabScalar.fs1.ras.stack[21][31:0]
364 simulate.fabScalar.fs1.ras.stack[20][31:0]
365 simulate.fabScalar.fs1.ras.stack[19][31:0]
366 simulate.fabScalar.fs1.ras.stack[18][31:0]
367 simulate.fabScalar.fs1.ras.stack[17][31:0]
368 simulate.fabScalar.fs1.ras.stack[16][31:0]
369 simulate.fabScalar.fs1.ras.stack[15][31:0]
370 simulate.fabScalar.fs1.ras.stack[14][31:0]
371 simulate.fabScalar.fs1.ras.stack[13][31:0]
372 simulate.fabScalar.fs1.ras.stack[12][31:0]
373 simulate.fabScalar.fs1.ras.stack[11][31:0]
374 simulate.fabScalar.fs1.ras.stack[10][31:0]
375 simulate.fabScalar.fs1.ras.stack[9][31:0]
376 simulate.fabScalar.fs1.ras.stack[8][31:0]
377 simulate.fabScalar.fs1.ras.stack[7][31:0]
378 simulate.fabScalar.fs1.ras.stack[6][31:0]
379 simulate.fabScalar.fs1.ras.stack[5][31:0]
380 simulate.fabScalar.fs1.ras.stack[4][31:0]
381 simulate.fabScalar.fs1.ras.stack[3][31:0]
382 simulate.fabScalar.fs1.ras.stack[2][31:0]
383 simulate.fabScalar.fs1.ras.stack[1][31:0]
384 simulate.fabScalar.fs1.ras.stack[0][31:0]
385 simulate.fabScalar.fs1.ras.tos[4:0]
386 simulate.fabScalar.fs1.ras.tos_CP[4:0]
387 simulate.fabScalar.fs1.ras.push
388 simulate.fabScalar.fs1.ras.pop
389 simulate.fabScalar.fs1.ras.tos_n[4:0]
390 simulate.fabScalar.fs1.ras.tos_c[4:0]
391 simulate.fabScalar.fs1.ras.UPDATE_RAS.i
392 simulate.fabScalar.fs1.l1icache.clk
393 simulate.fabScalar.fs1.l1icache.reset
394 simulate.fabScalar.fs1.l1icache.addr_i[31:0]
395 simulate.fabScalar.fs1.l1icache.rdEnable_i
396 simulate.fabScalar.fs1.l1icache.wrEnabale_i
397 simulate.fabScalar.fs1.l1icache.wrAddr_i[31:0]
398 simulate.fabScalar.fs1.l1icache.instBlock_i[255:0]
399 simulate.fabScalar.fs1.l1icache.instBundle_o[255:0]
400 simulate.fabScalar.fs1.l1icache.miss_o
401 simulate.fabScalar.fs1.l1icache.missAddr_o[31:0]
402 simulate.fabScalar.fs1.l1icache.opcode0[31:0]
403 simulate.fabScalar.fs1.l1icache.operand0[31:0]
404 simulate.fabScalar.fs1.l1icache.addr0[31:0]
405 simulate.fabScalar.fs1.l1icache.addr0_p[31:0]
406 simulate.fabScalar.fs1.l1icache.opcode1[31:0]
407 simulate.fabScalar.fs1.l1icache.operand1[31:0]
408 simulate.fabScalar.fs1.l1icache.addr1[31:0]
409 simulate.fabScalar.fs1.l1icache.addr1_p[31:0]
410 simulate.fabScalar.fs1.l1icache.opcode2[31:0]
411 simulate.fabScalar.fs1.l1icache.operand2[31:0]
412 simulate.fabScalar.fs1.l1icache.addr2[31:0]
413 simulate.fabScalar.fs1.l1icache.addr2_p[31:0]
414 simulate.fabScalar.fs1.l1icache.opcode3[31:0]
415 simulate.fabScalar.fs1.l1icache.operand3[31:0]
416 simulate.fabScalar.fs1.l1icache.addr3[31:0]
417 simulate.fabScalar.fs1.l1icache.addr3_p[31:0]
418 simulate.fabScalar.fs1.NEXT_PC.pcPlus1[31:0]
419 simulate.fabScalar.fs1.NEXT_PC.check0Branch
420 simulate.fabScalar.fs1.NEXT_PC.check1Branch
421 simulate.fabScalar.fs1.NEXT_PC.check2Branch
422 simulate.fabScalar.fs1.NEXT_PC.check3Branch
423 simulate.fabScalar.fs1fs2.clk
424 simulate.fabScalar.fs1fs2.btbHit0_i
425 simulate.fabScalar.fs1fs2.targetAddr0_i[31:0]
426 simulate.fabScalar.fs1fs2.prediction0_i
427 simulate.fabScalar.fs1fs2.btbHit0_o
428 simulate.fabScalar.fs1fs2.targetAddr0_o[31:0]
429 simulate.fabScalar.fs1fs2.prediction0_o
430 simulate.fabScalar.fs1fs2.btbHit1_i
431 simulate.fabScalar.fs1fs2.targetAddr1_i[31:0]
432 simulate.fabScalar.fs1fs2.prediction1_i
433 simulate.fabScalar.fs1fs2.btbHit1_o
434 simulate.fabScalar.fs1fs2.targetAddr1_o[31:0]
435 simulate.fabScalar.fs1fs2.prediction1_o
436 simulate.fabScalar.fs1fs2.btbHit2_i
437 simulate.fabScalar.fs1fs2.targetAddr2_i[31:0]
438 simulate.fabScalar.fs1fs2.prediction2_i
439 simulate.fabScalar.fs1fs2.btbHit2_o
440 simulate.fabScalar.fs1fs2.targetAddr2_o[31:0]
441 simulate.fabScalar.fs1fs2.prediction2_o
442 simulate.fabScalar.fs1fs2.btbHit3_i
443 simulate.fabScalar.fs1fs2.targetAddr3_i[31:0]
444 simulate.fabScalar.fs1fs2.prediction3_i
445 simulate.fabScalar.fs1fs2.btbHit3_o
446 simulate.fabScalar.fs1fs2.targetAddr3_o[31:0]
447 simulate.fabScalar.fs1fs2.prediction3_o
448 simulate.fabScalar.fs1fs2.reset
449 simulate.fabScalar.fs1fs2.flush_i
450 simulate.fabScalar.fs1fs2.stall_i
451 simulate.fabScalar.fs1fs2.fs1Ready_i
452 simulate.fabScalar.fs1fs2.pc_i[31:0]
453 simulate.fabScalar.fs1fs2.instructionBundle_i[255:0]
454 simulate.fabScalar.fs1fs2.pc_o[31:0]
455 simulate.fabScalar.fs1fs2.instructionBundle_o[255:0]
456 simulate.fabScalar.fs1fs2.fs1Ready_o
457 simulate.fabScalar.fs2.btbHit0_i
458 simulate.fabScalar.fs2.targetAddr0_i[31:0]
459 simulate.fabScalar.fs2.prediction0_i
460 simulate.fabScalar.fs2.instruction0Valid_o
461 simulate.fabScalar.fs2.btbHit1_i
462 simulate.fabScalar.fs2.targetAddr1_i[31:0]
463 simulate.fabScalar.fs2.prediction1_i
464 simulate.fabScalar.fs2.instruction1Valid_o
465 simulate.fabScalar.fs2.btbHit2_i
466 simulate.fabScalar.fs2.targetAddr2_i[31:0]
467 simulate.fabScalar.fs2.prediction2_i
468 simulate.fabScalar.fs2.instruction2Valid_o
469 simulate.fabScalar.fs2.btbHit3_i
470 simulate.fabScalar.fs2.targetAddr3_i[31:0]
471 simulate.fabScalar.fs2.prediction3_i
472 simulate.fabScalar.fs2.instruction3Valid_o
473 simulate.fabScalar.fs2.clk
474 simulate.fabScalar.fs2.reset
475 simulate.fabScalar.fs2.recoverFlag_i
476 simulate.fabScalar.fs2.stall_i
477 simulate.fabScalar.fs2.flush_i
478 simulate.fabScalar.fs2.fs1Ready_i
479 simulate.fabScalar.fs2.pc_i[31:0]
480 simulate.fabScalar.fs2.instructionBundle_i[255:0]
481 simulate.fabScalar.fs2.addrRAS_CP_i[31:0]
482 simulate.fabScalar.fs2.ctiQueueIndex_i[3:0]
483 simulate.fabScalar.fs2.targetAddr_i[31:0]
484 simulate.fabScalar.fs2.branchOutcome_i
485 simulate.fabScalar.fs2.flagRecoverEX_i
486 simulate.fabScalar.fs2.ctrlVerified_i
487 simulate.fabScalar.fs2.commitCti_i[3:0]
488 simulate.fabScalar.fs2.flagRecoverID_o
489 simulate.fabScalar.fs2.targetAddrID_o[31:0]
490 simulate.fabScalar.fs2.flagRtrID_o
491 simulate.fabScalar.fs2.flagCallID_o
492 simulate.fabScalar.fs2.callPCID_o[31:0]
493 simulate.fabScalar.fs2.updatePC_o[31:0]
494 simulate.fabScalar.fs2.updateTargetAddr_o[31:0]
495 simulate.fabScalar.fs2.updateCtrlType_o[1:0]
496 simulate.fabScalar.fs2.updateDir_o
497 simulate.fabScalar.fs2.updateEn_o
498 simulate.fabScalar.fs2.fs2Ready_o
499 simulate.fabScalar.fs2.ctiQueueFull_o
500 simulate.fabScalar.fs2.flagRecover
501 simulate.fabScalar.fs2.flagRtr
502 simulate.fabScalar.fs2.flagCall
503 simulate.fabScalar.fs2.targetAddr[31:0]
504 simulate.fabScalar.fs2.callPC[31:0]
505 simulate.fabScalar.fs2.ctiQueueFull
506 simulate.fabScalar.fs2.pc0[31:0]
507 simulate.fabScalar.fs2.instruction0[63:0]
508 simulate.fabScalar.fs2.opcode0[31:0]
509 simulate.fabScalar.fs2.ctrlType0[1:0]
510 simulate.fabScalar.fs2.targetAddr0[31:0]
511 simulate.fabScalar.fs2.isInst0Ctrl
512 simulate.fabScalar.fs2.isInst0Rtr
513 simulate.fabScalar.fs2.targetAddr0_f[31:0]
514 simulate.fabScalar.fs2.ctiqTag0[3:0]
515 simulate.fabScalar.fs2.pc1[31:0]
516 simulate.fabScalar.fs2.instruction1[63:0]
517 simulate.fabScalar.fs2.opcode1[31:0]
518 simulate.fabScalar.fs2.ctrlType1[1:0]
519 simulate.fabScalar.fs2.targetAddr1[31:0]
520 simulate.fabScalar.fs2.isInst1Ctrl
521 simulate.fabScalar.fs2.isInst1Rtr
522 simulate.fabScalar.fs2.targetAddr1_f[31:0]
523 simulate.fabScalar.fs2.ctiqTag1[3:0]
524 simulate.fabScalar.fs2.pc2[31:0]
525 simulate.fabScalar.fs2.instruction2[63:0]
526 simulate.fabScalar.fs2.opcode2[31:0]
527 simulate.fabScalar.fs2.ctrlType2[1:0]
528 simulate.fabScalar.fs2.targetAddr2[31:0]
529 simulate.fabScalar.fs2.isInst2Ctrl
530 simulate.fabScalar.fs2.isInst2Rtr
531 simulate.fabScalar.fs2.targetAddr2_f[31:0]
532 simulate.fabScalar.fs2.ctiqTag2[3:0]
533 simulate.fabScalar.fs2.pc3[31:0]
534 simulate.fabScalar.fs2.instruction3[63:0]
535 simulate.fabScalar.fs2.opcode3[31:0]
536 simulate.fabScalar.fs2.ctrlType3[1:0]
537 simulate.fabScalar.fs2.targetAddr3[31:0]
538 simulate.fabScalar.fs2.isInst3Ctrl
539 simulate.fabScalar.fs2.isInst3Rtr
540 simulate.fabScalar.fs2.targetAddr3_f[31:0]
541 simulate.fabScalar.fs2.ctiqTag3[3:0]
542 simulate.fabScalar.fs2.ctiQueue.inst0CtrlType_i[1:0]
543 simulate.fabScalar.fs2.ctiQueue.pc0_i[31:0]
544 simulate.fabScalar.fs2.ctiQueue.ctiqTag0_o[3:0]
545 simulate.fabScalar.fs2.ctiQueue.inst1CtrlType_i[1:0]
546 simulate.fabScalar.fs2.ctiQueue.pc1_i[31:0]
547 simulate.fabScalar.fs2.ctiQueue.ctiqTag1_o[3:0]
548 simulate.fabScalar.fs2.ctiQueue.inst2CtrlType_i[1:0]
549 simulate.fabScalar.fs2.ctiQueue.pc2_i[31:0]
550 simulate.fabScalar.fs2.ctiQueue.ctiqTag2_o[3:0]
551 simulate.fabScalar.fs2.ctiQueue.inst3CtrlType_i[1:0]
552 simulate.fabScalar.fs2.ctiQueue.pc3_i[31:0]
553 simulate.fabScalar.fs2.ctiQueue.ctiqTag3_o[3:0]
554 simulate.fabScalar.fs2.ctiQueue.clk
555 simulate.fabScalar.fs2.ctiQueue.reset
556 simulate.fabScalar.fs2.ctiQueue.recoverFlag_i
557 simulate.fabScalar.fs2.ctiQueue.stall_i
558 simulate.fabScalar.fs2.ctiQueue.fs1Ready_i
559 simulate.fabScalar.fs2.ctiQueue.ctiQueueIndex_i[3:0]
560 simulate.fabScalar.fs2.ctiQueue.targetAddr_i[31:0]
561 simulate.fabScalar.fs2.ctiQueue.branchOutcome_i
562 simulate.fabScalar.fs2.ctiQueue.flagRecoverEX_i
563 simulate.fabScalar.fs2.ctiQueue.ctrlVerified_i
564 simulate.fabScalar.fs2.ctiQueue.commitCti_i[3:0]
565 simulate.fabScalar.fs2.ctiQueue.updateEn_o
566 simulate.fabScalar.fs2.ctiQueue.updateDir_o
567 simulate.fabScalar.fs2.ctiQueue.updatePC_o[31:0]
568 simulate.fabScalar.fs2.ctiQueue.updateTarAddr_o[31:0]
569 simulate.fabScalar.fs2.ctiQueue.updateCtrlType_o[1:0]
570 simulate.fabScalar.fs2.ctiQueue.ctiQueueFull_o
571 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[15][33:0]
572 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[14][33:0]
573 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[13][33:0]
574 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[12][33:0]
575 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[11][33:0]
576 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[10][33:0]
577 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[9][33:0]
578 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[8][33:0]
579 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[7][33:0]
580 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[6][33:0]
581 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[5][33:0]
582 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[4][33:0]
583 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[3][33:0]
584 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[2][33:0]
585 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[1][33:0]
586 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[0][33:0]
587 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[15][32:0]
588 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[14][32:0]
589 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[13][32:0]
590 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[12][32:0]
591 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[11][32:0]
592 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[10][32:0]
593 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[9][32:0]
594 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[8][32:0]
595 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[7][32:0]
596 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[6][32:0]
597 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[5][32:0]
598 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[4][32:0]
599 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[3][32:0]
600 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[2][32:0]
601 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[1][32:0]
602 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[0][32:0]
603 simulate.fabScalar.fs2.ctiQueue.ctiqCommitted[15:0]
604 simulate.fabScalar.fs2.ctiQueue.headPtr[3:0]
605 simulate.fabScalar.fs2.ctiQueue.tailPtr[3:0]
606 simulate.fabScalar.fs2.ctiQueue.commitPtr[3:0]
607 simulate.fabScalar.fs2.ctiQueue.ctrlCount[4:0]
608 simulate.fabScalar.fs2.ctiQueue.updateEn
609 simulate.fabScalar.fs2.ctiQueue.updateDir
610 simulate.fabScalar.fs2.ctiQueue.updatePC[31:0]
611 simulate.fabScalar.fs2.ctiQueue.updateTarAddr[31:0]
612 simulate.fabScalar.fs2.ctiQueue.updateCtrlType[1:0]
613 simulate.fabScalar.fs2.ctiQueue.ctiQueueFull
614 simulate.fabScalar.fs2.ctiQueue.ctrlcount_fetchb[2:0]
615 simulate.fabScalar.fs2.ctiQueue.ctrlcount_mispre[4:0]
616 simulate.fabScalar.fs2.ctiQueue.tailPtr_mispre[3:0]
617 simulate.fabScalar.fs2.ctiQueue.commitCnt[3:0]
618 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f0[4:0]
619 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f1[4:0]
620 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f2[4:0]
621 simulate.fabScalar.fs2.ctiQueue.ctiq0Tag[3:0]
622 simulate.fabScalar.fs2.ctiQueue.ctiq1Tag[3:0]
623 simulate.fabScalar.fs2.ctiQueue.ctiq2Tag[3:0]
624 simulate.fabScalar.fs2.ctiQueue.ctiq3Tag[3:0]
625 simulate.fabScalar.fs2.ctiQueue.commitPtr_t0[3:0]
626 simulate.fabScalar.fs2.ctiQueue.commitPtr_t1[3:0]
627 simulate.fabScalar.fs2.ctiQueue.commitPtr_t2[3:0]
628 simulate.fabScalar.fs2.ctiQueue.commitPtr_t3[3:0]
629 simulate.fabScalar.fs2.ctiQueue.tailPtr_t1[3:0]
630 simulate.fabScalar.fs2.ctiQueue.tailPtr_t2[3:0]
631 simulate.fabScalar.fs2.ctiQueue.tailPtr_t3[3:0]
632 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.isWrap
633 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff1[3:0]
634 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff2[3:0]
635 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.cnt[3:0]
636 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.tailPtr_t[3:0]
637 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.headPtr_t[3:0]
638 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag0[3:0]
639 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag1[3:0]
640 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag2[3:0]
641 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag3[3:0]
642 simulate.fabScalar.fs2.ctiQueue.WRITE_CTIQ.i
643 simulate.fabScalar.fs2.preDecode0.pc_i[31:0]
644 simulate.fabScalar.fs2.preDecode0.instruction_i[63:0]
645 simulate.fabScalar.fs2.preDecode0.targetAddr_i[31:0]
646 simulate.fabScalar.fs2.preDecode0.prediction_i
647 simulate.fabScalar.fs2.preDecode0.isInstCtrl_o
648 simulate.fabScalar.fs2.preDecode0.isInstRtr_o
649 simulate.fabScalar.fs2.preDecode0.targetAddr_o[31:0]
650 simulate.fabScalar.fs2.preDecode0.ctrlType_o[1:0]
651 simulate.fabScalar.fs2.preDecode0.opcode[31:0]
652 simulate.fabScalar.fs2.preDecode0.ctrlType[1:0]
653 simulate.fabScalar.fs2.preDecode0.targetAddr[31:0]
654 simulate.fabScalar.fs2.preDecode0.isInstCtrl
655 simulate.fabScalar.fs2.preDecode0.isInstRtr
656 simulate.fabScalar.fs2.preDecode0.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
657 simulate.fabScalar.fs2.preDecode1.pc_i[31:0]
658 simulate.fabScalar.fs2.preDecode1.instruction_i[63:0]
659 simulate.fabScalar.fs2.preDecode1.targetAddr_i[31:0]
660 simulate.fabScalar.fs2.preDecode1.prediction_i
661 simulate.fabScalar.fs2.preDecode1.isInstCtrl_o
662 simulate.fabScalar.fs2.preDecode1.isInstRtr_o
663 simulate.fabScalar.fs2.preDecode1.targetAddr_o[31:0]
664 simulate.fabScalar.fs2.preDecode1.ctrlType_o[1:0]
665 simulate.fabScalar.fs2.preDecode1.opcode[31:0]
666 simulate.fabScalar.fs2.preDecode1.ctrlType[1:0]
667 simulate.fabScalar.fs2.preDecode1.targetAddr[31:0]
668 simulate.fabScalar.fs2.preDecode1.isInstCtrl
669 simulate.fabScalar.fs2.preDecode1.isInstRtr
670 simulate.fabScalar.fs2.preDecode1.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
671 simulate.fabScalar.fs2.preDecode2.pc_i[31:0]
672 simulate.fabScalar.fs2.preDecode2.instruction_i[63:0]
673 simulate.fabScalar.fs2.preDecode2.targetAddr_i[31:0]
674 simulate.fabScalar.fs2.preDecode2.prediction_i
675 simulate.fabScalar.fs2.preDecode2.isInstCtrl_o
676 simulate.fabScalar.fs2.preDecode2.isInstRtr_o
677 simulate.fabScalar.fs2.preDecode2.targetAddr_o[31:0]
678 simulate.fabScalar.fs2.preDecode2.ctrlType_o[1:0]
679 simulate.fabScalar.fs2.preDecode2.opcode[31:0]
680 simulate.fabScalar.fs2.preDecode2.ctrlType[1:0]
681 simulate.fabScalar.fs2.preDecode2.targetAddr[31:0]
682 simulate.fabScalar.fs2.preDecode2.isInstCtrl
683 simulate.fabScalar.fs2.preDecode2.isInstRtr
684 simulate.fabScalar.fs2.preDecode2.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
685 simulate.fabScalar.fs2.preDecode3.pc_i[31:0]
686 simulate.fabScalar.fs2.preDecode3.instruction_i[63:0]
687 simulate.fabScalar.fs2.preDecode3.targetAddr_i[31:0]
688 simulate.fabScalar.fs2.preDecode3.prediction_i
689 simulate.fabScalar.fs2.preDecode3.isInstCtrl_o
690 simulate.fabScalar.fs2.preDecode3.isInstRtr_o
691 simulate.fabScalar.fs2.preDecode3.targetAddr_o[31:0]
692 simulate.fabScalar.fs2.preDecode3.ctrlType_o[1:0]
693 simulate.fabScalar.fs2.preDecode3.opcode[31:0]
694 simulate.fabScalar.fs2.preDecode3.ctrlType[1:0]
695 simulate.fabScalar.fs2.preDecode3.targetAddr[31:0]
696 simulate.fabScalar.fs2.preDecode3.isInstCtrl
697 simulate.fabScalar.fs2.preDecode3.isInstRtr
698 simulate.fabScalar.fs2.preDecode3.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
699 simulate.fabScalar.fs2.VALIDATE_BTB.branchNT[3:0]
700 simulate.fabScalar.fs2.VALIDATE_BTB.check0Branch
701 simulate.fabScalar.fs2.VALIDATE_BTB.inst0Ctrl
702 simulate.fabScalar.fs2.VALIDATE_BTB.check1Branch
703 simulate.fabScalar.fs2.VALIDATE_BTB.inst1Ctrl
704 simulate.fabScalar.fs2.VALIDATE_BTB.check2Branch
705 simulate.fabScalar.fs2.VALIDATE_BTB.inst2Ctrl
706 simulate.fabScalar.fs2.VALIDATE_BTB.check3Branch
707 simulate.fabScalar.fs2.VALIDATE_BTB.inst3Ctrl
708 simulate.fabScalar.fs2dec.clk
709 simulate.fabScalar.fs2dec.instruction0Valid_i
710 simulate.fabScalar.fs2dec.instruction0Valid_o
711 simulate.fabScalar.fs2dec.instruction1Valid_i
712 simulate.fabScalar.fs2dec.instruction1Valid_o
713 simulate.fabScalar.fs2dec.instruction2Valid_i
714 simulate.fabScalar.fs2dec.instruction2Valid_o
715 simulate.fabScalar.fs2dec.instruction3Valid_i
716 simulate.fabScalar.fs2dec.instruction3Valid_o
717 simulate.fabScalar.fs2dec.reset
718 simulate.fabScalar.fs2dec.flush_i
719 simulate.fabScalar.fs2dec.stall_i
720 simulate.fabScalar.fs2dec.updatePC_i[31:0]
721 simulate.fabScalar.fs2dec.updateTargetAddr_i[31:0]
722 simulate.fabScalar.fs2dec.updateCtrlType_i[1:0]
723 simulate.fabScalar.fs2dec.updateDir_i
724 simulate.fabScalar.fs2dec.updateEn_i
725 simulate.fabScalar.fs2dec.fs2Ready_i
726 simulate.fabScalar.fs2dec.updatePC_o[31:0]
727 simulate.fabScalar.fs2dec.updateTargetAddr_o[31:0]
728 simulate.fabScalar.fs2dec.updateCtrlType_o[1:0]
729 simulate.fabScalar.fs2dec.updateDir_o
730 simulate.fabScalar.fs2dec.updateEn_o
731 simulate.fabScalar.fs2dec.fs2Ready_o
732 simulate.fabScalar.decode.reset
733 simulate.fabScalar.decode.clk
734 simulate.fabScalar.decode.fs2Ready_i
735 simulate.fabScalar.decode.decodeReady_o
736 simulate.fabScalar.decode.decode0_PISA.instruction[63:0]
737 simulate.fabScalar.decode.decode0_PISA.pc[31:0]
738 simulate.fabScalar.decode.decode0_PISA.preTargetAddr[31:0]
739 simulate.fabScalar.decode.decode0_PISA.ctiTag[3:0]
740 simulate.fabScalar.decode.decode0_PISA.preBranchDir
741 simulate.fabScalar.decode.decode0_PISA.opcode[31:0]
742 simulate.fabScalar.decode.decode0_PISA.valid_0
743 simulate.fabScalar.decode.decode0_PISA.opcode_0[31:0]
744 simulate.fabScalar.decode.decode0_PISA.instLogical1_0[6:0]
745 simulate.fabScalar.decode.decode0_PISA.instLogical2_0[6:0]
746 simulate.fabScalar.decode.decode0_PISA.instDest_0[6:0]
747 simulate.fabScalar.decode.decode0_PISA.instSrcHL_0[1:0]
748 simulate.fabScalar.decode.decode0_PISA.instDestHL_0[1:0]
749 simulate.fabScalar.decode.decode0_PISA.instImmediate_0[16:0]
750 simulate.fabScalar.decode.decode0_PISA.instTarget_0[31:0]
751 simulate.fabScalar.decode.decode0_PISA.instFU_0[1:0]
752 simulate.fabScalar.decode.decode0_PISA.instldstSize_0[1:0]
753 simulate.fabScalar.decode.decode0_PISA.instLoad_0
754 simulate.fabScalar.decode.decode0_PISA.instStore_0
755 simulate.fabScalar.decode.decode0_PISA.instbranch_0
756 simulate.fabScalar.decode.decode0_PISA.valid_1
757 simulate.fabScalar.decode.decode0_PISA.opcode_1[31:0]
758 simulate.fabScalar.decode.decode0_PISA.instLogical1_1[6:0]
759 simulate.fabScalar.decode.decode0_PISA.instLogical2_1[6:0]
760 simulate.fabScalar.decode.decode0_PISA.instDest_1[6:0]
761 simulate.fabScalar.decode.decode0_PISA.instSrcHL_1[1:0]
762 simulate.fabScalar.decode.decode0_PISA.instDestHL_1[1:0]
763 simulate.fabScalar.decode.decode0_PISA.instImmediate_1[16:0]
764 simulate.fabScalar.decode.decode0_PISA.instTarget_1[31:0]
765 simulate.fabScalar.decode.decode0_PISA.instFU_1[1:0]
766 simulate.fabScalar.decode.decode0_PISA.instldstSize_1[1:0]
767 simulate.fabScalar.decode.decode0_PISA.instLoad_1
768 simulate.fabScalar.decode.decode0_PISA.instStore_1
769 simulate.fabScalar.decode.decode0_PISA.instbranch_1
770 simulate.fabScalar.decode.decode1_PISA.instruction[63:0]
771 simulate.fabScalar.decode.decode1_PISA.pc[31:0]
772 simulate.fabScalar.decode.decode1_PISA.preTargetAddr[31:0]
773 simulate.fabScalar.decode.decode1_PISA.ctiTag[3:0]
774 simulate.fabScalar.decode.decode1_PISA.preBranchDir
775 simulate.fabScalar.decode.decode1_PISA.opcode[31:0]
776 simulate.fabScalar.decode.decode1_PISA.valid_0
777 simulate.fabScalar.decode.decode1_PISA.opcode_0[31:0]
778 simulate.fabScalar.decode.decode1_PISA.instLogical1_0[6:0]
779 simulate.fabScalar.decode.decode1_PISA.instLogical2_0[6:0]
780 simulate.fabScalar.decode.decode1_PISA.instDest_0[6:0]
781 simulate.fabScalar.decode.decode1_PISA.instSrcHL_0[1:0]
782 simulate.fabScalar.decode.decode1_PISA.instDestHL_0[1:0]
783 simulate.fabScalar.decode.decode1_PISA.instImmediate_0[16:0]
784 simulate.fabScalar.decode.decode1_PISA.instTarget_0[31:0]
785 simulate.fabScalar.decode.decode1_PISA.instFU_0[1:0]
786 simulate.fabScalar.decode.decode1_PISA.instldstSize_0[1:0]
787 simulate.fabScalar.decode.decode1_PISA.instLoad_0
788 simulate.fabScalar.decode.decode1_PISA.instStore_0
789 simulate.fabScalar.decode.decode1_PISA.instbranch_0
790 simulate.fabScalar.decode.decode1_PISA.valid_1
791 simulate.fabScalar.decode.decode1_PISA.opcode_1[31:0]
792 simulate.fabScalar.decode.decode1_PISA.instLogical1_1[6:0]
793 simulate.fabScalar.decode.decode1_PISA.instLogical2_1[6:0]
794 simulate.fabScalar.decode.decode1_PISA.instDest_1[6:0]
795 simulate.fabScalar.decode.decode1_PISA.instSrcHL_1[1:0]
796 simulate.fabScalar.decode.decode1_PISA.instDestHL_1[1:0]
797 simulate.fabScalar.decode.decode1_PISA.instImmediate_1[16:0]
798 simulate.fabScalar.decode.decode1_PISA.instTarget_1[31:0]
799 simulate.fabScalar.decode.decode1_PISA.instFU_1[1:0]
800 simulate.fabScalar.decode.decode1_PISA.instldstSize_1[1:0]
801 simulate.fabScalar.decode.decode1_PISA.instLoad_1
802 simulate.fabScalar.decode.decode1_PISA.instStore_1
803 simulate.fabScalar.decode.decode1_PISA.instbranch_1
804 simulate.fabScalar.decode.decode2_PISA.instruction[63:0]
805 simulate.fabScalar.decode.decode2_PISA.pc[31:0]
806 simulate.fabScalar.decode.decode2_PISA.preTargetAddr[31:0]
807 simulate.fabScalar.decode.decode2_PISA.ctiTag[3:0]
808 simulate.fabScalar.decode.decode2_PISA.preBranchDir
809 simulate.fabScalar.decode.decode2_PISA.opcode[31:0]
810 simulate.fabScalar.decode.decode2_PISA.valid_0
811 simulate.fabScalar.decode.decode2_PISA.opcode_0[31:0]
812 simulate.fabScalar.decode.decode2_PISA.instLogical1_0[6:0]
813 simulate.fabScalar.decode.decode2_PISA.instLogical2_0[6:0]
814 simulate.fabScalar.decode.decode2_PISA.instDest_0[6:0]
815 simulate.fabScalar.decode.decode2_PISA.instSrcHL_0[1:0]
816 simulate.fabScalar.decode.decode2_PISA.instDestHL_0[1:0]
817 simulate.fabScalar.decode.decode2_PISA.instImmediate_0[16:0]
818 simulate.fabScalar.decode.decode2_PISA.instTarget_0[31:0]
819 simulate.fabScalar.decode.decode2_PISA.instFU_0[1:0]
820 simulate.fabScalar.decode.decode2_PISA.instldstSize_0[1:0]
821 simulate.fabScalar.decode.decode2_PISA.instLoad_0
822 simulate.fabScalar.decode.decode2_PISA.instStore_0
823 simulate.fabScalar.decode.decode2_PISA.instbranch_0
824 simulate.fabScalar.decode.decode2_PISA.valid_1
825 simulate.fabScalar.decode.decode2_PISA.opcode_1[31:0]
826 simulate.fabScalar.decode.decode2_PISA.instLogical1_1[6:0]
827 simulate.fabScalar.decode.decode2_PISA.instLogical2_1[6:0]
828 simulate.fabScalar.decode.decode2_PISA.instDest_1[6:0]
829 simulate.fabScalar.decode.decode2_PISA.instSrcHL_1[1:0]
830 simulate.fabScalar.decode.decode2_PISA.instDestHL_1[1:0]
831 simulate.fabScalar.decode.decode2_PISA.instImmediate_1[16:0]
832 simulate.fabScalar.decode.decode2_PISA.instTarget_1[31:0]
833 simulate.fabScalar.decode.decode2_PISA.instFU_1[1:0]
834 simulate.fabScalar.decode.decode2_PISA.instldstSize_1[1:0]
835 simulate.fabScalar.decode.decode2_PISA.instLoad_1
836 simulate.fabScalar.decode.decode2_PISA.instStore_1
837 simulate.fabScalar.decode.decode2_PISA.instbranch_1
838 simulate.fabScalar.decode.SHIFTING_DECODED_INST.index
839 simulate.fabScalar.decode.SHIFTING_DECODED_INST.i
840 simulate.fabScalar.instBuf.clk
841 simulate.fabScalar.instBuf.reset
842 simulate.fabScalar.instBuf.flush_i
843 simulate.fabScalar.instBuf.stall_i
844 simulate.fabScalar.instBuf.decodeReady_i
845 simulate.fabScalar.instBuf.stallFetch_o
846 simulate.fabScalar.instBuf.instBufferReady_o
847 simulate.fabScalar.instBuf.branchCount_o[2:0]
848 simulate.fabScalar.instBuf.headPtr[4:0]
849 simulate.fabScalar.instBuf.tailPtr[4:0]
850 simulate.fabScalar.instBuf.instCount[5:0]
851 simulate.fabScalar.instBuf.i
852 simulate.fabScalar.instBuf.instcnt_f[5:0]
853 simulate.fabScalar.instBuf.readAddr0[4:0]
854 simulate.fabScalar.instBuf.readAddr1[4:0]
855 simulate.fabScalar.instBuf.readAddr2[4:0]
856 simulate.fabScalar.instBuf.readAddr3[4:0]
857 simulate.fabScalar.instBuf.writeAddr0[4:0]
858 simulate.fabScalar.instBuf.writeAddr1[4:0]
859 simulate.fabScalar.instBuf.writeAddr2[4:0]
860 simulate.fabScalar.instBuf.writeAddr3[4:0]
861 simulate.fabScalar.instBuf.writeAddr4[4:0]
862 simulate.fabScalar.instBuf.writeAddr5[4:0]
863 simulate.fabScalar.instBuf.writeAddr6[4:0]
864 simulate.fabScalar.instBuf.writeAddr7[4:0]
865 simulate.fabScalar.instBuf.writeEnable0
866 simulate.fabScalar.instBuf.writeEnable1
867 simulate.fabScalar.instBuf.writeEnable2
868 simulate.fabScalar.instBuf.writeEnable3
869 simulate.fabScalar.instBuf.writeEnable4
870 simulate.fabScalar.instBuf.writeEnable5
871 simulate.fabScalar.instBuf.writeEnable6
872 simulate.fabScalar.instBuf.writeEnable7
873 simulate.fabScalar.instBuf.stallFetch
874 simulate.fabScalar.instBuf.inst0Branch
875 simulate.fabScalar.instBuf.inst1Branch
876 simulate.fabScalar.instBuf.inst2Branch
877 simulate.fabScalar.instBuf.inst3Branch
878 simulate.fabScalar.instBuf.instBuffer.SRAM_DEPTH
879 simulate.fabScalar.instBuf.instBuffer.SRAM_INDEX
880 simulate.fabScalar.instBuf.instBuffer.SRAM_WIDTH
881 simulate.fabScalar.instBuf.instBuffer.clk
882 simulate.fabScalar.instBuf.instBuffer.reset
883 simulate.fabScalar.instBuf.instBuffer.addr0_i[4:0]
884 simulate.fabScalar.instBuf.instBuffer.addr1_i[4:0]
885 simulate.fabScalar.instBuf.instBuffer.addr2_i[4:0]
886 simulate.fabScalar.instBuf.instBuffer.addr3_i[4:0]
887 simulate.fabScalar.instBuf.instBuffer.addr0wr_i[4:0]
888 simulate.fabScalar.instBuf.instBuffer.addr1wr_i[4:0]
889 simulate.fabScalar.instBuf.instBuffer.addr2wr_i[4:0]
890 simulate.fabScalar.instBuf.instBuffer.addr3wr_i[4:0]
891 simulate.fabScalar.instBuf.instBuffer.addr4wr_i[4:0]
892 simulate.fabScalar.instBuf.instBuffer.addr5wr_i[4:0]
893 simulate.fabScalar.instBuf.instBuffer.addr6wr_i[4:0]
894 simulate.fabScalar.instBuf.instBuffer.addr7wr_i[4:0]
895 simulate.fabScalar.instBuf.instBuffer.we0_i
896 simulate.fabScalar.instBuf.instBuffer.we1_i
897 simulate.fabScalar.instBuf.instBuffer.we2_i
898 simulate.fabScalar.instBuf.instBuffer.we3_i
899 simulate.fabScalar.instBuf.instBuffer.we4_i
900 simulate.fabScalar.instBuf.instBuffer.we5_i
901 simulate.fabScalar.instBuf.instBuffer.we6_i
902 simulate.fabScalar.instBuf.instBuffer.we7_i
903 simulate.fabScalar.instBuf.instBuffer.data0wr_i[125:0]
904 simulate.fabScalar.instBuf.instBuffer.data1wr_i[125:0]
905 simulate.fabScalar.instBuf.instBuffer.data2wr_i[125:0]
906 simulate.fabScalar.instBuf.instBuffer.data3wr_i[125:0]
907 simulate.fabScalar.instBuf.instBuffer.data4wr_i[125:0]
908 simulate.fabScalar.instBuf.instBuffer.data5wr_i[125:0]
909 simulate.fabScalar.instBuf.instBuffer.data6wr_i[125:0]
910 simulate.fabScalar.instBuf.instBuffer.data7wr_i[125:0]
911 simulate.fabScalar.instBuf.instBuffer.data0_o[125:0]
912 simulate.fabScalar.instBuf.instBuffer.data1_o[125:0]
913 simulate.fabScalar.instBuf.instBuffer.data2_o[125:0]
914 simulate.fabScalar.instBuf.instBuffer.data3_o[125:0]
915 simulate.fabScalar.instBuf.instBuffer.i
916 simulate.fabScalar.instBuf.UPDATE_INST_COUNT.instcnt_1[5:0]
917 simulate.fabScalar.instBufRen.reset
918 simulate.fabScalar.instBufRen.clk
919 simulate.fabScalar.instBufRen.flush_i
920 simulate.fabScalar.instBufRen.stall_i
921 simulate.fabScalar.instBufRen.instBufferReady_i
922 simulate.fabScalar.instBufRen.branchCount_i[2:0]
923 simulate.fabScalar.instBufRen.instBufferReady_o
924 simulate.fabScalar.instBufRen.branchCount_o[2:0]
925 simulate.fabScalar.rename.clk
926 simulate.fabScalar.rename.reset
927 simulate.fabScalar.rename.stall_i
928 simulate.fabScalar.rename.flagRecoverEX_i
929 simulate.fabScalar.rename.ctrlVerified_i
930 simulate.fabScalar.rename.ctrlVerifiedSMTid_i[1:0]
931 simulate.fabScalar.rename.decodeReady_i
932 simulate.fabScalar.rename.branchCount_i[2:0]
933 simulate.fabScalar.rename.commitValid0_i
934 simulate.fabScalar.rename.commitReg0_i[6:0]
935 simulate.fabScalar.rename.commitValid1_i
936 simulate.fabScalar.rename.commitReg1_i[6:0]
937 simulate.fabScalar.rename.commitValid2_i
938 simulate.fabScalar.rename.commitReg2_i[6:0]
939 simulate.fabScalar.rename.commitValid3_i
940 simulate.fabScalar.rename.commitReg3_i[6:0]
941 simulate.fabScalar.rename.recoverFlag_i
942 simulate.fabScalar.rename.recoverDest0_i[5]
943 simulate.fabScalar.rename.recoverDest0_i[4]
944 simulate.fabScalar.rename.recoverDest0_i[3]
945 simulate.fabScalar.rename.recoverDest0_i[2]
946 simulate.fabScalar.rename.recoverDest0_i[1]
947 simulate.fabScalar.rename.recoverDest0_i[0]
948 simulate.fabScalar.rename.recoverDest1_i[5]
949 simulate.fabScalar.rename.recoverDest1_i[4]
950 simulate.fabScalar.rename.recoverDest1_i[3]
951 simulate.fabScalar.rename.recoverDest1_i[2]
952 simulate.fabScalar.rename.recoverDest1_i[1]
953 simulate.fabScalar.rename.recoverDest1_i[0]
954 simulate.fabScalar.rename.recoverDest2_i[5]
955 simulate.fabScalar.rename.recoverDest2_i[4]
956 simulate.fabScalar.rename.recoverDest2_i[3]
957 simulate.fabScalar.rename.recoverDest2_i[2]
958 simulate.fabScalar.rename.recoverDest2_i[1]
959 simulate.fabScalar.rename.recoverDest2_i[0]
960 simulate.fabScalar.rename.recoverDest3_i[5]
961 simulate.fabScalar.rename.recoverDest3_i[4]
962 simulate.fabScalar.rename.recoverDest3_i[3]
963 simulate.fabScalar.rename.recoverDest3_i[2]
964 simulate.fabScalar.rename.recoverDest3_i[1]
965 simulate.fabScalar.rename.recoverDest3_i[0]
966 simulate.fabScalar.rename.recoverMap0_i[6]
967 simulate.fabScalar.rename.recoverMap0_i[5]
968 simulate.fabScalar.rename.recoverMap0_i[4]
969 simulate.fabScalar.rename.recoverMap0_i[3]
970 simulate.fabScalar.rename.recoverMap0_i[2]
971 simulate.fabScalar.rename.recoverMap0_i[1]
972 simulate.fabScalar.rename.recoverMap0_i[0]
973 simulate.fabScalar.rename.recoverMap1_i[6]
974 simulate.fabScalar.rename.recoverMap1_i[5]
975 simulate.fabScalar.rename.recoverMap1_i[4]
976 simulate.fabScalar.rename.recoverMap1_i[3]
977 simulate.fabScalar.rename.recoverMap1_i[2]
978 simulate.fabScalar.rename.recoverMap1_i[1]
979 simulate.fabScalar.rename.recoverMap1_i[0]
980 simulate.fabScalar.rename.recoverMap2_i[6]
981 simulate.fabScalar.rename.recoverMap2_i[5]
982 simulate.fabScalar.rename.recoverMap2_i[4]
983 simulate.fabScalar.rename.recoverMap2_i[3]
984 simulate.fabScalar.rename.recoverMap2_i[2]
985 simulate.fabScalar.rename.recoverMap2_i[1]
986 simulate.fabScalar.rename.recoverMap2_i[0]
987 simulate.fabScalar.rename.recoverMap3_i[6]
988 simulate.fabScalar.rename.recoverMap3_i[5]
989 simulate.fabScalar.rename.recoverMap3_i[4]
990 simulate.fabScalar.rename.recoverMap3_i[3]
991 simulate.fabScalar.rename.recoverMap3_i[2]
992 simulate.fabScalar.rename.recoverMap3_i[1]
993 simulate.fabScalar.rename.recoverMap3_i[0]
994 simulate.fabScalar.rename.noFreeSMT_o
995 simulate.fabScalar.rename.freeListEmpty_o
996 simulate.fabScalar.rename.renameReady_o
997 simulate.fabScalar.rename.src0logical1[6:0]
998 simulate.fabScalar.rename.src0logical2[6:0]
999 simulate.fabScalar.rename.inst0Dest[6:0]
1000 simulate.fabScalar.rename.inst0branch
1001 simulate.fabScalar.rename.src1logical1[6:0]
1002 simulate.fabScalar.rename.src1logical2[6:0]
1003 simulate.fabScalar.rename.inst1Dest[6:0]
1004 simulate.fabScalar.rename.inst1branch
1005 simulate.fabScalar.rename.src2logical1[6:0]
1006 simulate.fabScalar.rename.src2logical2[6:0]
1007 simulate.fabScalar.rename.inst2Dest[6:0]
1008 simulate.fabScalar.rename.inst2branch
1009 simulate.fabScalar.rename.src3logical1[6:0]
1010 simulate.fabScalar.rename.src3logical2[6:0]
1011 simulate.fabScalar.rename.inst3Dest[6:0]
1012 simulate.fabScalar.rename.inst3branch
1013 simulate.fabScalar.rename.reqFreeReg0
1014 simulate.fabScalar.rename.reqFreeReg1
1015 simulate.fabScalar.rename.reqFreeReg2
1016 simulate.fabScalar.rename.reqFreeReg3
1017 simulate.fabScalar.rename.noFreeSMT
1018 simulate.fabScalar.rename.freeListEmpty
1019 simulate.fabScalar.rename.src0rmt1[7:0]
1020 simulate.fabScalar.rename.src0rmt2[7:0]
1021 simulate.fabScalar.rename.dest0PhyMap[7:0]
1022 simulate.fabScalar.rename.old0PhyMap[7:0]
1023 simulate.fabScalar.rename.src1rmt1[7:0]
1024 simulate.fabScalar.rename.src1rmt2[7:0]
1025 simulate.fabScalar.rename.dest1PhyMap[7:0]
1026 simulate.fabScalar.rename.old1PhyMap[7:0]
1027 simulate.fabScalar.rename.src2rmt1[7:0]
1028 simulate.fabScalar.rename.src2rmt2[7:0]
1029 simulate.fabScalar.rename.dest2PhyMap[7:0]
1030 simulate.fabScalar.rename.old2PhyMap[7:0]
1031 simulate.fabScalar.rename.src3rmt1[7:0]
1032 simulate.fabScalar.rename.src3rmt2[7:0]
1033 simulate.fabScalar.rename.dest3PhyMap[7:0]
1034 simulate.fabScalar.rename.old3PhyMap[7:0]
1035 simulate.fabScalar.rename.id0SMT[1:0]
1036 simulate.fabScalar.rename.id1SMT[1:0]
1037 simulate.fabScalar.rename.id2SMT[1:0]
1038 simulate.fabScalar.rename.id3SMT[1:0]
1039 simulate.fabScalar.rename.branch0Mask[3:0]
1040 simulate.fabScalar.rename.branch1Mask[3:0]
1041 simulate.fabScalar.rename.branch2Mask[3:0]
1042 simulate.fabScalar.rename.branch3Mask[3:0]
1043 simulate.fabScalar.rename.freeReg0[7:0]
1044 simulate.fabScalar.rename.freeReg1[7:0]
1045 simulate.fabScalar.rename.freeReg2[7:0]
1046 simulate.fabScalar.rename.freeReg3[7:0]
1047 simulate.fabScalar.rename.freeListHead[5:0]
1048 simulate.fabScalar.rename.freeListHeadCp[5:0]
1049 simulate.fabScalar.rename.renamedPkt0[144:0]
1050 simulate.fabScalar.rename.renamedPkt1[144:0]
1051 simulate.fabScalar.rename.renamedPkt2[144:0]
1052 simulate.fabScalar.rename.renamedPkt3[144:0]
1053 simulate.fabScalar.rename.checkPointedRMT
1054 simulate.fabScalar.rename.specfreelist.clk
1055 simulate.fabScalar.rename.specfreelist.stall_i
1056 simulate.fabScalar.rename.specfreelist.reset
1057 simulate.fabScalar.rename.specfreelist.recoverFlag_i
1058 simulate.fabScalar.rename.specfreelist.flagRecoverEX_i
1059 simulate.fabScalar.rename.specfreelist.ctrlVerified_i
1060 simulate.fabScalar.rename.specfreelist.freeListHeadCp_i[5:0]
1061 simulate.fabScalar.rename.specfreelist.reqFreeReg0_i
1062 simulate.fabScalar.rename.specfreelist.reqFreeReg1_i
1063 simulate.fabScalar.rename.specfreelist.reqFreeReg2_i
1064 simulate.fabScalar.rename.specfreelist.reqFreeReg3_i
1065 simulate.fabScalar.rename.specfreelist.commitValid0_i
1066 simulate.fabScalar.rename.specfreelist.commitReg0_i[6:0]
1067 simulate.fabScalar.rename.specfreelist.commitValid1_i
1068 simulate.fabScalar.rename.specfreelist.commitReg1_i[6:0]
1069 simulate.fabScalar.rename.specfreelist.commitValid2_i
1070 simulate.fabScalar.rename.specfreelist.commitReg2_i[6:0]
1071 simulate.fabScalar.rename.specfreelist.commitValid3_i
1072 simulate.fabScalar.rename.specfreelist.commitReg3_i[6:0]
1073 simulate.fabScalar.rename.specfreelist.freeListHead_o[5:0]
1074 simulate.fabScalar.rename.specfreelist.freeReg0_o[7:0]
1075 simulate.fabScalar.rename.specfreelist.freeReg1_o[7:0]
1076 simulate.fabScalar.rename.specfreelist.freeReg2_o[7:0]
1077 simulate.fabScalar.rename.specfreelist.freeReg3_o[7:0]
1078 simulate.fabScalar.rename.specfreelist.freeListEmpty_o
1079 simulate.fabScalar.rename.specfreelist.freeListHead[5:0]
1080 simulate.fabScalar.rename.specfreelist.freeListTail[5:0]
1081 simulate.fabScalar.rename.specfreelist.freeListCnt[6:0]
1082 simulate.fabScalar.rename.specfreelist.freeListEmpty
1083 simulate.fabScalar.rename.specfreelist.reqFreeReg0
1084 simulate.fabScalar.rename.specfreelist.reqFreeReg1
1085 simulate.fabScalar.rename.specfreelist.reqFreeReg2
1086 simulate.fabScalar.rename.specfreelist.reqFreeReg3
1087 simulate.fabScalar.rename.specfreelist.popNumber[3:0]
1088 simulate.fabScalar.rename.specfreelist.pushNumber[3:0]
1089 simulate.fabScalar.rename.specfreelist.freelistcnt[6:0]
1090 simulate.fabScalar.rename.specfreelist.freelistcntCp[6:0]
1091 simulate.fabScalar.rename.specfreelist.freeListHead_t[5:0]
1092 simulate.fabScalar.rename.specfreelist.freeListTail_t[5:0]
1093 simulate.fabScalar.rename.specfreelist.readAddr0[5:0]
1094 simulate.fabScalar.rename.specfreelist.readAddr1[5:0]
1095 simulate.fabScalar.rename.specfreelist.readAddr2[5:0]
1096 simulate.fabScalar.rename.specfreelist.readAddr3[5:0]
1097 simulate.fabScalar.rename.specfreelist.freeReg0[7]
1098 simulate.fabScalar.rename.specfreelist.freeReg0[6]
1099 simulate.fabScalar.rename.specfreelist.freeReg0[5]
1100 simulate.fabScalar.rename.specfreelist.freeReg0[4]
1101 simulate.fabScalar.rename.specfreelist.freeReg0[3]
1102 simulate.fabScalar.rename.specfreelist.freeReg0[2]
1103 simulate.fabScalar.rename.specfreelist.freeReg0[1]
1104 simulate.fabScalar.rename.specfreelist.freeReg0[0]
1105 simulate.fabScalar.rename.specfreelist.freeReg1[7]
1106 simulate.fabScalar.rename.specfreelist.freeReg1[6]
1107 simulate.fabScalar.rename.specfreelist.freeReg1[5]
1108 simulate.fabScalar.rename.specfreelist.freeReg1[4]
1109 simulate.fabScalar.rename.specfreelist.freeReg1[3]
1110 simulate.fabScalar.rename.specfreelist.freeReg1[2]
1111 simulate.fabScalar.rename.specfreelist.freeReg1[1]
1112 simulate.fabScalar.rename.specfreelist.freeReg1[0]
1113 simulate.fabScalar.rename.specfreelist.freeReg2[7]
1114 simulate.fabScalar.rename.specfreelist.freeReg2[6]
1115 simulate.fabScalar.rename.specfreelist.freeReg2[5]
1116 simulate.fabScalar.rename.specfreelist.freeReg2[4]
1117 simulate.fabScalar.rename.specfreelist.freeReg2[3]
1118 simulate.fabScalar.rename.specfreelist.freeReg2[2]
1119 simulate.fabScalar.rename.specfreelist.freeReg2[1]
1120 simulate.fabScalar.rename.specfreelist.freeReg2[0]
1121 simulate.fabScalar.rename.specfreelist.freeReg3[7]
1122 simulate.fabScalar.rename.specfreelist.freeReg3[6]
1123 simulate.fabScalar.rename.specfreelist.freeReg3[5]
1124 simulate.fabScalar.rename.specfreelist.freeReg3[4]
1125 simulate.fabScalar.rename.specfreelist.freeReg3[3]
1126 simulate.fabScalar.rename.specfreelist.freeReg3[2]
1127 simulate.fabScalar.rename.specfreelist.freeReg3[1]
1128 simulate.fabScalar.rename.specfreelist.freeReg3[0]
1129 simulate.fabScalar.rename.specfreelist.writeAddr0[5:0]
1130 simulate.fabScalar.rename.specfreelist.writeAddr1[5:0]
1131 simulate.fabScalar.rename.specfreelist.writeAddr2[5:0]
1132 simulate.fabScalar.rename.specfreelist.writeAddr3[5:0]
1133 simulate.fabScalar.rename.specfreelist.writeEn0
1134 simulate.fabScalar.rename.specfreelist.addr0wr[5:0]
1135 simulate.fabScalar.rename.specfreelist.data0wr[7:0]
1136 simulate.fabScalar.rename.specfreelist.writeEn1
1137 simulate.fabScalar.rename.specfreelist.addr1wr[5:0]
1138 simulate.fabScalar.rename.specfreelist.data1wr[7:0]
1139 simulate.fabScalar.rename.specfreelist.writeEn2
1140 simulate.fabScalar.rename.specfreelist.addr2wr[5:0]
1141 simulate.fabScalar.rename.specfreelist.data2wr[7:0]
1142 simulate.fabScalar.rename.specfreelist.writeEn3
1143 simulate.fabScalar.rename.specfreelist.addr3wr[5:0]
1144 simulate.fabScalar.rename.specfreelist.data3wr[7:0]
1145 simulate.fabScalar.rename.specfreelist.i
1146 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_DEPTH
1147 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_INDEX
1148 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_WIDTH
1149 simulate.fabScalar.rename.specfreelist.FREE_LIST.clk
1150 simulate.fabScalar.rename.specfreelist.FREE_LIST.reset
1151 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0_i[5:0]
1152 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1_i[5:0]
1153 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2_i[5:0]
1154 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3_i[5:0]
1155 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0wr_i[5:0]
1156 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1wr_i[5:0]
1157 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2wr_i[5:0]
1158 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3wr_i[5:0]
1159 simulate.fabScalar.rename.specfreelist.FREE_LIST.we0_i
1160 simulate.fabScalar.rename.specfreelist.FREE_LIST.we1_i
1161 simulate.fabScalar.rename.specfreelist.FREE_LIST.we2_i
1162 simulate.fabScalar.rename.specfreelist.FREE_LIST.we3_i
1163 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0wr_i[6:0]
1164 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1wr_i[6:0]
1165 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2wr_i[6:0]
1166 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3wr_i[6:0]
1167 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[6]
1168 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[5]
1169 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[4]
1170 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[3]
1171 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[2]
1172 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[1]
1173 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[0]
1174 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[6]
1175 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[5]
1176 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[4]
1177 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[3]
1178 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[2]
1179 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[1]
1180 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[0]
1181 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[6]
1182 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[5]
1183 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[4]
1184 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[3]
1185 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[2]
1186 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[1]
1187 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[0]
1188 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[6]
1189 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[5]
1190 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[4]
1191 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[3]
1192 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[2]
1193 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[1]
1194 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[0]
1195 simulate.fabScalar.rename.specfreelist.FREE_LIST.i
1196 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr1_f[6:0]
1197 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr2_f[6:0]
1198 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr3_f[6:0]
1199 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr1_f[6:0]
1200 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr2_f[6:0]
1201 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr3_f[6:0]
1202 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.isWrap_fl
1203 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff1_fl[6:0]
1204 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff2_fl[6:0]
1205 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisthead[6:0]
1206 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisttail[6:0]
1207 simulate.fabScalar.rename.RMT.clk
1208 simulate.fabScalar.rename.RMT.reset
1209 simulate.fabScalar.rename.RMT.stall_i
1210 simulate.fabScalar.rename.RMT.src0logical1_i[6:0]
1211 simulate.fabScalar.rename.RMT.src0logical2_i[6:0]
1212 simulate.fabScalar.rename.RMT.inst0Dest_i[6:0]
1213 simulate.fabScalar.rename.RMT.src1logical1_i[6:0]
1214 simulate.fabScalar.rename.RMT.src1logical2_i[6:0]
1215 simulate.fabScalar.rename.RMT.inst1Dest_i[6:0]
1216 simulate.fabScalar.rename.RMT.src2logical1_i[6:0]
1217 simulate.fabScalar.rename.RMT.src2logical2_i[6:0]
1218 simulate.fabScalar.rename.RMT.inst2Dest_i[6:0]
1219 simulate.fabScalar.rename.RMT.src3logical1_i[6:0]
1220 simulate.fabScalar.rename.RMT.src3logical2_i[6:0]
1221 simulate.fabScalar.rename.RMT.inst3Dest_i[6:0]
1222 simulate.fabScalar.rename.RMT.flagRecoverEX_i
1223 simulate.fabScalar.rename.RMT.dest0Physical_i[7:0]
1224 simulate.fabScalar.rename.RMT.dest1Physical_i[7:0]
1225 simulate.fabScalar.rename.RMT.dest2Physical_i[7:0]
1226 simulate.fabScalar.rename.RMT.dest3Physical_i[7:0]
1227 simulate.fabScalar.rename.RMT.recoverFlag_i
1228 simulate.fabScalar.rename.RMT.recoverDest0_i[5]
1229 simulate.fabScalar.rename.RMT.recoverDest0_i[4]
1230 simulate.fabScalar.rename.RMT.recoverDest0_i[3]
1231 simulate.fabScalar.rename.RMT.recoverDest0_i[2]
1232 simulate.fabScalar.rename.RMT.recoverDest0_i[1]
1233 simulate.fabScalar.rename.RMT.recoverDest0_i[0]
1234 simulate.fabScalar.rename.RMT.recoverDest1_i[5]
1235 simulate.fabScalar.rename.RMT.recoverDest1_i[4]
1236 simulate.fabScalar.rename.RMT.recoverDest1_i[3]
1237 simulate.fabScalar.rename.RMT.recoverDest1_i[2]
1238 simulate.fabScalar.rename.RMT.recoverDest1_i[1]
1239 simulate.fabScalar.rename.RMT.recoverDest1_i[0]
1240 simulate.fabScalar.rename.RMT.recoverDest2_i[5]
1241 simulate.fabScalar.rename.RMT.recoverDest2_i[4]
1242 simulate.fabScalar.rename.RMT.recoverDest2_i[3]
1243 simulate.fabScalar.rename.RMT.recoverDest2_i[2]
1244 simulate.fabScalar.rename.RMT.recoverDest2_i[1]
1245 simulate.fabScalar.rename.RMT.recoverDest2_i[0]
1246 simulate.fabScalar.rename.RMT.recoverDest3_i[5]
1247 simulate.fabScalar.rename.RMT.recoverDest3_i[4]
1248 simulate.fabScalar.rename.RMT.recoverDest3_i[3]
1249 simulate.fabScalar.rename.RMT.recoverDest3_i[2]
1250 simulate.fabScalar.rename.RMT.recoverDest3_i[1]
1251 simulate.fabScalar.rename.RMT.recoverDest3_i[0]
1252 simulate.fabScalar.rename.RMT.recoverMap0_i[6]
1253 simulate.fabScalar.rename.RMT.recoverMap0_i[5]
1254 simulate.fabScalar.rename.RMT.recoverMap0_i[4]
1255 simulate.fabScalar.rename.RMT.recoverMap0_i[3]
1256 simulate.fabScalar.rename.RMT.recoverMap0_i[2]
1257 simulate.fabScalar.rename.RMT.recoverMap0_i[1]
1258 simulate.fabScalar.rename.RMT.recoverMap0_i[0]
1259 simulate.fabScalar.rename.RMT.recoverMap1_i[6]
1260 simulate.fabScalar.rename.RMT.recoverMap1_i[5]
1261 simulate.fabScalar.rename.RMT.recoverMap1_i[4]
1262 simulate.fabScalar.rename.RMT.recoverMap1_i[3]
1263 simulate.fabScalar.rename.RMT.recoverMap1_i[2]
1264 simulate.fabScalar.rename.RMT.recoverMap1_i[1]
1265 simulate.fabScalar.rename.RMT.recoverMap1_i[0]
1266 simulate.fabScalar.rename.RMT.recoverMap2_i[6]
1267 simulate.fabScalar.rename.RMT.recoverMap2_i[5]
1268 simulate.fabScalar.rename.RMT.recoverMap2_i[4]
1269 simulate.fabScalar.rename.RMT.recoverMap2_i[3]
1270 simulate.fabScalar.rename.RMT.recoverMap2_i[2]
1271 simulate.fabScalar.rename.RMT.recoverMap2_i[1]
1272 simulate.fabScalar.rename.RMT.recoverMap2_i[0]
1273 simulate.fabScalar.rename.RMT.recoverMap3_i[6]
1274 simulate.fabScalar.rename.RMT.recoverMap3_i[5]
1275 simulate.fabScalar.rename.RMT.recoverMap3_i[4]
1276 simulate.fabScalar.rename.RMT.recoverMap3_i[3]
1277 simulate.fabScalar.rename.RMT.recoverMap3_i[2]
1278 simulate.fabScalar.rename.RMT.recoverMap3_i[1]
1279 simulate.fabScalar.rename.RMT.recoverMap3_i[0]
1280 simulate.fabScalar.rename.RMT.src0rmt1_o[7:0]
1281 simulate.fabScalar.rename.RMT.src0rmt2_o[7:0]
1282 simulate.fabScalar.rename.RMT.dest0PhyMap_o[7:0]
1283 simulate.fabScalar.rename.RMT.old0PhyMap_o[7:0]
1284 simulate.fabScalar.rename.RMT.src1rmt1_o[7:0]
1285 simulate.fabScalar.rename.RMT.src1rmt2_o[7:0]
1286 simulate.fabScalar.rename.RMT.dest1PhyMap_o[7:0]
1287 simulate.fabScalar.rename.RMT.old1PhyMap_o[7:0]
1288 simulate.fabScalar.rename.RMT.src2rmt1_o[7:0]
1289 simulate.fabScalar.rename.RMT.src2rmt2_o[7:0]
1290 simulate.fabScalar.rename.RMT.dest2PhyMap_o[7:0]
1291 simulate.fabScalar.rename.RMT.old2PhyMap_o[7:0]
1292 simulate.fabScalar.rename.RMT.src3rmt1_o[7:0]
1293 simulate.fabScalar.rename.RMT.src3rmt2_o[7:0]
1294 simulate.fabScalar.rename.RMT.dest3PhyMap_o[7:0]
1295 simulate.fabScalar.rename.RMT.old3PhyMap_o[7:0]
1296 simulate.fabScalar.rename.RMT.RMT[33][6:0]
1297 simulate.fabScalar.rename.RMT.RMT[32][6:0]
1298 simulate.fabScalar.rename.RMT.RMT[31][6:0]
1299 simulate.fabScalar.rename.RMT.RMT[30][6:0]
1300 simulate.fabScalar.rename.RMT.RMT[29][6:0]
1301 simulate.fabScalar.rename.RMT.RMT[28][6:0]
1302 simulate.fabScalar.rename.RMT.RMT[27][6:0]
1303 simulate.fabScalar.rename.RMT.RMT[26][6:0]
1304 simulate.fabScalar.rename.RMT.RMT[25][6:0]
1305 simulate.fabScalar.rename.RMT.RMT[24][6:0]
1306 simulate.fabScalar.rename.RMT.RMT[23][6:0]
1307 simulate.fabScalar.rename.RMT.RMT[22][6:0]
1308 simulate.fabScalar.rename.RMT.RMT[21][6:0]
1309 simulate.fabScalar.rename.RMT.RMT[20][6:0]
1310 simulate.fabScalar.rename.RMT.RMT[19][6:0]
1311 simulate.fabScalar.rename.RMT.RMT[18][6:0]
1312 simulate.fabScalar.rename.RMT.RMT[17][6:0]
1313 simulate.fabScalar.rename.RMT.RMT[16][6:0]
1314 simulate.fabScalar.rename.RMT.RMT[15][6:0]
1315 simulate.fabScalar.rename.RMT.RMT[14][6:0]
1316 simulate.fabScalar.rename.RMT.RMT[13][6:0]
1317 simulate.fabScalar.rename.RMT.RMT[12][6:0]
1318 simulate.fabScalar.rename.RMT.RMT[11][6:0]
1319 simulate.fabScalar.rename.RMT.RMT[10][6:0]
1320 simulate.fabScalar.rename.RMT.RMT[9][6:0]
1321 simulate.fabScalar.rename.RMT.RMT[8][6:0]
1322 simulate.fabScalar.rename.RMT.RMT[7][6:0]
1323 simulate.fabScalar.rename.RMT.RMT[6][6:0]
1324 simulate.fabScalar.rename.RMT.RMT[5][6:0]
1325 simulate.fabScalar.rename.RMT.RMT[4][6:0]
1326 simulate.fabScalar.rename.RMT.RMT[3][6:0]
1327 simulate.fabScalar.rename.RMT.RMT[2][6:0]
1328 simulate.fabScalar.rename.RMT.RMT[1][6:0]
1329 simulate.fabScalar.rename.RMT.RMT[0][6:0]
1330 simulate.fabScalar.rename.RMT.dest0Physical[7:0]
1331 simulate.fabScalar.rename.RMT.dest1Physical[7:0]
1332 simulate.fabScalar.rename.RMT.dest2Physical[7:0]
1333 simulate.fabScalar.rename.RMT.dest3Physical[7:0]
1334 simulate.fabScalar.rename.RMT.dontWrite0RMT
1335 simulate.fabScalar.rename.RMT.dontWrite1RMT
1336 simulate.fabScalar.rename.RMT.dontWrite2RMT
1337 simulate.fabScalar.rename.RMT.writeEn0
1338 simulate.fabScalar.rename.RMT.writeEn1
1339 simulate.fabScalar.rename.RMT.writeEn2
1340 simulate.fabScalar.rename.RMT.writeEn3
1341 simulate.fabScalar.rename.RMT.src0physical1_r[6:0]
1342 simulate.fabScalar.rename.RMT.src0physical2_r[6:0]
1343 simulate.fabScalar.rename.RMT.src1physical1_r[6:0]
1344 simulate.fabScalar.rename.RMT.src1physical2_r[6:0]
1345 simulate.fabScalar.rename.RMT.src2physical1_r[6:0]
1346 simulate.fabScalar.rename.RMT.src2physical2_r[6:0]
1347 simulate.fabScalar.rename.RMT.src3physical1_r[6:0]
1348 simulate.fabScalar.rename.RMT.src3physical2_r[6:0]
1349 simulate.fabScalar.rename.RMT.src0physical1[7:0]
1350 simulate.fabScalar.rename.RMT.src0physical2[7:0]
1351 simulate.fabScalar.rename.RMT.src1physical1[7:0]
1352 simulate.fabScalar.rename.RMT.src1physical2[7:0]
1353 simulate.fabScalar.rename.RMT.src1physical1F[7:0]
1354 simulate.fabScalar.rename.RMT.src1physical2F[7:0]
1355 simulate.fabScalar.rename.RMT.src2physical1[7:0]
1356 simulate.fabScalar.rename.RMT.src2physical2[7:0]
1357 simulate.fabScalar.rename.RMT.src2physical1F0[7:0]
1358 simulate.fabScalar.rename.RMT.src2physical1F1[7:0]
1359 simulate.fabScalar.rename.RMT.src2physical2F0[7:0]
1360 simulate.fabScalar.rename.RMT.src2physical2F1[7:0]
1361 simulate.fabScalar.rename.RMT.src3physical1[7:0]
1362 simulate.fabScalar.rename.RMT.src3physical2[7:0]
1363 simulate.fabScalar.rename.RMT.src3physical1F0[7:0]
1364 simulate.fabScalar.rename.RMT.src3physical1F1[7:0]
1365 simulate.fabScalar.rename.RMT.src3physical1F2[7:0]
1366 simulate.fabScalar.rename.RMT.src3physical2F0[7:0]
1367 simulate.fabScalar.rename.RMT.src3physical2F1[7:0]
1368 simulate.fabScalar.rename.RMT.src3physical2F2[7:0]
1369 simulate.fabScalar.rename.RMT.RenameMap.SRAM_DEPTH
1370 simulate.fabScalar.rename.RMT.RenameMap.SRAM_INDEX
1371 simulate.fabScalar.rename.RMT.RenameMap.SRAM_WIDTH
1372 simulate.fabScalar.rename.RMT.RenameMap.clk
1373 simulate.fabScalar.rename.RMT.RenameMap.reset
1374 simulate.fabScalar.rename.RMT.RenameMap.addr0_i[5:0]
1375 simulate.fabScalar.rename.RMT.RenameMap.addr1_i[5:0]
1376 simulate.fabScalar.rename.RMT.RenameMap.addr2_i[5:0]
1377 simulate.fabScalar.rename.RMT.RenameMap.addr3_i[5:0]
1378 simulate.fabScalar.rename.RMT.RenameMap.addr4_i[5:0]
1379 simulate.fabScalar.rename.RMT.RenameMap.addr5_i[5:0]
1380 simulate.fabScalar.rename.RMT.RenameMap.addr6_i[5:0]
1381 simulate.fabScalar.rename.RMT.RenameMap.addr7_i[5:0]
1382 simulate.fabScalar.rename.RMT.RenameMap.addr0wr_i[5:0]
1383 simulate.fabScalar.rename.RMT.RenameMap.addr1wr_i[5:0]
1384 simulate.fabScalar.rename.RMT.RenameMap.addr2wr_i[5:0]
1385 simulate.fabScalar.rename.RMT.RenameMap.addr3wr_i[5:0]
1386 simulate.fabScalar.rename.RMT.RenameMap.we0_i
1387 simulate.fabScalar.rename.RMT.RenameMap.we1_i
1388 simulate.fabScalar.rename.RMT.RenameMap.we2_i
1389 simulate.fabScalar.rename.RMT.RenameMap.we3_i
1390 simulate.fabScalar.rename.RMT.RenameMap.data0wr_i[6:0]
1391 simulate.fabScalar.rename.RMT.RenameMap.data1wr_i[6:0]
1392 simulate.fabScalar.rename.RMT.RenameMap.data2wr_i[6:0]
1393 simulate.fabScalar.rename.RMT.RenameMap.data3wr_i[6:0]
1394 simulate.fabScalar.rename.RMT.RenameMap.data0_o[6:0]
1395 simulate.fabScalar.rename.RMT.RenameMap.data1_o[6:0]
1396 simulate.fabScalar.rename.RMT.RenameMap.data2_o[6:0]
1397 simulate.fabScalar.rename.RMT.RenameMap.data3_o[6:0]
1398 simulate.fabScalar.rename.RMT.RenameMap.data4_o[6:0]
1399 simulate.fabScalar.rename.RMT.RenameMap.data5_o[6:0]
1400 simulate.fabScalar.rename.RMT.RenameMap.data6_o[6:0]
1401 simulate.fabScalar.rename.RMT.RenameMap.data7_o[6:0]
1402 simulate.fabScalar.rename.RMT.RenameMap.i
1403 simulate.fabScalar.rename.RMT.RMT_UPDATE.i
1404 simulate.fabScalar.rename.PACKET_FORMATION.inst0fu[1:0]
1405 simulate.fabScalar.rename.PACKET_FORMATION.inst0ldstSize[1:0]
1406 simulate.fabScalar.rename.PACKET_FORMATION.inst0immediate[16:0]
1407 simulate.fabScalar.rename.PACKET_FORMATION.inst0load
1408 simulate.fabScalar.rename.PACKET_FORMATION.inst0store
1409 simulate.fabScalar.rename.PACKET_FORMATION.inst0branch
1410 simulate.fabScalar.rename.PACKET_FORMATION.inst1fu[1:0]
1411 simulate.fabScalar.rename.PACKET_FORMATION.inst1ldstSize[1:0]
1412 simulate.fabScalar.rename.PACKET_FORMATION.inst1immediate[16:0]
1413 simulate.fabScalar.rename.PACKET_FORMATION.inst1load
1414 simulate.fabScalar.rename.PACKET_FORMATION.inst1store
1415 simulate.fabScalar.rename.PACKET_FORMATION.inst1branch
1416 simulate.fabScalar.rename.PACKET_FORMATION.inst2fu[1:0]
1417 simulate.fabScalar.rename.PACKET_FORMATION.inst2ldstSize[1:0]
1418 simulate.fabScalar.rename.PACKET_FORMATION.inst2immediate[16:0]
1419 simulate.fabScalar.rename.PACKET_FORMATION.inst2load
1420 simulate.fabScalar.rename.PACKET_FORMATION.inst2store
1421 simulate.fabScalar.rename.PACKET_FORMATION.inst2branch
1422 simulate.fabScalar.rename.PACKET_FORMATION.inst3fu[1:0]
1423 simulate.fabScalar.rename.PACKET_FORMATION.inst3ldstSize[1:0]
1424 simulate.fabScalar.rename.PACKET_FORMATION.inst3immediate[16:0]
1425 simulate.fabScalar.rename.PACKET_FORMATION.inst3load
1426 simulate.fabScalar.rename.PACKET_FORMATION.inst3store
1427 simulate.fabScalar.rename.PACKET_FORMATION.inst3branch
1428 simulate.fabScalar.renDis.renameReady_i
1429 simulate.fabScalar.renDis.renameReady_o
1430 simulate.fabScalar.dispatch.clk
1431 simulate.fabScalar.dispatch.reset
1432 simulate.fabScalar.dispatch.stall_i
1433 simulate.fabScalar.dispatch.renameReady_i
1434 simulate.fabScalar.dispatch.flagRecoverEX_i
1435 simulate.fabScalar.dispatch.ctrlVerified_i
1436 simulate.fabScalar.dispatch.ctrlVerifiedSMTid_i[1:0]
1437 simulate.fabScalar.dispatch.loadQueueCnt_i[5:0]
1438 simulate.fabScalar.dispatch.storeQueueCnt_i[5:0]
1439 simulate.fabScalar.dispatch.issueQueueCnt_i[5:0]
1440 simulate.fabScalar.dispatch.activeListCnt_i[7:0]
1441 simulate.fabScalar.dispatch.updatedBranchMask0_o[3:0]
1442 simulate.fabScalar.dispatch.updatedBranchMask1_o[3:0]
1443 simulate.fabScalar.dispatch.updatedBranchMask2_o[3:0]
1444 simulate.fabScalar.dispatch.updatedBranchMask3_o[3:0]
1445 simulate.fabScalar.dispatch.backEndReady_o
1446 simulate.fabScalar.dispatch.stallfrontEnd_o
1447 simulate.fabScalar.dispatch.inst0Load
1448 simulate.fabScalar.dispatch.inst0Store
1449 simulate.fabScalar.dispatch.inst1Load
1450 simulate.fabScalar.dispatch.inst1Store
1451 simulate.fabScalar.dispatch.inst2Load
1452 simulate.fabScalar.dispatch.inst2Store
1453 simulate.fabScalar.dispatch.inst3Load
1454 simulate.fabScalar.dispatch.inst3Store
1455 simulate.fabScalar.dispatch.loadCnt[2:0]
1456 simulate.fabScalar.dispatch.storeCnt[2:0]
1457 simulate.fabScalar.dispatch.stall0
1458 simulate.fabScalar.dispatch.stall1
1459 simulate.fabScalar.dispatch.stall2
1460 simulate.fabScalar.dispatch.stall3
1461 simulate.fabScalar.dispatch.stall4
1462 simulate.fabScalar.dispatch.branch0mask[3:0]
1463 simulate.fabScalar.dispatch.branch1mask[3:0]
1464 simulate.fabScalar.dispatch.branch2mask[3:0]
1465 simulate.fabScalar.dispatch.branch3mask[3:0]
1466 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.i
1467 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch0mask_t[3:0]
1468 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch1mask_t[3:0]
1469 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch2mask_t[3:0]
1470 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch3mask_t[3:0]
1471 simulate.fabScalar.issueq.clk
1472 simulate.fabScalar.issueq.reset
1473 simulate.fabScalar.issueq.backEndReady_i
1474 simulate.fabScalar.issueq.inst0ALid_i[6:0]
1475 simulate.fabScalar.issueq.inst1ALid_i[6:0]
1476 simulate.fabScalar.issueq.inst2ALid_i[6:0]
1477 simulate.fabScalar.issueq.inst3ALid_i[6:0]
1478 simulate.fabScalar.issueq.lsqId0_i[4:0]
1479 simulate.fabScalar.issueq.lsqId1_i[4:0]
1480 simulate.fabScalar.issueq.lsqId2_i[4:0]
1481 simulate.fabScalar.issueq.lsqId3_i[4:0]
1482 simulate.fabScalar.issueq.phyRegRdy_i[95:0]
1483 simulate.fabScalar.issueq.rsr3Tag_i[7]
1484 simulate.fabScalar.issueq.rsr3Tag_i[6]
1485 simulate.fabScalar.issueq.rsr3Tag_i[5]
1486 simulate.fabScalar.issueq.rsr3Tag_i[4]
1487 simulate.fabScalar.issueq.rsr3Tag_i[3]
1488 simulate.fabScalar.issueq.rsr3Tag_i[2]
1489 simulate.fabScalar.issueq.rsr3Tag_i[1]
1490 simulate.fabScalar.issueq.rsr3Tag_i[0]
1491 simulate.fabScalar.issueq.ctrlVerified_i
1492 simulate.fabScalar.issueq.ctrlMispredict_i
1493 simulate.fabScalar.issueq.ctrlSMTid_i[1:0]
1494 simulate.fabScalar.issueq.cntInstIssueQ_o[5:0]
1495 simulate.fabScalar.issueq.rsr0Tag_o[6:0]
1496 simulate.fabScalar.issueq.rsr0TagValid_o
1497 simulate.fabScalar.issueq.rsr1Tag_o[6:0]
1498 simulate.fabScalar.issueq.rsr1TagValid_o
1499 simulate.fabScalar.issueq.rsr2Tag_o[6:0]
1500 simulate.fabScalar.issueq.rsr2TagValid_o
1501 simulate.fabScalar.issueq.grantedValid0_o
1502 simulate.fabScalar.issueq.grantedValid1_o
1503 simulate.fabScalar.issueq.grantedValid2_o
1504 simulate.fabScalar.issueq.grantedValid3_o
1505 simulate.fabScalar.issueq.SRC0_REG_VALID[31:0]
1506 simulate.fabScalar.issueq.SRC1_REG_VALID[31:0]
1507 simulate.fabScalar.issueq.ISSUEQ_FU[31][1:0]
1508 simulate.fabScalar.issueq.ISSUEQ_FU[30][1:0]
1509 simulate.fabScalar.issueq.ISSUEQ_FU[29][1:0]
1510 simulate.fabScalar.issueq.ISSUEQ_FU[28][1:0]
1511 simulate.fabScalar.issueq.ISSUEQ_FU[27][1:0]
1512 simulate.fabScalar.issueq.ISSUEQ_FU[26][1:0]
1513 simulate.fabScalar.issueq.ISSUEQ_FU[25][1:0]
1514 simulate.fabScalar.issueq.ISSUEQ_FU[24][1:0]
1515 simulate.fabScalar.issueq.ISSUEQ_FU[23][1:0]
1516 simulate.fabScalar.issueq.ISSUEQ_FU[22][1:0]
1517 simulate.fabScalar.issueq.ISSUEQ_FU[21][1:0]
1518 simulate.fabScalar.issueq.ISSUEQ_FU[20][1:0]
1519 simulate.fabScalar.issueq.ISSUEQ_FU[19][1:0]
1520 simulate.fabScalar.issueq.ISSUEQ_FU[18][1:0]
1521 simulate.fabScalar.issueq.ISSUEQ_FU[17][1:0]
1522 simulate.fabScalar.issueq.ISSUEQ_FU[16][1:0]
1523 simulate.fabScalar.issueq.ISSUEQ_FU[15][1:0]
1524 simulate.fabScalar.issueq.ISSUEQ_FU[14][1:0]
1525 simulate.fabScalar.issueq.ISSUEQ_FU[13][1:0]
1526 simulate.fabScalar.issueq.ISSUEQ_FU[12][1:0]
1527 simulate.fabScalar.issueq.ISSUEQ_FU[11][1:0]
1528 simulate.fabScalar.issueq.ISSUEQ_FU[10][1:0]
1529 simulate.fabScalar.issueq.ISSUEQ_FU[9][1:0]
1530 simulate.fabScalar.issueq.ISSUEQ_FU[8][1:0]
1531 simulate.fabScalar.issueq.ISSUEQ_FU[7][1:0]
1532 simulate.fabScalar.issueq.ISSUEQ_FU[6][1:0]
1533 simulate.fabScalar.issueq.ISSUEQ_FU[5][1:0]
1534 simulate.fabScalar.issueq.ISSUEQ_FU[4][1:0]
1535 simulate.fabScalar.issueq.ISSUEQ_FU[3][1:0]
1536 simulate.fabScalar.issueq.ISSUEQ_FU[2][1:0]
1537 simulate.fabScalar.issueq.ISSUEQ_FU[1][1:0]
1538 simulate.fabScalar.issueq.ISSUEQ_FU[0][1:0]
1539 simulate.fabScalar.issueq.BRANCH_MASK[31][3:0]
1540 simulate.fabScalar.issueq.BRANCH_MASK[30][3:0]
1541 simulate.fabScalar.issueq.BRANCH_MASK[29][3:0]
1542 simulate.fabScalar.issueq.BRANCH_MASK[28][3:0]
1543 simulate.fabScalar.issueq.BRANCH_MASK[27][3:0]
1544 simulate.fabScalar.issueq.BRANCH_MASK[26][3:0]
1545 simulate.fabScalar.issueq.BRANCH_MASK[25][3:0]
1546 simulate.fabScalar.issueq.BRANCH_MASK[24][3:0]
1547 simulate.fabScalar.issueq.BRANCH_MASK[23][3:0]
1548 simulate.fabScalar.issueq.BRANCH_MASK[22][3:0]
1549 simulate.fabScalar.issueq.BRANCH_MASK[21][3:0]
1550 simulate.fabScalar.issueq.BRANCH_MASK[20][3:0]
1551 simulate.fabScalar.issueq.BRANCH_MASK[19][3:0]
1552 simulate.fabScalar.issueq.BRANCH_MASK[18][3:0]
1553 simulate.fabScalar.issueq.BRANCH_MASK[17][3:0]
1554 simulate.fabScalar.issueq.BRANCH_MASK[16][3:0]
1555 simulate.fabScalar.issueq.BRANCH_MASK[15][3:0]
1556 simulate.fabScalar.issueq.BRANCH_MASK[14][3:0]
1557 simulate.fabScalar.issueq.BRANCH_MASK[13][3:0]
1558 simulate.fabScalar.issueq.BRANCH_MASK[12][3:0]
1559 simulate.fabScalar.issueq.BRANCH_MASK[11][3:0]
1560 simulate.fabScalar.issueq.BRANCH_MASK[10][3:0]
1561 simulate.fabScalar.issueq.BRANCH_MASK[9][3:0]
1562 simulate.fabScalar.issueq.BRANCH_MASK[8][3:0]
1563 simulate.fabScalar.issueq.BRANCH_MASK[7][3:0]
1564 simulate.fabScalar.issueq.BRANCH_MASK[6][3:0]
1565 simulate.fabScalar.issueq.BRANCH_MASK[5][3:0]
1566 simulate.fabScalar.issueq.BRANCH_MASK[4][3:0]
1567 simulate.fabScalar.issueq.BRANCH_MASK[3][3:0]
1568 simulate.fabScalar.issueq.BRANCH_MASK[2][3:0]
1569 simulate.fabScalar.issueq.BRANCH_MASK[1][3:0]
1570 simulate.fabScalar.issueq.BRANCH_MASK[0][3:0]
1571 simulate.fabScalar.issueq.ISSUEQ_SCHEDULED[31:0]
1572 simulate.fabScalar.issueq.ISSUEQ_VALID[31:0]
1573 simulate.fabScalar.issueq.freedValid0
1574 simulate.fabScalar.issueq.freedValid1
1575 simulate.fabScalar.issueq.freedValid2
1576 simulate.fabScalar.issueq.freedValid3
1577 simulate.fabScalar.issueq.freedEntry0[4:0]
1578 simulate.fabScalar.issueq.freedEntry1[4:0]
1579 simulate.fabScalar.issueq.freedEntry2[4:0]
1580 simulate.fabScalar.issueq.freedEntry3[4:0]
1581 simulate.fabScalar.issueq.freeEntry0[4:0]
1582 simulate.fabScalar.issueq.freeEntry1[4:0]
1583 simulate.fabScalar.issueq.freeEntry2[4:0]
1584 simulate.fabScalar.issueq.freeEntry3[4:0]
1585 simulate.fabScalar.issueq.issueqValid_normal[31:0]
1586 simulate.fabScalar.issueq.issueqValid_mispre[31:0]
1587 simulate.fabScalar.issueq.freedValid_mispre[31:0]
1588 simulate.fabScalar.issueq.issueqSchedule_normal[31:0]
1589 simulate.fabScalar.issueq.inst0Source1[7:0]
1590 simulate.fabScalar.issueq.inst0Source2[7:0]
1591 simulate.fabScalar.issueq.inst1Source1[7:0]
1592 simulate.fabScalar.issueq.inst1Source2[7:0]
1593 simulate.fabScalar.issueq.inst2Source1[7:0]
1594 simulate.fabScalar.issueq.inst2Source2[7:0]
1595 simulate.fabScalar.issueq.inst3Source1[7:0]
1596 simulate.fabScalar.issueq.inst3Source2[7:0]
1597 simulate.fabScalar.issueq.branch0mask[3:0]
1598 simulate.fabScalar.issueq.branch1mask[3:0]
1599 simulate.fabScalar.issueq.branch2mask[3:0]
1600 simulate.fabScalar.issueq.branch3mask[3:0]
1601 simulate.fabScalar.issueq.update_mask[3:0]
1602 simulate.fabScalar.issueq.newInsReady01
1603 simulate.fabScalar.issueq.newInsReady02
1604 simulate.fabScalar.issueq.newInsReady11
1605 simulate.fabScalar.issueq.newInsReady12
1606 simulate.fabScalar.issueq.newInsReady21
1607 simulate.fabScalar.issueq.newInsReady22
1608 simulate.fabScalar.issueq.newInsReady31
1609 simulate.fabScalar.issueq.newInsReady32
1610 simulate.fabScalar.issueq.src0RegValid_t0[31:0]
1611 simulate.fabScalar.issueq.src1RegValid_t0[31:0]
1612 simulate.fabScalar.issueq.src0RegValid_t1[31:0]
1613 simulate.fabScalar.issueq.src1RegValid_t1[31:0]
1614 simulate.fabScalar.issueq.grantedValid0
1615 simulate.fabScalar.issueq.grantedValid1
1616 simulate.fabScalar.issueq.grantedValid2
1617 simulate.fabScalar.issueq.grantedValid3
1618 simulate.fabScalar.issueq.grantedEntry0[4:0]
1619 simulate.fabScalar.issueq.grantedEntry1[4:0]
1620 simulate.fabScalar.issueq.grantedEntry2[4:0]
1621 simulate.fabScalar.issueq.grantedEntry3[4:0]
1622 simulate.fabScalar.issueq.grantedValid0_t
1623 simulate.fabScalar.issueq.grantedValid1_t
1624 simulate.fabScalar.issueq.grantedValid2_t
1625 simulate.fabScalar.issueq.grantedValid3_t
1626 simulate.fabScalar.issueq.grantedPC0[31:0]
1627 simulate.fabScalar.issueq.grantedPC1[31:0]
1628 simulate.fabScalar.issueq.grantedPC2[31:0]
1629 simulate.fabScalar.issueq.grantedPC3[31:0]
1630 simulate.fabScalar.issueq.freedValid02
1631 simulate.fabScalar.issueq.freedValid12
1632 simulate.fabScalar.issueq.freedValid22
1633 simulate.fabScalar.issueq.freedEntry02[4:0]
1634 simulate.fabScalar.issueq.freedEntry12[4:0]
1635 simulate.fabScalar.issueq.freedEntry22[4:0]
1636 simulate.fabScalar.issueq.rsr0Tag[6:0]
1637 simulate.fabScalar.issueq.rsr0TagValid
1638 simulate.fabScalar.issueq.rsr1Tag[6:0]
1639 simulate.fabScalar.issueq.rsr1TagValid
1640 simulate.fabScalar.issueq.rsr2Tag[6:0]
1641 simulate.fabScalar.issueq.rsr2TagValid
1642 simulate.fabScalar.issueq.granted0Dest[6:0]
1643 simulate.fabScalar.issueq.granted1Dest[6:0]
1644 simulate.fabScalar.issueq.granted2Dest[6:0]
1645 simulate.fabScalar.issueq.granted0Entry[4:0]
1646 simulate.fabScalar.issueq.granted1Entry[4:0]
1647 simulate.fabScalar.issueq.granted2Entry[4:0]
1648 simulate.fabScalar.issueq.rsr0Tag_t[7:0]
1649 simulate.fabScalar.issueq.rsr1Tag_t[7:0]
1650 simulate.fabScalar.issueq.rsr2Tag_t[7:0]
1651 simulate.fabScalar.issueq.payloadRAMData0[129:0]
1652 simulate.fabScalar.issueq.payloadRAMData1[129:0]
1653 simulate.fabScalar.issueq.payloadRAMData2[129:0]
1654 simulate.fabScalar.issueq.payloadRAMData3[129:0]
1655 simulate.fabScalar.issueq.payloadRAMwe0
1656 simulate.fabScalar.issueq.payloadRAMwe1
1657 simulate.fabScalar.issueq.payloadRAMwe2
1658 simulate.fabScalar.issueq.payloadRAMwe3
1659 simulate.fabScalar.issueq.payloadRAMDataWr0[129:0]
1660 simulate.fabScalar.issueq.payloadRAMDataWr1[129:0]
1661 simulate.fabScalar.issueq.payloadRAMDataWr2[129:0]
1662 simulate.fabScalar.issueq.payloadRAMDataWr3[129:0]
1663 simulate.fabScalar.issueq.src0_matchLines0[31:0]
1664 simulate.fabScalar.issueq.src0_matchLines1[31:0]
1665 simulate.fabScalar.issueq.src0_matchLines2[31:0]
1666 simulate.fabScalar.issueq.src0_matchLines3[31:0]
1667 simulate.fabScalar.issueq.src1_matchLines0[31:0]
1668 simulate.fabScalar.issueq.src1_matchLines1[31:0]
1669 simulate.fabScalar.issueq.src1_matchLines2[31:0]
1670 simulate.fabScalar.issueq.src1_matchLines3[31:0]
1671 simulate.fabScalar.issueq.CAM0we0
1672 simulate.fabScalar.issueq.CAM0we1
1673 simulate.fabScalar.issueq.CAM0we2
1674 simulate.fabScalar.issueq.CAM0we3
1675 simulate.fabScalar.issueq.CAM1we0
1676 simulate.fabScalar.issueq.CAM1we1
1677 simulate.fabScalar.issueq.CAM1we2
1678 simulate.fabScalar.issueq.CAM1we3
1679 simulate.fabScalar.issueq.payloadRAM.SRAM_DEPTH
1680 simulate.fabScalar.issueq.payloadRAM.SRAM_INDEX
1681 simulate.fabScalar.issueq.payloadRAM.SRAM_WIDTH
1682 simulate.fabScalar.issueq.payloadRAM.clk
1683 simulate.fabScalar.issueq.payloadRAM.reset
1684 simulate.fabScalar.issueq.payloadRAM.addr0_i[4:0]
1685 simulate.fabScalar.issueq.payloadRAM.addr1_i[4:0]
1686 simulate.fabScalar.issueq.payloadRAM.addr2_i[4:0]
1687 simulate.fabScalar.issueq.payloadRAM.addr3_i[4:0]
1688 simulate.fabScalar.issueq.payloadRAM.addr0wr_i[4:0]
1689 simulate.fabScalar.issueq.payloadRAM.addr1wr_i[4:0]
1690 simulate.fabScalar.issueq.payloadRAM.addr2wr_i[4:0]
1691 simulate.fabScalar.issueq.payloadRAM.addr3wr_i[4:0]
1692 simulate.fabScalar.issueq.payloadRAM.we0_i
1693 simulate.fabScalar.issueq.payloadRAM.we1_i
1694 simulate.fabScalar.issueq.payloadRAM.we2_i
1695 simulate.fabScalar.issueq.payloadRAM.we3_i
1696 simulate.fabScalar.issueq.payloadRAM.data0wr_i[129:0]
1697 simulate.fabScalar.issueq.payloadRAM.data1wr_i[129:0]
1698 simulate.fabScalar.issueq.payloadRAM.data2wr_i[129:0]
1699 simulate.fabScalar.issueq.payloadRAM.data3wr_i[129:0]
1700 simulate.fabScalar.issueq.payloadRAM.data0_o[129:0]
1701 simulate.fabScalar.issueq.payloadRAM.data1_o[129:0]
1702 simulate.fabScalar.issueq.payloadRAM.data2_o[129:0]
1703 simulate.fabScalar.issueq.payloadRAM.data3_o[129:0]
1704 simulate.fabScalar.issueq.payloadRAM.i
1705 simulate.fabScalar.issueq.src1cam.CAM_DEPTH
1706 simulate.fabScalar.issueq.src1cam.CAM_INDEX
1707 simulate.fabScalar.issueq.src1cam.CAM_WIDTH
1708 simulate.fabScalar.issueq.src1cam.clk
1709 simulate.fabScalar.issueq.src1cam.reset
1710 simulate.fabScalar.issueq.src1cam.tag0_i[6:0]
1711 simulate.fabScalar.issueq.src1cam.tag1_i[6:0]
1712 simulate.fabScalar.issueq.src1cam.tag2_i[6:0]
1713 simulate.fabScalar.issueq.src1cam.tag3_i[6]
1714 simulate.fabScalar.issueq.src1cam.tag3_i[5]
1715 simulate.fabScalar.issueq.src1cam.tag3_i[4]
1716 simulate.fabScalar.issueq.src1cam.tag3_i[3]
1717 simulate.fabScalar.issueq.src1cam.tag3_i[2]
1718 simulate.fabScalar.issueq.src1cam.tag3_i[1]
1719 simulate.fabScalar.issueq.src1cam.tag3_i[0]
1720 simulate.fabScalar.issueq.src1cam.addr0wr_i[4:0]
1721 simulate.fabScalar.issueq.src1cam.addr1wr_i[4:0]
1722 simulate.fabScalar.issueq.src1cam.addr2wr_i[4:0]
1723 simulate.fabScalar.issueq.src1cam.addr3wr_i[4:0]
1724 simulate.fabScalar.issueq.src1cam.we0_i
1725 simulate.fabScalar.issueq.src1cam.we1_i
1726 simulate.fabScalar.issueq.src1cam.we2_i
1727 simulate.fabScalar.issueq.src1cam.we3_i
1728 simulate.fabScalar.issueq.src1cam.tag0wr_i[6:0]
1729 simulate.fabScalar.issueq.src1cam.tag1wr_i[6:0]
1730 simulate.fabScalar.issueq.src1cam.tag2wr_i[6:0]
1731 simulate.fabScalar.issueq.src1cam.tag3wr_i[6:0]
1732 simulate.fabScalar.issueq.src1cam.match0_o[31:0]
1733 simulate.fabScalar.issueq.src1cam.match1_o[31:0]
1734 simulate.fabScalar.issueq.src1cam.match2_o[31:0]
1735 simulate.fabScalar.issueq.src1cam.match3_o[31:0]
1736 simulate.fabScalar.issueq.src1cam.cam[31][6:0]
1737 simulate.fabScalar.issueq.src1cam.cam[30][6:0]
1738 simulate.fabScalar.issueq.src1cam.cam[29][6:0]
1739 simulate.fabScalar.issueq.src1cam.cam[28][6:0]
1740 simulate.fabScalar.issueq.src1cam.cam[27][6:0]
1741 simulate.fabScalar.issueq.src1cam.cam[26][6:0]
1742 simulate.fabScalar.issueq.src1cam.cam[25][6:0]
1743 simulate.fabScalar.issueq.src1cam.cam[24][6:0]
1744 simulate.fabScalar.issueq.src1cam.cam[23][6:0]
1745 simulate.fabScalar.issueq.src1cam.cam[22][6:0]
1746 simulate.fabScalar.issueq.src1cam.cam[21][6:0]
1747 simulate.fabScalar.issueq.src1cam.cam[20][6:0]
1748 simulate.fabScalar.issueq.src1cam.cam[19][6:0]
1749 simulate.fabScalar.issueq.src1cam.cam[18][6:0]
1750 simulate.fabScalar.issueq.src1cam.cam[17][6:0]
1751 simulate.fabScalar.issueq.src1cam.cam[16][6:0]
1752 simulate.fabScalar.issueq.src1cam.cam[15][6:0]
1753 simulate.fabScalar.issueq.src1cam.cam[14][6:0]
1754 simulate.fabScalar.issueq.src1cam.cam[13][6:0]
1755 simulate.fabScalar.issueq.src1cam.cam[12][6:0]
1756 simulate.fabScalar.issueq.src1cam.cam[11][6:0]
1757 simulate.fabScalar.issueq.src1cam.cam[10][6:0]
1758 simulate.fabScalar.issueq.src1cam.cam[9][6:0]
1759 simulate.fabScalar.issueq.src1cam.cam[8][6:0]
1760 simulate.fabScalar.issueq.src1cam.cam[7][6:0]
1761 simulate.fabScalar.issueq.src1cam.cam[6][6:0]
1762 simulate.fabScalar.issueq.src1cam.cam[5][6:0]
1763 simulate.fabScalar.issueq.src1cam.cam[4][6:0]
1764 simulate.fabScalar.issueq.src1cam.cam[3][6:0]
1765 simulate.fabScalar.issueq.src1cam.cam[2][6:0]
1766 simulate.fabScalar.issueq.src1cam.cam[1][6:0]
1767 simulate.fabScalar.issueq.src1cam.cam[0][6:0]
1768 simulate.fabScalar.issueq.src1cam.i
1769 simulate.fabScalar.issueq.src0cam.CAM_DEPTH
1770 simulate.fabScalar.issueq.src0cam.CAM_INDEX
1771 simulate.fabScalar.issueq.src0cam.CAM_WIDTH
1772 simulate.fabScalar.issueq.src0cam.clk
1773 simulate.fabScalar.issueq.src0cam.reset
1774 simulate.fabScalar.issueq.src0cam.tag0_i[6:0]
1775 simulate.fabScalar.issueq.src0cam.tag1_i[6:0]
1776 simulate.fabScalar.issueq.src0cam.tag2_i[6:0]
1777 simulate.fabScalar.issueq.src0cam.tag3_i[6]
1778 simulate.fabScalar.issueq.src0cam.tag3_i[5]
1779 simulate.fabScalar.issueq.src0cam.tag3_i[4]
1780 simulate.fabScalar.issueq.src0cam.tag3_i[3]
1781 simulate.fabScalar.issueq.src0cam.tag3_i[2]
1782 simulate.fabScalar.issueq.src0cam.tag3_i[1]
1783 simulate.fabScalar.issueq.src0cam.tag3_i[0]
1784 simulate.fabScalar.issueq.src0cam.addr0wr_i[4:0]
1785 simulate.fabScalar.issueq.src0cam.addr1wr_i[4:0]
1786 simulate.fabScalar.issueq.src0cam.addr2wr_i[4:0]
1787 simulate.fabScalar.issueq.src0cam.addr3wr_i[4:0]
1788 simulate.fabScalar.issueq.src0cam.we0_i
1789 simulate.fabScalar.issueq.src0cam.we1_i
1790 simulate.fabScalar.issueq.src0cam.we2_i
1791 simulate.fabScalar.issueq.src0cam.we3_i
1792 simulate.fabScalar.issueq.src0cam.tag0wr_i[6:0]
1793 simulate.fabScalar.issueq.src0cam.tag1wr_i[6:0]
1794 simulate.fabScalar.issueq.src0cam.tag2wr_i[6:0]
1795 simulate.fabScalar.issueq.src0cam.tag3wr_i[6:0]
1796 simulate.fabScalar.issueq.src0cam.match0_o[31:0]
1797 simulate.fabScalar.issueq.src0cam.match1_o[31:0]
1798 simulate.fabScalar.issueq.src0cam.match2_o[31:0]
1799 simulate.fabScalar.issueq.src0cam.match3_o[31:0]
1800 simulate.fabScalar.issueq.src0cam.cam[31][6:0]
1801 simulate.fabScalar.issueq.src0cam.cam[30][6:0]
1802 simulate.fabScalar.issueq.src0cam.cam[29][6:0]
1803 simulate.fabScalar.issueq.src0cam.cam[28][6:0]
1804 simulate.fabScalar.issueq.src0cam.cam[27][6:0]
1805 simulate.fabScalar.issueq.src0cam.cam[26][6:0]
1806 simulate.fabScalar.issueq.src0cam.cam[25][6:0]
1807 simulate.fabScalar.issueq.src0cam.cam[24][6:0]
1808 simulate.fabScalar.issueq.src0cam.cam[23][6:0]
1809 simulate.fabScalar.issueq.src0cam.cam[22][6:0]
1810 simulate.fabScalar.issueq.src0cam.cam[21][6:0]
1811 simulate.fabScalar.issueq.src0cam.cam[20][6:0]
1812 simulate.fabScalar.issueq.src0cam.cam[19][6:0]
1813 simulate.fabScalar.issueq.src0cam.cam[18][6:0]
1814 simulate.fabScalar.issueq.src0cam.cam[17][6:0]
1815 simulate.fabScalar.issueq.src0cam.cam[16][6:0]
1816 simulate.fabScalar.issueq.src0cam.cam[15][6:0]
1817 simulate.fabScalar.issueq.src0cam.cam[14][6:0]
1818 simulate.fabScalar.issueq.src0cam.cam[13][6:0]
1819 simulate.fabScalar.issueq.src0cam.cam[12][6:0]
1820 simulate.fabScalar.issueq.src0cam.cam[11][6:0]
1821 simulate.fabScalar.issueq.src0cam.cam[10][6:0]
1822 simulate.fabScalar.issueq.src0cam.cam[9][6:0]
1823 simulate.fabScalar.issueq.src0cam.cam[8][6:0]
1824 simulate.fabScalar.issueq.src0cam.cam[7][6:0]
1825 simulate.fabScalar.issueq.src0cam.cam[6][6:0]
1826 simulate.fabScalar.issueq.src0cam.cam[5][6:0]
1827 simulate.fabScalar.issueq.src0cam.cam[4][6:0]
1828 simulate.fabScalar.issueq.src0cam.cam[3][6:0]
1829 simulate.fabScalar.issueq.src0cam.cam[2][6:0]
1830 simulate.fabScalar.issueq.src0cam.cam[1][6:0]
1831 simulate.fabScalar.issueq.src0cam.cam[0][6:0]
1832 simulate.fabScalar.issueq.src0cam.i
1833 simulate.fabScalar.issueq.issueQfreelist.clk
1834 simulate.fabScalar.issueq.issueQfreelist.reset
1835 simulate.fabScalar.issueq.issueQfreelist.ctrlVerified_i
1836 simulate.fabScalar.issueq.issueQfreelist.ctrlMispredict_i
1837 simulate.fabScalar.issueq.issueQfreelist.backEndReady_i
1838 simulate.fabScalar.issueq.issueQfreelist.grantedEntry0_i[4:0]
1839 simulate.fabScalar.issueq.issueQfreelist.grantedEntry1_i[4:0]
1840 simulate.fabScalar.issueq.issueQfreelist.grantedEntry2_i[4:0]
1841 simulate.fabScalar.issueq.issueQfreelist.grantedEntry3_i[4:0]
1842 simulate.fabScalar.issueq.issueQfreelist.grantedValid0_i
1843 simulate.fabScalar.issueq.issueQfreelist.grantedValid1_i
1844 simulate.fabScalar.issueq.issueQfreelist.grantedValid2_i
1845 simulate.fabScalar.issueq.issueQfreelist.grantedValid3_i
1846 simulate.fabScalar.issueq.issueQfreelist.freedEntry0_o[4:0]
1847 simulate.fabScalar.issueq.issueQfreelist.freedEntry1_o[4:0]
1848 simulate.fabScalar.issueq.issueQfreelist.freedEntry2_o[4:0]
1849 simulate.fabScalar.issueq.issueQfreelist.freedEntry3_o[4:0]
1850 simulate.fabScalar.issueq.issueQfreelist.freedValid0_o
1851 simulate.fabScalar.issueq.issueQfreelist.freedValid1_o
1852 simulate.fabScalar.issueq.issueQfreelist.freedValid2_o
1853 simulate.fabScalar.issueq.issueQfreelist.freedValid3_o
1854 simulate.fabScalar.issueq.issueQfreelist.freeEntry0_o[4:0]
1855 simulate.fabScalar.issueq.issueQfreelist.freeEntry1_o[4:0]
1856 simulate.fabScalar.issueq.issueQfreelist.freeEntry2_o[4:0]
1857 simulate.fabScalar.issueq.issueQfreelist.freeEntry3_o[4:0]
1858 simulate.fabScalar.issueq.issueQfreelist.cntInstIssueQ_o[5:0]
1859 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[31][4:0]
1860 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[30][4:0]
1861 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[29][4:0]
1862 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[28][4:0]
1863 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[27][4:0]
1864 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[26][4:0]
1865 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[25][4:0]
1866 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[24][4:0]
1867 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[23][4:0]
1868 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[22][4:0]
1869 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[21][4:0]
1870 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[20][4:0]
1871 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[19][4:0]
1872 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[18][4:0]
1873 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[17][4:0]
1874 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[16][4:0]
1875 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[15][4:0]
1876 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[14][4:0]
1877 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[13][4:0]
1878 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[12][4:0]
1879 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[11][4:0]
1880 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[10][4:0]
1881 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[9][4:0]
1882 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[8][4:0]
1883 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[7][4:0]
1884 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[6][4:0]
1885 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[5][4:0]
1886 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[4][4:0]
1887 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[3][4:0]
1888 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[2][4:0]
1889 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[1][4:0]
1890 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[0][4:0]
1891 simulate.fabScalar.issueq.issueQfreelist.headPtr[4:0]
1892 simulate.fabScalar.issueq.issueQfreelist.tailPtr[4:0]
1893 simulate.fabScalar.issueq.issueQfreelist.issueQCount[5:0]
1894 simulate.fabScalar.issueq.issueQfreelist.issueQCount_f[5:0]
1895 simulate.fabScalar.issueq.issueQfreelist.headptr_f[4:0]
1896 simulate.fabScalar.issueq.issueQfreelist.tailptr_f[4:0]
1897 simulate.fabScalar.issueq.issueQfreelist.i
1898 simulate.fabScalar.issueq.issueQfreelist.freedEntry0[4:0]
1899 simulate.fabScalar.issueq.issueQfreelist.freedEntry1[4:0]
1900 simulate.fabScalar.issueq.issueQfreelist.freedEntry2[4:0]
1901 simulate.fabScalar.issueq.issueQfreelist.freedEntry3[4:0]
1902 simulate.fabScalar.issueq.issueQfreelist.freedValid0
1903 simulate.fabScalar.issueq.issueQfreelist.freedValid1
1904 simulate.fabScalar.issueq.issueQfreelist.freedValid2
1905 simulate.fabScalar.issueq.issueQfreelist.freedValid3
1906 simulate.fabScalar.issueq.issueQfreelist.wr_index0[4:0]
1907 simulate.fabScalar.issueq.issueQfreelist.wr_index1[4:0]
1908 simulate.fabScalar.issueq.issueQfreelist.wr_index2[4:0]
1909 simulate.fabScalar.issueq.issueQfreelist.wr_index3[4:0]
1910 simulate.fabScalar.issueq.issueQfreelist.rd_index0[4:0]
1911 simulate.fabScalar.issueq.issueQfreelist.rd_index1[4:0]
1912 simulate.fabScalar.issueq.issueQfreelist.rd_index2[4:0]
1913 simulate.fabScalar.issueq.issueQfreelist.rd_index3[4:0]
1914 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.isWrap1
1915 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff1[5:0]
1916 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff2[5:0]
1917 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.totalFreed[3:0]
1918 simulate.fabScalar.issueq.issueQfreelist.freeIq.clk
1919 simulate.fabScalar.issueq.issueQfreelist.freeIq.reset
1920 simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlVerified_i
1921 simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlMispredict_i
1922 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry0_i[4:0]
1923 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry1_i[4:0]
1924 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry2_i[4:0]
1925 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry3_i[4:0]
1926 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid0_i
1927 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid1_i
1928 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid2_i
1929 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid3_i
1930 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0_o[4:0]
1931 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1_o[4:0]
1932 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2_o[4:0]
1933 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3_o[4:0]
1934 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0_o
1935 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1_o
1936 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2_o
1937 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3_o
1938 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar00
1939 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar01
1940 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar02
1941 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar03
1942 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate00[4:0]
1943 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate01[4:0]
1944 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate02[4:0]
1945 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate03[4:0]
1946 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0[4:0]
1947 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1[4:0]
1948 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2[4:0]
1949 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3[4:0]
1950 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0
1951 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1
1952 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2
1953 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3
1954 simulate.fabScalar.issueq.issueQfreelist.freeIq.UPDATE_FREED_VECTOR.i
1955 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar_o
1956 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate_o[4:0]
1957 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar
1958 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate[4:0]
1959 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar_o
1960 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate_o[4:0]
1961 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar
1962 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate[4:0]
1963 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar_o
1964 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate_o[4:0]
1965 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar
1966 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate[4:0]
1967 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar_o
1968 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate_o[4:0]
1969 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar
1970 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate[4:0]
1971 simulate.fabScalar.issueq.UPDATE_BRANCH_MASK.k
1972 simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.i
1973 simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.j
1974 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.i
1975 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.k
1976 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.issueqValid_tmp[31:0]
1977 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.i
1978 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.k
1979 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.issueqValid_t[31:0]
1980 simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.i
1981 simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.issueqSchedule_tmp[31:0]
1982 simulate.fabScalar.issueq.newInstructions.i
1983 simulate.fabScalar.issueq.UPDATE_BRANCH_MASK_POSEDGE_CLK.l
1984 simulate.fabScalar.issueq.preparing_request_vector_for_FU0.k
1985 simulate.fabScalar.issueq.select0.clk
1986 simulate.fabScalar.issueq.select0.reset
1987 simulate.fabScalar.issueq.select0.grant_i
1988 simulate.fabScalar.issueq.select0.grantedValid_o
1989 simulate.fabScalar.issueq.select0.grantedEntry_o[4:0]
1990 simulate.fabScalar.issueq.select0.grantedEntry[4:0]
1991 simulate.fabScalar.issueq.select0.reqOut_u0_0
1992 simulate.fabScalar.issueq.select0.reqOut_u0_1
1993 simulate.fabScalar.issueq.select0.reqOut_u0_2
1994 simulate.fabScalar.issueq.select0.reqOut_u0_3
1995 simulate.fabScalar.issueq.select0.reqOut_u1_0
1996 simulate.fabScalar.issueq.select0.grantIn_u0_0
1997 simulate.fabScalar.issueq.select0.grantIn_u0_1
1998 simulate.fabScalar.issueq.select0.grantIn_u0_2
1999 simulate.fabScalar.issueq.select0.grantIn_u0_3
2000 simulate.fabScalar.issueq.select0.grantIn_u1_0
2001 simulate.fabScalar.issueq.select0.i
2002 simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH
2003 simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH_LOG
2004 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[31]
2005 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[30]
2006 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[29]
2007 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[28]
2008 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[27]
2009 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[26]
2010 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[25]
2011 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[24]
2012 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[23]
2013 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[22]
2014 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[21]
2015 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[20]
2016 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[19]
2017 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[18]
2018 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[17]
2019 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[16]
2020 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[15]
2021 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[14]
2022 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[13]
2023 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[12]
2024 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[11]
2025 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[10]
2026 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[9]
2027 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[8]
2028 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[7]
2029 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[6]
2030 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[5]
2031 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[4]
2032 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[3]
2033 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[2]
2034 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[1]
2035 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[0]
2036 simulate.fabScalar.issueq.select0.grantEncoder.encoded_o[4:0]
2037 simulate.fabScalar.issueq.select0.grantEncoder.s[31][4:0]
2038 simulate.fabScalar.issueq.select0.grantEncoder.s[30][4:0]
2039 simulate.fabScalar.issueq.select0.grantEncoder.s[29][4:0]
2040 simulate.fabScalar.issueq.select0.grantEncoder.s[28][4:0]
2041 simulate.fabScalar.issueq.select0.grantEncoder.s[27][4:0]
2042 simulate.fabScalar.issueq.select0.grantEncoder.s[26][4:0]
2043 simulate.fabScalar.issueq.select0.grantEncoder.s[25][4:0]
2044 simulate.fabScalar.issueq.select0.grantEncoder.s[24][4:0]
2045 simulate.fabScalar.issueq.select0.grantEncoder.s[23][4:0]
2046 simulate.fabScalar.issueq.select0.grantEncoder.s[22][4:0]
2047 simulate.fabScalar.issueq.select0.grantEncoder.s[21][4:0]
2048 simulate.fabScalar.issueq.select0.grantEncoder.s[20][4:0]
2049 simulate.fabScalar.issueq.select0.grantEncoder.s[19][4:0]
2050 simulate.fabScalar.issueq.select0.grantEncoder.s[18][4:0]
2051 simulate.fabScalar.issueq.select0.grantEncoder.s[17][4:0]
2052 simulate.fabScalar.issueq.select0.grantEncoder.s[16][4:0]
2053 simulate.fabScalar.issueq.select0.grantEncoder.s[15][4:0]
2054 simulate.fabScalar.issueq.select0.grantEncoder.s[14][4:0]
2055 simulate.fabScalar.issueq.select0.grantEncoder.s[13][4:0]
2056 simulate.fabScalar.issueq.select0.grantEncoder.s[12][4:0]
2057 simulate.fabScalar.issueq.select0.grantEncoder.s[11][4:0]
2058 simulate.fabScalar.issueq.select0.grantEncoder.s[10][4:0]
2059 simulate.fabScalar.issueq.select0.grantEncoder.s[9][4:0]
2060 simulate.fabScalar.issueq.select0.grantEncoder.s[8][4:0]
2061 simulate.fabScalar.issueq.select0.grantEncoder.s[7][4:0]
2062 simulate.fabScalar.issueq.select0.grantEncoder.s[6][4:0]
2063 simulate.fabScalar.issueq.select0.grantEncoder.s[5][4:0]
2064 simulate.fabScalar.issueq.select0.grantEncoder.s[4][4:0]
2065 simulate.fabScalar.issueq.select0.grantEncoder.s[3][4:0]
2066 simulate.fabScalar.issueq.select0.grantEncoder.s[2][4:0]
2067 simulate.fabScalar.issueq.select0.grantEncoder.s[1][4:0]
2068 simulate.fabScalar.issueq.select0.grantEncoder.s[0][4:0]
2069 simulate.fabScalar.issueq.select0.grantEncoder.t[31][4:0]
2070 simulate.fabScalar.issueq.select0.grantEncoder.t[30][4:0]
2071 simulate.fabScalar.issueq.select0.grantEncoder.t[29][4:0]
2072 simulate.fabScalar.issueq.select0.grantEncoder.t[28][4:0]
2073 simulate.fabScalar.issueq.select0.grantEncoder.t[27][4:0]
2074 simulate.fabScalar.issueq.select0.grantEncoder.t[26][4:0]
2075 simulate.fabScalar.issueq.select0.grantEncoder.t[25][4:0]
2076 simulate.fabScalar.issueq.select0.grantEncoder.t[24][4:0]
2077 simulate.fabScalar.issueq.select0.grantEncoder.t[23][4:0]
2078 simulate.fabScalar.issueq.select0.grantEncoder.t[22][4:0]
2079 simulate.fabScalar.issueq.select0.grantEncoder.t[21][4:0]
2080 simulate.fabScalar.issueq.select0.grantEncoder.t[20][4:0]
2081 simulate.fabScalar.issueq.select0.grantEncoder.t[19][4:0]
2082 simulate.fabScalar.issueq.select0.grantEncoder.t[18][4:0]
2083 simulate.fabScalar.issueq.select0.grantEncoder.t[17][4:0]
2084 simulate.fabScalar.issueq.select0.grantEncoder.t[16][4:0]
2085 simulate.fabScalar.issueq.select0.grantEncoder.t[15][4:0]
2086 simulate.fabScalar.issueq.select0.grantEncoder.t[14][4:0]
2087 simulate.fabScalar.issueq.select0.grantEncoder.t[13][4:0]
2088 simulate.fabScalar.issueq.select0.grantEncoder.t[12][4:0]
2089 simulate.fabScalar.issueq.select0.grantEncoder.t[11][4:0]
2090 simulate.fabScalar.issueq.select0.grantEncoder.t[10][4:0]
2091 simulate.fabScalar.issueq.select0.grantEncoder.t[9][4:0]
2092 simulate.fabScalar.issueq.select0.grantEncoder.t[8][4:0]
2093 simulate.fabScalar.issueq.select0.grantEncoder.t[7][4:0]
2094 simulate.fabScalar.issueq.select0.grantEncoder.t[6][4:0]
2095 simulate.fabScalar.issueq.select0.grantEncoder.t[5][4:0]
2096 simulate.fabScalar.issueq.select0.grantEncoder.t[4][4:0]
2097 simulate.fabScalar.issueq.select0.grantEncoder.t[3][4:0]
2098 simulate.fabScalar.issueq.select0.grantEncoder.t[2][4:0]
2099 simulate.fabScalar.issueq.select0.grantEncoder.t[1][4:0]
2100 simulate.fabScalar.issueq.select0.grantEncoder.t[0][4:0]
2101 simulate.fabScalar.issueq.select0.grantEncoder.u[4][31:0]
2102 simulate.fabScalar.issueq.select0.grantEncoder.u[3][31:0]
2103 simulate.fabScalar.issueq.select0.grantEncoder.u[2][31:0]
2104 simulate.fabScalar.issueq.select0.grantEncoder.u[1][31:0]
2105 simulate.fabScalar.issueq.select0.grantEncoder.u[0][31:0]
2106 simulate.fabScalar.issueq.select0.grantEncoder.encoded[4:0]
2107 simulate.fabScalar.issueq.select0.grantEncoder.i
2108 simulate.fabScalar.issueq.select0.grantEncoder.j
2109 simulate.fabScalar.issueq.select0.U0_0.req0_i
2110 simulate.fabScalar.issueq.select0.U0_0.req1_i
2111 simulate.fabScalar.issueq.select0.U0_0.req2_i
2112 simulate.fabScalar.issueq.select0.U0_0.req3_i
2113 simulate.fabScalar.issueq.select0.U0_0.req4_i
2114 simulate.fabScalar.issueq.select0.U0_0.req5_i
2115 simulate.fabScalar.issueq.select0.U0_0.req6_i
2116 simulate.fabScalar.issueq.select0.U0_0.req7_i
2117 simulate.fabScalar.issueq.select0.U0_0.grant_i
2118 simulate.fabScalar.issueq.select0.U0_0.grant0_o
2119 simulate.fabScalar.issueq.select0.U0_0.grant1_o
2120 simulate.fabScalar.issueq.select0.U0_0.grant2_o
2121 simulate.fabScalar.issueq.select0.U0_0.grant3_o
2122 simulate.fabScalar.issueq.select0.U0_0.grant4_o
2123 simulate.fabScalar.issueq.select0.U0_0.grant5_o
2124 simulate.fabScalar.issueq.select0.U0_0.grant6_o
2125 simulate.fabScalar.issueq.select0.U0_0.grant7_o
2126 simulate.fabScalar.issueq.select0.U0_0.req_o
2127 simulate.fabScalar.issueq.select0.U0_0.req[7:0]
2128 simulate.fabScalar.issueq.select0.U0_0.grant[7:0]
2129 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2130 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_i[7:0]
2131 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_o[7:0]
2132 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.mask[7:0]
2133 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector[7:0]
2134 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.j
2135 simulate.fabScalar.issueq.select0.U0_1.req0_i
2136 simulate.fabScalar.issueq.select0.U0_1.req1_i
2137 simulate.fabScalar.issueq.select0.U0_1.req2_i
2138 simulate.fabScalar.issueq.select0.U0_1.req3_i
2139 simulate.fabScalar.issueq.select0.U0_1.req4_i
2140 simulate.fabScalar.issueq.select0.U0_1.req5_i
2141 simulate.fabScalar.issueq.select0.U0_1.req6_i
2142 simulate.fabScalar.issueq.select0.U0_1.req7_i
2143 simulate.fabScalar.issueq.select0.U0_1.grant_i
2144 simulate.fabScalar.issueq.select0.U0_1.grant0_o
2145 simulate.fabScalar.issueq.select0.U0_1.grant1_o
2146 simulate.fabScalar.issueq.select0.U0_1.grant2_o
2147 simulate.fabScalar.issueq.select0.U0_1.grant3_o
2148 simulate.fabScalar.issueq.select0.U0_1.grant4_o
2149 simulate.fabScalar.issueq.select0.U0_1.grant5_o
2150 simulate.fabScalar.issueq.select0.U0_1.grant6_o
2151 simulate.fabScalar.issueq.select0.U0_1.grant7_o
2152 simulate.fabScalar.issueq.select0.U0_1.req_o
2153 simulate.fabScalar.issueq.select0.U0_1.req[7:0]
2154 simulate.fabScalar.issueq.select0.U0_1.grant[7:0]
2155 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2156 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_i[7:0]
2157 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_o[7:0]
2158 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.mask[7:0]
2159 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector[7:0]
2160 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.j
2161 simulate.fabScalar.issueq.select0.U0_2.req0_i
2162 simulate.fabScalar.issueq.select0.U0_2.req1_i
2163 simulate.fabScalar.issueq.select0.U0_2.req2_i
2164 simulate.fabScalar.issueq.select0.U0_2.req3_i
2165 simulate.fabScalar.issueq.select0.U0_2.req4_i
2166 simulate.fabScalar.issueq.select0.U0_2.req5_i
2167 simulate.fabScalar.issueq.select0.U0_2.req6_i
2168 simulate.fabScalar.issueq.select0.U0_2.req7_i
2169 simulate.fabScalar.issueq.select0.U0_2.grant_i
2170 simulate.fabScalar.issueq.select0.U0_2.grant0_o
2171 simulate.fabScalar.issueq.select0.U0_2.grant1_o
2172 simulate.fabScalar.issueq.select0.U0_2.grant2_o
2173 simulate.fabScalar.issueq.select0.U0_2.grant3_o
2174 simulate.fabScalar.issueq.select0.U0_2.grant4_o
2175 simulate.fabScalar.issueq.select0.U0_2.grant5_o
2176 simulate.fabScalar.issueq.select0.U0_2.grant6_o
2177 simulate.fabScalar.issueq.select0.U0_2.grant7_o
2178 simulate.fabScalar.issueq.select0.U0_2.req_o
2179 simulate.fabScalar.issueq.select0.U0_2.req[7:0]
2180 simulate.fabScalar.issueq.select0.U0_2.grant[7:0]
2181 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2182 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_i[7:0]
2183 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_o[7:0]
2184 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.mask[7:0]
2185 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector[7:0]
2186 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.j
2187 simulate.fabScalar.issueq.select0.U0_3.req0_i
2188 simulate.fabScalar.issueq.select0.U0_3.req1_i
2189 simulate.fabScalar.issueq.select0.U0_3.req2_i
2190 simulate.fabScalar.issueq.select0.U0_3.req3_i
2191 simulate.fabScalar.issueq.select0.U0_3.req4_i
2192 simulate.fabScalar.issueq.select0.U0_3.req5_i
2193 simulate.fabScalar.issueq.select0.U0_3.req6_i
2194 simulate.fabScalar.issueq.select0.U0_3.req7_i
2195 simulate.fabScalar.issueq.select0.U0_3.grant_i
2196 simulate.fabScalar.issueq.select0.U0_3.grant0_o
2197 simulate.fabScalar.issueq.select0.U0_3.grant1_o
2198 simulate.fabScalar.issueq.select0.U0_3.grant2_o
2199 simulate.fabScalar.issueq.select0.U0_3.grant3_o
2200 simulate.fabScalar.issueq.select0.U0_3.grant4_o
2201 simulate.fabScalar.issueq.select0.U0_3.grant5_o
2202 simulate.fabScalar.issueq.select0.U0_3.grant6_o
2203 simulate.fabScalar.issueq.select0.U0_3.grant7_o
2204 simulate.fabScalar.issueq.select0.U0_3.req_o
2205 simulate.fabScalar.issueq.select0.U0_3.req[7:0]
2206 simulate.fabScalar.issueq.select0.U0_3.grant[7:0]
2207 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2208 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_i[7:0]
2209 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_o[7:0]
2210 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.mask[7:0]
2211 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector[7:0]
2212 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.j
2213 simulate.fabScalar.issueq.select0.U1_0.req0_i
2214 simulate.fabScalar.issueq.select0.U1_0.req1_i
2215 simulate.fabScalar.issueq.select0.U1_0.req2_i
2216 simulate.fabScalar.issueq.select0.U1_0.req3_i
2217 simulate.fabScalar.issueq.select0.U1_0.grant_i
2218 simulate.fabScalar.issueq.select0.U1_0.grant0_o
2219 simulate.fabScalar.issueq.select0.U1_0.grant1_o
2220 simulate.fabScalar.issueq.select0.U1_0.grant2_o
2221 simulate.fabScalar.issueq.select0.U1_0.grant3_o
2222 simulate.fabScalar.issueq.select0.U1_0.req_o
2223 simulate.fabScalar.issueq.select0.U1_0.req[3:0]
2224 simulate.fabScalar.issueq.select0.U1_0.grant[3:0]
2225 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2226 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_i[3:0]
2227 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_o[3:0]
2228 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.mask[3:0]
2229 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector[3:0]
2230 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.j
2231 simulate.fabScalar.issueq.preparing_request_vector_for_FU1.k
2232 simulate.fabScalar.issueq.select1.clk
2233 simulate.fabScalar.issueq.select1.reset
2234 simulate.fabScalar.issueq.select1.grant_i
2235 simulate.fabScalar.issueq.select1.grantedValid_o
2236 simulate.fabScalar.issueq.select1.grantedEntry_o[4:0]
2237 simulate.fabScalar.issueq.select1.grantedEntry[4:0]
2238 simulate.fabScalar.issueq.select1.reqOut_u0_0
2239 simulate.fabScalar.issueq.select1.reqOut_u0_1
2240 simulate.fabScalar.issueq.select1.reqOut_u0_2
2241 simulate.fabScalar.issueq.select1.reqOut_u0_3
2242 simulate.fabScalar.issueq.select1.reqOut_u1_0
2243 simulate.fabScalar.issueq.select1.grantIn_u0_0
2244 simulate.fabScalar.issueq.select1.grantIn_u0_1
2245 simulate.fabScalar.issueq.select1.grantIn_u0_2
2246 simulate.fabScalar.issueq.select1.grantIn_u0_3
2247 simulate.fabScalar.issueq.select1.grantIn_u1_0
2248 simulate.fabScalar.issueq.select1.i
2249 simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH
2250 simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH_LOG
2251 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[31]
2252 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[30]
2253 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[29]
2254 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[28]
2255 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[27]
2256 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[26]
2257 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[25]
2258 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[24]
2259 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[23]
2260 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[22]
2261 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[21]
2262 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[20]
2263 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[19]
2264 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[18]
2265 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[17]
2266 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[16]
2267 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[15]
2268 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[14]
2269 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[13]
2270 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[12]
2271 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[11]
2272 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[10]
2273 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[9]
2274 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[8]
2275 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[7]
2276 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[6]
2277 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[5]
2278 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[4]
2279 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[3]
2280 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[2]
2281 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[1]
2282 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[0]
2283 simulate.fabScalar.issueq.select1.grantEncoder.encoded_o[4:0]
2284 simulate.fabScalar.issueq.select1.grantEncoder.s[31][4:0]
2285 simulate.fabScalar.issueq.select1.grantEncoder.s[30][4:0]
2286 simulate.fabScalar.issueq.select1.grantEncoder.s[29][4:0]
2287 simulate.fabScalar.issueq.select1.grantEncoder.s[28][4:0]
2288 simulate.fabScalar.issueq.select1.grantEncoder.s[27][4:0]
2289 simulate.fabScalar.issueq.select1.grantEncoder.s[26][4:0]
2290 simulate.fabScalar.issueq.select1.grantEncoder.s[25][4:0]
2291 simulate.fabScalar.issueq.select1.grantEncoder.s[24][4:0]
2292 simulate.fabScalar.issueq.select1.grantEncoder.s[23][4:0]
2293 simulate.fabScalar.issueq.select1.grantEncoder.s[22][4:0]
2294 simulate.fabScalar.issueq.select1.grantEncoder.s[21][4:0]
2295 simulate.fabScalar.issueq.select1.grantEncoder.s[20][4:0]
2296 simulate.fabScalar.issueq.select1.grantEncoder.s[19][4:0]
2297 simulate.fabScalar.issueq.select1.grantEncoder.s[18][4:0]
2298 simulate.fabScalar.issueq.select1.grantEncoder.s[17][4:0]
2299 simulate.fabScalar.issueq.select1.grantEncoder.s[16][4:0]
2300 simulate.fabScalar.issueq.select1.grantEncoder.s[15][4:0]
2301 simulate.fabScalar.issueq.select1.grantEncoder.s[14][4:0]
2302 simulate.fabScalar.issueq.select1.grantEncoder.s[13][4:0]
2303 simulate.fabScalar.issueq.select1.grantEncoder.s[12][4:0]
2304 simulate.fabScalar.issueq.select1.grantEncoder.s[11][4:0]
2305 simulate.fabScalar.issueq.select1.grantEncoder.s[10][4:0]
2306 simulate.fabScalar.issueq.select1.grantEncoder.s[9][4:0]
2307 simulate.fabScalar.issueq.select1.grantEncoder.s[8][4:0]
2308 simulate.fabScalar.issueq.select1.grantEncoder.s[7][4:0]
2309 simulate.fabScalar.issueq.select1.grantEncoder.s[6][4:0]
2310 simulate.fabScalar.issueq.select1.grantEncoder.s[5][4:0]
2311 simulate.fabScalar.issueq.select1.grantEncoder.s[4][4:0]
2312 simulate.fabScalar.issueq.select1.grantEncoder.s[3][4:0]
2313 simulate.fabScalar.issueq.select1.grantEncoder.s[2][4:0]
2314 simulate.fabScalar.issueq.select1.grantEncoder.s[1][4:0]
2315 simulate.fabScalar.issueq.select1.grantEncoder.s[0][4:0]
2316 simulate.fabScalar.issueq.select1.grantEncoder.t[31][4:0]
2317 simulate.fabScalar.issueq.select1.grantEncoder.t[30][4:0]
2318 simulate.fabScalar.issueq.select1.grantEncoder.t[29][4:0]
2319 simulate.fabScalar.issueq.select1.grantEncoder.t[28][4:0]
2320 simulate.fabScalar.issueq.select1.grantEncoder.t[27][4:0]
2321 simulate.fabScalar.issueq.select1.grantEncoder.t[26][4:0]
2322 simulate.fabScalar.issueq.select1.grantEncoder.t[25][4:0]
2323 simulate.fabScalar.issueq.select1.grantEncoder.t[24][4:0]
2324 simulate.fabScalar.issueq.select1.grantEncoder.t[23][4:0]
2325 simulate.fabScalar.issueq.select1.grantEncoder.t[22][4:0]
2326 simulate.fabScalar.issueq.select1.grantEncoder.t[21][4:0]
2327 simulate.fabScalar.issueq.select1.grantEncoder.t[20][4:0]
2328 simulate.fabScalar.issueq.select1.grantEncoder.t[19][4:0]
2329 simulate.fabScalar.issueq.select1.grantEncoder.t[18][4:0]
2330 simulate.fabScalar.issueq.select1.grantEncoder.t[17][4:0]
2331 simulate.fabScalar.issueq.select1.grantEncoder.t[16][4:0]
2332 simulate.fabScalar.issueq.select1.grantEncoder.t[15][4:0]
2333 simulate.fabScalar.issueq.select1.grantEncoder.t[14][4:0]
2334 simulate.fabScalar.issueq.select1.grantEncoder.t[13][4:0]
2335 simulate.fabScalar.issueq.select1.grantEncoder.t[12][4:0]
2336 simulate.fabScalar.issueq.select1.grantEncoder.t[11][4:0]
2337 simulate.fabScalar.issueq.select1.grantEncoder.t[10][4:0]
2338 simulate.fabScalar.issueq.select1.grantEncoder.t[9][4:0]
2339 simulate.fabScalar.issueq.select1.grantEncoder.t[8][4:0]
2340 simulate.fabScalar.issueq.select1.grantEncoder.t[7][4:0]
2341 simulate.fabScalar.issueq.select1.grantEncoder.t[6][4:0]
2342 simulate.fabScalar.issueq.select1.grantEncoder.t[5][4:0]
2343 simulate.fabScalar.issueq.select1.grantEncoder.t[4][4:0]
2344 simulate.fabScalar.issueq.select1.grantEncoder.t[3][4:0]
2345 simulate.fabScalar.issueq.select1.grantEncoder.t[2][4:0]
2346 simulate.fabScalar.issueq.select1.grantEncoder.t[1][4:0]
2347 simulate.fabScalar.issueq.select1.grantEncoder.t[0][4:0]
2348 simulate.fabScalar.issueq.select1.grantEncoder.u[4][31:0]
2349 simulate.fabScalar.issueq.select1.grantEncoder.u[3][31:0]
2350 simulate.fabScalar.issueq.select1.grantEncoder.u[2][31:0]
2351 simulate.fabScalar.issueq.select1.grantEncoder.u[1][31:0]
2352 simulate.fabScalar.issueq.select1.grantEncoder.u[0][31:0]
2353 simulate.fabScalar.issueq.select1.grantEncoder.encoded[4:0]
2354 simulate.fabScalar.issueq.select1.grantEncoder.i
2355 simulate.fabScalar.issueq.select1.grantEncoder.j
2356 simulate.fabScalar.issueq.select1.U0_0.req0_i
2357 simulate.fabScalar.issueq.select1.U0_0.req1_i
2358 simulate.fabScalar.issueq.select1.U0_0.req2_i
2359 simulate.fabScalar.issueq.select1.U0_0.req3_i
2360 simulate.fabScalar.issueq.select1.U0_0.req4_i
2361 simulate.fabScalar.issueq.select1.U0_0.req5_i
2362 simulate.fabScalar.issueq.select1.U0_0.req6_i
2363 simulate.fabScalar.issueq.select1.U0_0.req7_i
2364 simulate.fabScalar.issueq.select1.U0_0.grant_i
2365 simulate.fabScalar.issueq.select1.U0_0.grant0_o
2366 simulate.fabScalar.issueq.select1.U0_0.grant1_o
2367 simulate.fabScalar.issueq.select1.U0_0.grant2_o
2368 simulate.fabScalar.issueq.select1.U0_0.grant3_o
2369 simulate.fabScalar.issueq.select1.U0_0.grant4_o
2370 simulate.fabScalar.issueq.select1.U0_0.grant5_o
2371 simulate.fabScalar.issueq.select1.U0_0.grant6_o
2372 simulate.fabScalar.issueq.select1.U0_0.grant7_o
2373 simulate.fabScalar.issueq.select1.U0_0.req_o
2374 simulate.fabScalar.issueq.select1.U0_0.req[7:0]
2375 simulate.fabScalar.issueq.select1.U0_0.grant[7:0]
2376 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2377 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_i[7:0]
2378 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_o[7:0]
2379 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.mask[7:0]
2380 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector[7:0]
2381 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.j
2382 simulate.fabScalar.issueq.select1.U0_1.req0_i
2383 simulate.fabScalar.issueq.select1.U0_1.req1_i
2384 simulate.fabScalar.issueq.select1.U0_1.req2_i
2385 simulate.fabScalar.issueq.select1.U0_1.req3_i
2386 simulate.fabScalar.issueq.select1.U0_1.req4_i
2387 simulate.fabScalar.issueq.select1.U0_1.req5_i
2388 simulate.fabScalar.issueq.select1.U0_1.req6_i
2389 simulate.fabScalar.issueq.select1.U0_1.req7_i
2390 simulate.fabScalar.issueq.select1.U0_1.grant_i
2391 simulate.fabScalar.issueq.select1.U0_1.grant0_o
2392 simulate.fabScalar.issueq.select1.U0_1.grant1_o
2393 simulate.fabScalar.issueq.select1.U0_1.grant2_o
2394 simulate.fabScalar.issueq.select1.U0_1.grant3_o
2395 simulate.fabScalar.issueq.select1.U0_1.grant4_o
2396 simulate.fabScalar.issueq.select1.U0_1.grant5_o
2397 simulate.fabScalar.issueq.select1.U0_1.grant6_o
2398 simulate.fabScalar.issueq.select1.U0_1.grant7_o
2399 simulate.fabScalar.issueq.select1.U0_1.req_o
2400 simulate.fabScalar.issueq.select1.U0_1.req[7:0]
2401 simulate.fabScalar.issueq.select1.U0_1.grant[7:0]
2402 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2403 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_i[7:0]
2404 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_o[7:0]
2405 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.mask[7:0]
2406 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector[7:0]
2407 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.j
2408 simulate.fabScalar.issueq.select1.U0_2.req0_i
2409 simulate.fabScalar.issueq.select1.U0_2.req1_i
2410 simulate.fabScalar.issueq.select1.U0_2.req2_i
2411 simulate.fabScalar.issueq.select1.U0_2.req3_i
2412 simulate.fabScalar.issueq.select1.U0_2.req4_i
2413 simulate.fabScalar.issueq.select1.U0_2.req5_i
2414 simulate.fabScalar.issueq.select1.U0_2.req6_i
2415 simulate.fabScalar.issueq.select1.U0_2.req7_i
2416 simulate.fabScalar.issueq.select1.U0_2.grant_i
2417 simulate.fabScalar.issueq.select1.U0_2.grant0_o
2418 simulate.fabScalar.issueq.select1.U0_2.grant1_o
2419 simulate.fabScalar.issueq.select1.U0_2.grant2_o
2420 simulate.fabScalar.issueq.select1.U0_2.grant3_o
2421 simulate.fabScalar.issueq.select1.U0_2.grant4_o
2422 simulate.fabScalar.issueq.select1.U0_2.grant5_o
2423 simulate.fabScalar.issueq.select1.U0_2.grant6_o
2424 simulate.fabScalar.issueq.select1.U0_2.grant7_o
2425 simulate.fabScalar.issueq.select1.U0_2.req_o
2426 simulate.fabScalar.issueq.select1.U0_2.req[7:0]
2427 simulate.fabScalar.issueq.select1.U0_2.grant[7:0]
2428 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2429 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_i[7:0]
2430 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_o[7:0]
2431 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.mask[7:0]
2432 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector[7:0]
2433 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.j
2434 simulate.fabScalar.issueq.select1.U0_3.req0_i
2435 simulate.fabScalar.issueq.select1.U0_3.req1_i
2436 simulate.fabScalar.issueq.select1.U0_3.req2_i
2437 simulate.fabScalar.issueq.select1.U0_3.req3_i
2438 simulate.fabScalar.issueq.select1.U0_3.req4_i
2439 simulate.fabScalar.issueq.select1.U0_3.req5_i
2440 simulate.fabScalar.issueq.select1.U0_3.req6_i
2441 simulate.fabScalar.issueq.select1.U0_3.req7_i
2442 simulate.fabScalar.issueq.select1.U0_3.grant_i
2443 simulate.fabScalar.issueq.select1.U0_3.grant0_o
2444 simulate.fabScalar.issueq.select1.U0_3.grant1_o
2445 simulate.fabScalar.issueq.select1.U0_3.grant2_o
2446 simulate.fabScalar.issueq.select1.U0_3.grant3_o
2447 simulate.fabScalar.issueq.select1.U0_3.grant4_o
2448 simulate.fabScalar.issueq.select1.U0_3.grant5_o
2449 simulate.fabScalar.issueq.select1.U0_3.grant6_o
2450 simulate.fabScalar.issueq.select1.U0_3.grant7_o
2451 simulate.fabScalar.issueq.select1.U0_3.req_o
2452 simulate.fabScalar.issueq.select1.U0_3.req[7:0]
2453 simulate.fabScalar.issueq.select1.U0_3.grant[7:0]
2454 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2455 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_i[7:0]
2456 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_o[7:0]
2457 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.mask[7:0]
2458 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector[7:0]
2459 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.j
2460 simulate.fabScalar.issueq.select1.U1_0.req0_i
2461 simulate.fabScalar.issueq.select1.U1_0.req1_i
2462 simulate.fabScalar.issueq.select1.U1_0.req2_i
2463 simulate.fabScalar.issueq.select1.U1_0.req3_i
2464 simulate.fabScalar.issueq.select1.U1_0.grant_i
2465 simulate.fabScalar.issueq.select1.U1_0.grant0_o
2466 simulate.fabScalar.issueq.select1.U1_0.grant1_o
2467 simulate.fabScalar.issueq.select1.U1_0.grant2_o
2468 simulate.fabScalar.issueq.select1.U1_0.grant3_o
2469 simulate.fabScalar.issueq.select1.U1_0.req_o
2470 simulate.fabScalar.issueq.select1.U1_0.req[3:0]
2471 simulate.fabScalar.issueq.select1.U1_0.grant[3:0]
2472 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2473 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_i[3:0]
2474 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_o[3:0]
2475 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.mask[3:0]
2476 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector[3:0]
2477 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.j
2478 simulate.fabScalar.issueq.preparing_request_vector_for_FU2.k
2479 simulate.fabScalar.issueq.select2.clk
2480 simulate.fabScalar.issueq.select2.reset
2481 simulate.fabScalar.issueq.select2.grant_i
2482 simulate.fabScalar.issueq.select2.grantedValid_o
2483 simulate.fabScalar.issueq.select2.grantedEntry_o[4:0]
2484 simulate.fabScalar.issueq.select2.grantedEntry[4:0]
2485 simulate.fabScalar.issueq.select2.reqOut_u0_0
2486 simulate.fabScalar.issueq.select2.reqOut_u0_1
2487 simulate.fabScalar.issueq.select2.reqOut_u0_2
2488 simulate.fabScalar.issueq.select2.reqOut_u0_3
2489 simulate.fabScalar.issueq.select2.reqOut_u1_0
2490 simulate.fabScalar.issueq.select2.grantIn_u0_0
2491 simulate.fabScalar.issueq.select2.grantIn_u0_1
2492 simulate.fabScalar.issueq.select2.grantIn_u0_2
2493 simulate.fabScalar.issueq.select2.grantIn_u0_3
2494 simulate.fabScalar.issueq.select2.grantIn_u1_0
2495 simulate.fabScalar.issueq.select2.i
2496 simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH
2497 simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH_LOG
2498 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[31]
2499 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[30]
2500 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[29]
2501 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[28]
2502 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[27]
2503 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[26]
2504 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[25]
2505 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[24]
2506 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[23]
2507 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[22]
2508 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[21]
2509 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[20]
2510 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[19]
2511 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[18]
2512 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[17]
2513 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[16]
2514 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[15]
2515 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[14]
2516 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[13]
2517 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[12]
2518 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[11]
2519 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[10]
2520 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[9]
2521 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[8]
2522 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[7]
2523 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[6]
2524 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[5]
2525 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[4]
2526 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[3]
2527 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[2]
2528 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[1]
2529 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[0]
2530 simulate.fabScalar.issueq.select2.grantEncoder.encoded_o[4:0]
2531 simulate.fabScalar.issueq.select2.grantEncoder.s[31][4:0]
2532 simulate.fabScalar.issueq.select2.grantEncoder.s[30][4:0]
2533 simulate.fabScalar.issueq.select2.grantEncoder.s[29][4:0]
2534 simulate.fabScalar.issueq.select2.grantEncoder.s[28][4:0]
2535 simulate.fabScalar.issueq.select2.grantEncoder.s[27][4:0]
2536 simulate.fabScalar.issueq.select2.grantEncoder.s[26][4:0]
2537 simulate.fabScalar.issueq.select2.grantEncoder.s[25][4:0]
2538 simulate.fabScalar.issueq.select2.grantEncoder.s[24][4:0]
2539 simulate.fabScalar.issueq.select2.grantEncoder.s[23][4:0]
2540 simulate.fabScalar.issueq.select2.grantEncoder.s[22][4:0]
2541 simulate.fabScalar.issueq.select2.grantEncoder.s[21][4:0]
2542 simulate.fabScalar.issueq.select2.grantEncoder.s[20][4:0]
2543 simulate.fabScalar.issueq.select2.grantEncoder.s[19][4:0]
2544 simulate.fabScalar.issueq.select2.grantEncoder.s[18][4:0]
2545 simulate.fabScalar.issueq.select2.grantEncoder.s[17][4:0]
2546 simulate.fabScalar.issueq.select2.grantEncoder.s[16][4:0]
2547 simulate.fabScalar.issueq.select2.grantEncoder.s[15][4:0]
2548 simulate.fabScalar.issueq.select2.grantEncoder.s[14][4:0]
2549 simulate.fabScalar.issueq.select2.grantEncoder.s[13][4:0]
2550 simulate.fabScalar.issueq.select2.grantEncoder.s[12][4:0]
2551 simulate.fabScalar.issueq.select2.grantEncoder.s[11][4:0]
2552 simulate.fabScalar.issueq.select2.grantEncoder.s[10][4:0]
2553 simulate.fabScalar.issueq.select2.grantEncoder.s[9][4:0]
2554 simulate.fabScalar.issueq.select2.grantEncoder.s[8][4:0]
2555 simulate.fabScalar.issueq.select2.grantEncoder.s[7][4:0]
2556 simulate.fabScalar.issueq.select2.grantEncoder.s[6][4:0]
2557 simulate.fabScalar.issueq.select2.grantEncoder.s[5][4:0]
2558 simulate.fabScalar.issueq.select2.grantEncoder.s[4][4:0]
2559 simulate.fabScalar.issueq.select2.grantEncoder.s[3][4:0]
2560 simulate.fabScalar.issueq.select2.grantEncoder.s[2][4:0]
2561 simulate.fabScalar.issueq.select2.grantEncoder.s[1][4:0]
2562 simulate.fabScalar.issueq.select2.grantEncoder.s[0][4:0]
2563 simulate.fabScalar.issueq.select2.grantEncoder.t[31][4:0]
2564 simulate.fabScalar.issueq.select2.grantEncoder.t[30][4:0]
2565 simulate.fabScalar.issueq.select2.grantEncoder.t[29][4:0]
2566 simulate.fabScalar.issueq.select2.grantEncoder.t[28][4:0]
2567 simulate.fabScalar.issueq.select2.grantEncoder.t[27][4:0]
2568 simulate.fabScalar.issueq.select2.grantEncoder.t[26][4:0]
2569 simulate.fabScalar.issueq.select2.grantEncoder.t[25][4:0]
2570 simulate.fabScalar.issueq.select2.grantEncoder.t[24][4:0]
2571 simulate.fabScalar.issueq.select2.grantEncoder.t[23][4:0]
2572 simulate.fabScalar.issueq.select2.grantEncoder.t[22][4:0]
2573 simulate.fabScalar.issueq.select2.grantEncoder.t[21][4:0]
2574 simulate.fabScalar.issueq.select2.grantEncoder.t[20][4:0]
2575 simulate.fabScalar.issueq.select2.grantEncoder.t[19][4:0]
2576 simulate.fabScalar.issueq.select2.grantEncoder.t[18][4:0]
2577 simulate.fabScalar.issueq.select2.grantEncoder.t[17][4:0]
2578 simulate.fabScalar.issueq.select2.grantEncoder.t[16][4:0]
2579 simulate.fabScalar.issueq.select2.grantEncoder.t[15][4:0]
2580 simulate.fabScalar.issueq.select2.grantEncoder.t[14][4:0]
2581 simulate.fabScalar.issueq.select2.grantEncoder.t[13][4:0]
2582 simulate.fabScalar.issueq.select2.grantEncoder.t[12][4:0]
2583 simulate.fabScalar.issueq.select2.grantEncoder.t[11][4:0]
2584 simulate.fabScalar.issueq.select2.grantEncoder.t[10][4:0]
2585 simulate.fabScalar.issueq.select2.grantEncoder.t[9][4:0]
2586 simulate.fabScalar.issueq.select2.grantEncoder.t[8][4:0]
2587 simulate.fabScalar.issueq.select2.grantEncoder.t[7][4:0]
2588 simulate.fabScalar.issueq.select2.grantEncoder.t[6][4:0]
2589 simulate.fabScalar.issueq.select2.grantEncoder.t[5][4:0]
2590 simulate.fabScalar.issueq.select2.grantEncoder.t[4][4:0]
2591 simulate.fabScalar.issueq.select2.grantEncoder.t[3][4:0]
2592 simulate.fabScalar.issueq.select2.grantEncoder.t[2][4:0]
2593 simulate.fabScalar.issueq.select2.grantEncoder.t[1][4:0]
2594 simulate.fabScalar.issueq.select2.grantEncoder.t[0][4:0]
2595 simulate.fabScalar.issueq.select2.grantEncoder.u[4][31:0]
2596 simulate.fabScalar.issueq.select2.grantEncoder.u[3][31:0]
2597 simulate.fabScalar.issueq.select2.grantEncoder.u[2][31:0]
2598 simulate.fabScalar.issueq.select2.grantEncoder.u[1][31:0]
2599 simulate.fabScalar.issueq.select2.grantEncoder.u[0][31:0]
2600 simulate.fabScalar.issueq.select2.grantEncoder.encoded[4:0]
2601 simulate.fabScalar.issueq.select2.grantEncoder.i
2602 simulate.fabScalar.issueq.select2.grantEncoder.j
2603 simulate.fabScalar.issueq.select2.U0_0.req0_i
2604 simulate.fabScalar.issueq.select2.U0_0.req1_i
2605 simulate.fabScalar.issueq.select2.U0_0.req2_i
2606 simulate.fabScalar.issueq.select2.U0_0.req3_i
2607 simulate.fabScalar.issueq.select2.U0_0.req4_i
2608 simulate.fabScalar.issueq.select2.U0_0.req5_i
2609 simulate.fabScalar.issueq.select2.U0_0.req6_i
2610 simulate.fabScalar.issueq.select2.U0_0.req7_i
2611 simulate.fabScalar.issueq.select2.U0_0.grant_i
2612 simulate.fabScalar.issueq.select2.U0_0.grant0_o
2613 simulate.fabScalar.issueq.select2.U0_0.grant1_o
2614 simulate.fabScalar.issueq.select2.U0_0.grant2_o
2615 simulate.fabScalar.issueq.select2.U0_0.grant3_o
2616 simulate.fabScalar.issueq.select2.U0_0.grant4_o
2617 simulate.fabScalar.issueq.select2.U0_0.grant5_o
2618 simulate.fabScalar.issueq.select2.U0_0.grant6_o
2619 simulate.fabScalar.issueq.select2.U0_0.grant7_o
2620 simulate.fabScalar.issueq.select2.U0_0.req_o
2621 simulate.fabScalar.issueq.select2.U0_0.req[7:0]
2622 simulate.fabScalar.issueq.select2.U0_0.grant[7:0]
2623 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2624 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_i[7:0]
2625 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_o[7:0]
2626 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.mask[7:0]
2627 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector[7:0]
2628 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.j
2629 simulate.fabScalar.issueq.select2.U0_1.req0_i
2630 simulate.fabScalar.issueq.select2.U0_1.req1_i
2631 simulate.fabScalar.issueq.select2.U0_1.req2_i
2632 simulate.fabScalar.issueq.select2.U0_1.req3_i
2633 simulate.fabScalar.issueq.select2.U0_1.req4_i
2634 simulate.fabScalar.issueq.select2.U0_1.req5_i
2635 simulate.fabScalar.issueq.select2.U0_1.req6_i
2636 simulate.fabScalar.issueq.select2.U0_1.req7_i
2637 simulate.fabScalar.issueq.select2.U0_1.grant_i
2638 simulate.fabScalar.issueq.select2.U0_1.grant0_o
2639 simulate.fabScalar.issueq.select2.U0_1.grant1_o
2640 simulate.fabScalar.issueq.select2.U0_1.grant2_o
2641 simulate.fabScalar.issueq.select2.U0_1.grant3_o
2642 simulate.fabScalar.issueq.select2.U0_1.grant4_o
2643 simulate.fabScalar.issueq.select2.U0_1.grant5_o
2644 simulate.fabScalar.issueq.select2.U0_1.grant6_o
2645 simulate.fabScalar.issueq.select2.U0_1.grant7_o
2646 simulate.fabScalar.issueq.select2.U0_1.req_o
2647 simulate.fabScalar.issueq.select2.U0_1.req[7:0]
2648 simulate.fabScalar.issueq.select2.U0_1.grant[7:0]
2649 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2650 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_i[7:0]
2651 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_o[7:0]
2652 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.mask[7:0]
2653 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector[7:0]
2654 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.j
2655 simulate.fabScalar.issueq.select2.U0_2.req0_i
2656 simulate.fabScalar.issueq.select2.U0_2.req1_i
2657 simulate.fabScalar.issueq.select2.U0_2.req2_i
2658 simulate.fabScalar.issueq.select2.U0_2.req3_i
2659 simulate.fabScalar.issueq.select2.U0_2.req4_i
2660 simulate.fabScalar.issueq.select2.U0_2.req5_i
2661 simulate.fabScalar.issueq.select2.U0_2.req6_i
2662 simulate.fabScalar.issueq.select2.U0_2.req7_i
2663 simulate.fabScalar.issueq.select2.U0_2.grant_i
2664 simulate.fabScalar.issueq.select2.U0_2.grant0_o
2665 simulate.fabScalar.issueq.select2.U0_2.grant1_o
2666 simulate.fabScalar.issueq.select2.U0_2.grant2_o
2667 simulate.fabScalar.issueq.select2.U0_2.grant3_o
2668 simulate.fabScalar.issueq.select2.U0_2.grant4_o
2669 simulate.fabScalar.issueq.select2.U0_2.grant5_o
2670 simulate.fabScalar.issueq.select2.U0_2.grant6_o
2671 simulate.fabScalar.issueq.select2.U0_2.grant7_o
2672 simulate.fabScalar.issueq.select2.U0_2.req_o
2673 simulate.fabScalar.issueq.select2.U0_2.req[7:0]
2674 simulate.fabScalar.issueq.select2.U0_2.grant[7:0]
2675 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2676 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector_i[7:0]
2677 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector_o[7:0]
2678 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.mask[7:0]
2679 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector[7:0]
2680 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.j
2681 simulate.fabScalar.issueq.select2.U0_3.req0_i
2682 simulate.fabScalar.issueq.select2.U0_3.req1_i
2683 simulate.fabScalar.issueq.select2.U0_3.req2_i
2684 simulate.fabScalar.issueq.select2.U0_3.req3_i
2685 simulate.fabScalar.issueq.select2.U0_3.req4_i
2686 simulate.fabScalar.issueq.select2.U0_3.req5_i
2687 simulate.fabScalar.issueq.select2.U0_3.req6_i
2688 simulate.fabScalar.issueq.select2.U0_3.req7_i
2689 simulate.fabScalar.issueq.select2.U0_3.grant_i
2690 simulate.fabScalar.issueq.select2.U0_3.grant0_o
2691 simulate.fabScalar.issueq.select2.U0_3.grant1_o
2692 simulate.fabScalar.issueq.select2.U0_3.grant2_o
2693 simulate.fabScalar.issueq.select2.U0_3.grant3_o
2694 simulate.fabScalar.issueq.select2.U0_3.grant4_o
2695 simulate.fabScalar.issueq.select2.U0_3.grant5_o
2696 simulate.fabScalar.issueq.select2.U0_3.grant6_o
2697 simulate.fabScalar.issueq.select2.U0_3.grant7_o
2698 simulate.fabScalar.issueq.select2.U0_3.req_o
2699 simulate.fabScalar.issueq.select2.U0_3.req[7:0]
2700 simulate.fabScalar.issueq.select2.U0_3.grant[7:0]
2701 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2702 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector_i[7:0]
2703 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector_o[7:0]
2704 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.mask[7:0]
2705 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector[7:0]
2706 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.j
2707 simulate.fabScalar.issueq.select2.U1_0.req0_i
2708 simulate.fabScalar.issueq.select2.U1_0.req1_i
2709 simulate.fabScalar.issueq.select2.U1_0.req2_i
2710 simulate.fabScalar.issueq.select2.U1_0.req3_i
2711 simulate.fabScalar.issueq.select2.U1_0.grant_i
2712 simulate.fabScalar.issueq.select2.U1_0.grant0_o
2713 simulate.fabScalar.issueq.select2.U1_0.grant1_o
2714 simulate.fabScalar.issueq.select2.U1_0.grant2_o
2715 simulate.fabScalar.issueq.select2.U1_0.grant3_o
2716 simulate.fabScalar.issueq.select2.U1_0.req_o
2717 simulate.fabScalar.issueq.select2.U1_0.req[3:0]
2718 simulate.fabScalar.issueq.select2.U1_0.grant[3:0]
2719 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2720 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.vector[3:0]
2721 simulate.fabScalar.issueq.select3.grantedEntry[4:0]
2722 simulate.fabScalar.issueq.select3.reqOut_u0_3
2723 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[26]
2724 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[1]
2725 simulate.fabScalar.issueq.select3.grantEncoder.t[27][4:0]
2726 simulate.fabScalar.issueq.select3.grantEncoder.t[18][4:0]
2727 simulate.fabScalar.issueq.select3.grantEncoder.t[16][4:0]
2728 simulate.fabScalar.issueq.select3.grantEncoder.t[11][4:0]
2729 simulate.fabScalar.issueq.select3.grantEncoder.t[10][4:0]
2730 simulate.fabScalar.issueq.select3.grantEncoder.t[4][4:0]
2731 simulate.fabScalar.issueq.select3.grantEncoder.t[3][4:0]
2732 simulate.fabScalar.issueq.select3.grantEncoder.u[3][31:0]
2733 simulate.fabScalar.issueq.select3.grantEncoder.u[2][31:0]
2734 simulate.fabScalar.issueq.select3.grantEncoder.u[1][31:0]
2735 simulate.fabScalar.issueq.select3.grantEncoder.u[0][31:0]
2736 simulate.fabScalar.issueq.select3.grantEncoder.encoded[4:0]
2737 simulate.fabScalar.issueq.select3.U0_0.req7_i
2738 simulate.fabScalar.issueq.select3.U0_0.grant_i
2739 simulate.fabScalar.issueq.select3.U0_0.grant0_o
2740 simulate.fabScalar.issueq.select3.U0_0.grant1_o
2741 simulate.fabScalar.issueq.select3.U0_0.req_o
2742 simulate.fabScalar.issueq.select3.U0_0.grant[7:0]
2743 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2744 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.vector[7:0]
2745 simulate.fabScalar.issueq.select3.U0_1.grant5_o
2746 simulate.fabScalar.issueq.select3.U0_1.grant[7:0]
2747 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2748 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.vector[7:0]
2749 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.j
2750 simulate.fabScalar.issueq.select3.U0_2.req1_i
2751 simulate.fabScalar.issueq.select3.U0_2.req2_i
2752 simulate.fabScalar.issueq.select3.U0_2.req4_i
2753 simulate.fabScalar.issueq.select3.U0_2.req6_i
2754 simulate.fabScalar.issueq.select3.U0_2.grant1_o
2755 simulate.fabScalar.issueq.select3.U0_2.grant2_o
2756 simulate.fabScalar.issueq.select3.U0_2.grant[7:0]
2757 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2758 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.vector[7:0]
2759 simulate.fabScalar.issueq.select3.U0_3.grant_i
2760 simulate.fabScalar.issueq.select3.U0_3.req[7:0]
2761 simulate.fabScalar.issueq.select3.U0_3.grant[7:0]
2762 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.vector[7:0]
2763 simulate.fabScalar.issueq.select3.U1_0.grant[3:0]
2764 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.vector[3:0]
2765 simulate.fabScalar.issueq.rsr.branchMask2_i[3:0]
2766 simulate.fabScalar.issueq.rsr.rsr1Tag_o[6:0]
2767 simulate.fabScalar.issueq.rsr.RSR_CALU[1][6:0]
2768 simulate.fabScalar.issueq.rsr.granted1Dest[6:0]
2769 simulate.fabScalar.issueq.rsr.granted2Dest[6:0]
2770 simulate.fabScalar.issueq.rsr.branchMask0[6:0]
2771 simulate.fabScalar.issueq.rsr.branchMask1[6:0]
2772 simulate.fabScalar.issueq.rsr.branchMask2[6:0]
2773 simulate.fabScalar.issueq.rsr.UPDATE.i
2774 simulate.fabScalar.reg_read.inst2Source1[6:0]
2775 simulate.fabScalar.reg_read.inst2Source2[6:0]
2776 simulate.fabScalar.reg_read.inst3Source1[6:0]
2777 simulate.fabScalar.reg_read.inst3Source2[6:0]
2778 simulate.fabScalar.reg_read.bypass0Data[31:0]
2779 simulate.fabScalar.reg_read.bypass1Data[31:0]
2780 simulate.fabScalar.reg_read.bypass3Data[31:0]
2781 simulate.fabScalar.reg_read.bypass0Dest[6:0]
2782 simulate.fabScalar.reg_read.bypass1Dest[6:0]
2783 simulate.fabScalar.reg_read.bypass2Dest[6:0]
2784 simulate.fabScalar.reg_read.mispredictEvent
2785 simulate.fabScalar.reg_read.inst1Mask_l1[3:0]
2786 simulate.fabScalar.reg_read.inst3Mask_l1[3:0]
2787 simulate.fabScalar.reg_read.inst0Data1[31:0]
2788 simulate.fabScalar.reg_read.inst0Data2[31:0]
2789 simulate.fabScalar.reg_read.inst1Data1[31:0]
2790 simulate.fabScalar.reg_read.inst1Data2[31:0]
2791 simulate.fabScalar.reg_read.inst2Data1[31:0]
2792 simulate.fabScalar.reg_read.inst0Data2_11[31:0]
2793 simulate.fabScalar.reg_read.decoded_addr1_stage1_o[95:0]
2794 simulate.fabScalar.reg_read.decoded_addr2_stage1_o[95:0]
2795 simulate.fabScalar.reg_read.decoded_addr4_stage1_o[95:0]
2796 simulate.fabScalar.reg_read.decoded_addr1wr_stage1_o[95:0]
2797 simulate.fabScalar.reg_read.decoded_addr2wr_stage1_o[95:0]
2798 simulate.fabScalar.reg_read.decoded_addr3wr_stage1_o[95:0]
2799 simulate.fabScalar.reg_read.we0_stage1_o
2800 simulate.fabScalar.reg_read.data1_stage1[31:0]
2801 simulate.fabScalar.reg_read.data2_stage1[31:0]
2802 simulate.fabScalar.reg_read.data3_stage1[31:0]
2803 simulate.fabScalar.reg_read.data4_stage1[31:0]
2804 simulate.fabScalar.reg_read.data5_stage1[31:0]
2805 simulate.fabScalar.reg_read.data6_stage1[31:0]
2806 simulate.fabScalar.reg_read.data7_stage1[31:0]
2807 simulate.fabScalar.reg_read.bypass0Data_stage1i[31:0]
2808 simulate.fabScalar.reg_read.bypass3Data_stage1i[31:0]
2809 simulate.fabScalar.reg_read.bypass0Data_1[31:0]
2810 simulate.fabScalar.reg_read.bypass1Data_1[31:0]
2811 simulate.fabScalar.reg_read.inst0Src2_mch0
2812 simulate.fabScalar.reg_read.inst0Src1_mch1
2813 simulate.fabScalar.reg_read.inst0Src2_mch3
2814 simulate.fabScalar.reg_read.inst1Src2_mch0
2815 simulate.fabScalar.reg_read.inst1Src2_mch1
2816 simulate.fabScalar.reg_read.inst1Src2_mch2
2817 simulate.fabScalar.reg_read.inst1Src1_mch3
2818 simulate.fabScalar.reg_read.inst1Src2_mch3
2819 simulate.fabScalar.reg_read.inst2Src2_mch0
2820 simulate.fabScalar.reg_read.inst2Src1_mch1
2821 simulate.fabScalar.reg_read.inst2Src2_mch1
2822 simulate.fabScalar.reg_read.inst2Src1_mch3
2823 simulate.fabScalar.reg_read.inst3Src1_mch0
2824 simulate.fabScalar.reg_read.inst3Src1_mch1
2825 simulate.fabScalar.reg_read.inst3Src1_mch2
2826 simulate.fabScalar.reg_read.inst3Src1_mch3
2827 simulate.fabScalar.reg_read.PhyRegFile1.addr2_i[6:0]
2828 simulate.fabScalar.reg_read.PhyRegFile1.addr3_i[6:0]
2829 simulate.fabScalar.reg_read.PhyRegFile1.addr5_i[6:0]
2830 simulate.fabScalar.reg_read.PhyRegFile1.addr1wr_i[6:0]
2831 simulate.fabScalar.reg_read.PhyRegFile1.addr3wr_i[6:0]
2832 simulate.fabScalar.reg_read.PhyRegFile1.data2wr_i[31:0]
2833 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr5_o[95:0]
2834 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr6_o[95:0]
2835 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr7_o[95:0]
2836 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr0wr_o[95:0]
2837 simulate.fabScalar.reg_read.PhyRegFile1.data1_o[31:0]
2838 simulate.fabScalar.reg_read.PhyRegFile1.data2_o[31:0]
2839 simulate.fabScalar.reg_read.PhyRegFile1.data5_o[31:0]
2840 simulate.fabScalar.reg_read.PhyRegFile1.data7_o[31:0]
2841 simulate.fabScalar.reg_read.PhyRegFile1.j
2842 simulate.fabScalar.reg_read.UPDATE_PHY_REG.k
2843 simulate.fabScalar.regread_execute.gr_inst1BrDir
2844 simulate.fabScalar.regread_execute.gr_inst3BrDir
2845 simulate.fabScalar.regread_execute.gr_inst0CtiqTag[3:0]
2846 simulate.fabScalar.regread_execute.gr_inst1CtiqTag[3:0]
2847 simulate.fabScalar.regread_execute.gr_inst3CtiqTag[3:0]
2848 simulate.fabScalar.regread_execute.gr_inst3TarAddr[31:0]
2849 simulate.fabScalar.regread_execute.gr_inst1PC[31:0]
2850 simulate.fabScalar.regread_execute.gr_inst3PC[31:0]
2851 simulate.fabScalar.regread_execute.gr_inst0Opcode[7:0]
2852 simulate.fabScalar.regread_execute.gr_inst1Opcode[7:0]
2853 simulate.fabScalar.regread_execute.gr_inst3Opcode[7:0]
2854 simulate.fabScalar.regread_execute.gr_inst0LdStType[1:0]
2855 simulate.fabScalar.regread_execute.gr_inst0Immd[15:0]
2856 simulate.fabScalar.regread_execute.gr_inst1Immd[15:0]
2857 simulate.fabScalar.regread_execute.gr_inst3Immd[15:0]
2858 simulate.fabScalar.regread_execute.gr_inst0srcReg1[6:0]
2859 simulate.fabScalar.regread_execute.gr_inst1srcReg1[6:0]
2860 simulate.fabScalar.regread_execute.gr_inst3srcReg1[6:0]
2861 simulate.fabScalar.regread_execute.gr_inst0srcReg2[6:0]
2862 simulate.fabScalar.regread_execute.gr_inst1srcReg2[6:0]
2863 simulate.fabScalar.regread_execute.gr_inst0DestReg[6:0]
2864 simulate.fabScalar.regread_execute.gr_inst1DestReg[6:0]
2865 simulate.fabScalar.regread_execute.gr_inst3DestReg[6:0]
2866 simulate.fabScalar.regread_execute.gr_inst0SMTid[1:0]
2867 simulate.fabScalar.regread_execute.gr_inst1SMTid[1:0]
2868 simulate.fabScalar.regread_execute.gr_inst1IQentry[4:0]
2869 simulate.fabScalar.regread_execute.gr_inst3IQentry[4:0]
2870 simulate.fabScalar.regread_execute.gr_inst0ALid[6:0]
2871 simulate.fabScalar.regread_execute.gr_inst1ALid[6:0]
2872 simulate.fabScalar.regread_execute.gr_inst3ALid[6:0]
2873 simulate.fabScalar.regread_execute.gr_inst0LSQid[4:0]
2874 simulate.fabScalar.regread_execute.gr_inst0Data1[31:0]
2875 simulate.fabScalar.regread_execute.gr_inst1Data1[31:0]
2876 simulate.fabScalar.regread_execute.gr_inst2Data1[31:0]
2877 simulate.fabScalar.regread_execute.gr_inst3Data1[31:0]
2878 simulate.fabScalar.regread_execute.gr_inst0Data2[31:0]
2879 simulate.fabScalar.regread_execute.gr_inst1Data2[31:0]
2880 simulate.fabScalar.regread_execute.gr_inst2Data2[31:0]
2881 simulate.fabScalar.regread_execute.gr_inst3Data2[31:0]
2882 simulate.fabScalar.execute.clk
2883 simulate.fabScalar.execute.fu0data2[31:0]
2884 simulate.fabScalar.execute.fu0FinalData2[31:0]
2885 simulate.fabScalar.execute.fu1FinalData1[31:0]
2886 simulate.fabScalar.execute.fu1FinalData2[31:0]
2887 simulate.fabScalar.execute.fu2FinalData2[31:0]
2888 simulate.fabScalar.execute.fu3FinalData1[31:0]
2889 simulate.fabScalar.execute.fu0.clk
2890 simulate.fabScalar.execute.fu0.instBrDir
2891 simulate.fabScalar.execute.fu0.instImmd[15:0]
2892 simulate.fabScalar.execute.fu0.instDestReg[6:0]
2893 simulate.fabScalar.execute.fu0.instSMTid[1:0]
2894 simulate.fabScalar.execute.fu0.instLSQid[4:0]
2895 simulate.fabScalar.execute.fu0.flags[7:0]
2896 simulate.fabScalar.execute.fu0.salu.data1_i[31:0]
2897 simulate.fabScalar.execute.fu0.salu.flags[7:0]
2898 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.sign_ex_immd[31:0]
2899 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.data_signed1[31:0]
2900 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.cout
2901 simulate.fabScalar.execute.fu1.clk
2902 simulate.fabScalar.execute.fu1.fuFinalData1_i[31:0]
2903 simulate.fabScalar.execute.fu1.result[12]
2904 simulate.fabScalar.execute.fu1.result[11]
2905 simulate.fabScalar.execute.fu1.calu.result_o[38]
2906 simulate.fabScalar.execute.fu1.calu.result[63:0]
2907 simulate.fabScalar.execute.fu2.instCtiqTag[3:0]
2908 simulate.fabScalar.execute.fu2.instTarAddr[31:0]
2909 simulate.fabScalar.execute.fu2.instPC[31:0]
2910 simulate.fabScalar.execute.fu2.instOpcode[7:0]
2911 simulate.fabScalar.execute.fu2.instDestReg[6:0]
2912 simulate.fabScalar.execute.fu2.instSMTid[1:0]
2913 simulate.fabScalar.execute.fu2.instALid[6:0]
2914 simulate.fabScalar.execute.fu2.instLSQid[4:0]
2915 simulate.fabScalar.execute.fu2.result[31:0]
2916 simulate.fabScalar.execute.fu2.flags[7:0]
2917 simulate.fabScalar.execute.fu2.ctrlAlu.data1_i[31:0]
2918 simulate.fabScalar.execute.fu2.ctrlAlu.flags_o[7:0]
2919 simulate.fabScalar.execute.fu2.ctrlAlu.result[31:0]
2920 simulate.fabScalar.execute.fu2.ctrlAlu.nextPC[31:0]
2921 simulate.fabScalar.execute.fu2.ctrlAlu.direction
2922 simulate.fabScalar.execute.fu2.ctrlAlu.flags[7:0]
2923 simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.sign_ex_immd[31:0]
2924 simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.mispredict
2925 simulate.fabScalar.execute.fu3.clk
2926 simulate.fabScalar.execute.fu3.instImmd[15:0]
2927 simulate.fabScalar.execute.fu3.instDestReg[6:0]
2928 simulate.fabScalar.execute.fu3.instSMTid[1:0]
2929 simulate.fabScalar.execute.fu3.instALid[6:0]
2930 simulate.fabScalar.execute.fu3.instLSQid[4:0]
2931 simulate.fabScalar.execute.fu3.result[31:0]
2932 simulate.fabScalar.execute.fu3.ldstSize[1:0]
2933 simulate.fabScalar.execute.fu3.flags[7:0]
2934 simulate.fabScalar.execute.fu3.agen.ALU_OPERATION.sign_ex_immd[31:0]
2935 simulate.fabScalar.execute.fu0_srcReg1.srcReg_i[6:0]
2936 simulate.fabScalar.execute.fu0_srcReg1.srcData_i[31:0]
2937 simulate.fabScalar.execute.fu0_srcReg1.bypassValid0_i
2938 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match1
2939 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match0
2940 simulate.fabScalar.execute.fu1_srcReg1.srcReg_i[6:0]
2941 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match1
2942 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match
2943 simulate.fabScalar.execute.fu1_srcReg2.bypassValid0_i
2944 simulate.fabScalar.execute.fu2_srcReg1.srcReg_i[6:0]
2945 simulate.fabScalar.execute.fu2_srcReg1.srcData_i[31:0]
2946 simulate.fabScalar.execute.fu2_srcReg1.bypassValid0_i
2947 simulate.fabScalar.execute.fu2_srcReg2.srcReg_i[6:0]
2948 simulate.fabScalar.execute.fu2_srcReg2.srcData_i[31:0]
2949 simulate.fabScalar.execute.fu2_srcReg2.bypassValid0_i
2950 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match3
2951 simulate.fabScalar.execute.fu3_srcReg1.srcData_i[31:0]
2952 simulate.fabScalar.execute.fu3_srcReg1.bypassValid0_i
2953 simulate.fabScalar.execute.fu3_srcReg1.bypassData0_i[31:0]
2954 simulate.fabScalar.execute.fu3_srcReg1.bypassValid1_i
2955 simulate.fabScalar.execute.fu3_srcReg1.bypassData2_i[31:0]
2956 simulate.fabScalar.execute.fu3_srcReg1.bypassData3_i[31:0]
2957 simulate.fabScalar.execute.fu3_srcReg1.dataOut_o[31:0]
2958 simulate.fabScalar.execute.fu3_srcReg2.srcData_i[31:0]
2959 simulate.fabScalar.execute.fu3_srcReg2.bypassValid0_i
2960 simulate.fabScalar.writebk.bypassValid0_o
2961 simulate.fabScalar.writebk.ctrlFU1_o[14:0]
2962 simulate.fabScalar.writebk.agenIqEntry0_o[4:0]
2963 simulate.fabScalar.writebk.ctrlVerified_o
2964 simulate.fabScalar.writebk.ctrlFU2_l0[14:0]
2965 simulate.fabScalar.writebk.writebkValid3_l0
2966 simulate.fabScalar.writebk.ctrlFU3_l0[14:0]
2967 simulate.fabScalar.writebk.computedAddr3_l0[31:0]
2968 simulate.fabScalar.writebk.INVALIDATE_WB_ON_MISPREDICT.fu1BranchMask[3:0]
2969 simulate.fabScalar.lsu.lsqId1_o[4:0]
2970 simulate.fabScalar.lsu.lsqId2_o[4:0]
2971 simulate.fabScalar.lsu.lsqId3_o[4:0]
2972 simulate.fabScalar.lsu.commitStore0_i
2973 simulate.fabScalar.lsu.ldq[31][18:0]
2974 simulate.fabScalar.lsu.ldq[30][18:0]
2975 simulate.fabScalar.lsu.ldq[28][18:0]
2976 simulate.fabScalar.lsu.ldq[26][18:0]
2977 simulate.fabScalar.lsu.ldq[25][18:0]
2978 simulate.fabScalar.lsu.ldq[24][18:0]
2979 simulate.fabScalar.lsu.ldq[23][18:0]
2980 simulate.fabScalar.lsu.ldq[20][18:0]
2981 simulate.fabScalar.lsu.ldq[19][18:0]
2982 simulate.fabScalar.lsu.ldq[18][18:0]
2983 simulate.fabScalar.lsu.ldq[17][18:0]
2984 simulate.fabScalar.lsu.ldq[13][18:0]
2985 simulate.fabScalar.lsu.ldq[12][18:0]
2986 simulate.fabScalar.lsu.ldq[11][18:0]
2987 simulate.fabScalar.lsu.ldq[10][18:0]
2988 simulate.fabScalar.lsu.ldq[9][18:0]
2989 simulate.fabScalar.lsu.ldq[8][18:0]
2990 simulate.fabScalar.lsu.ldq[7][18:0]
2991 simulate.fabScalar.lsu.ldq[6][18:0]
2992 simulate.fabScalar.lsu.ldq[5][18:0]
2993 simulate.fabScalar.lsu.ldq[4][18:0]
2994 simulate.fabScalar.lsu.ldq[3][18:0]
2995 simulate.fabScalar.lsu.ldq[2][18:0]
2996 simulate.fabScalar.lsu.ldq[1][18:0]
2997 simulate.fabScalar.lsu.ldq[0][18:0]
2998 simulate.fabScalar.lsu.ldqSizeofLD[31][1:0]
2999 simulate.fabScalar.lsu.ldqSizeofLD[10][1:0]
3000 simulate.fabScalar.lsu.ldqSizeofLD[7][1:0]
3001 simulate.fabScalar.lsu.ldqSizeofLD[6][1:0]
3002 simulate.fabScalar.lsu.ldqSizeofLD[5][1:0]
3003 simulate.fabScalar.lsu.ldqSizeofLD[0][1:0]
3004 simulate.fabScalar.lsu.ldqAddr1[31][31:0]
3005 simulate.fabScalar.lsu.ldqAddr1[28][31:0]
3006 simulate.fabScalar.lsu.ldqAddr1[27][31:0]
3007 simulate.fabScalar.lsu.ldqAddr1[23][31:0]
3008 simulate.fabScalar.lsu.ldqAddr1[22][31:0]
3009 simulate.fabScalar.lsu.ldqAddr1[21][31:0]
3010 simulate.fabScalar.lsu.ldqAddr1[20][31:0]
3011 simulate.fabScalar.lsu.ldqAddr1[19][31:0]
3012 simulate.fabScalar.lsu.ldqAddr1[18][31:0]
3013 simulate.fabScalar.lsu.ldqAddr1[16][31:0]
3014 simulate.fabScalar.lsu.ldqAddr1[15][31:0]
3015 simulate.fabScalar.lsu.ldqAddr1[12][31:0]
3016 simulate.fabScalar.lsu.ldqAddr1[11][31:0]
3017 simulate.fabScalar.lsu.ldqAddr1[10][31:0]
3018 simulate.fabScalar.lsu.ldqAddr1[9][31:0]
3019 simulate.fabScalar.lsu.ldqAddr1[8][31:0]
3020 simulate.fabScalar.lsu.ldqAddr1[7][31:0]
3021 simulate.fabScalar.lsu.ldqAddr1[6][31:0]
3022 simulate.fabScalar.lsu.ldqAddr1[4][31:0]
3023 simulate.fabScalar.lsu.ldqAddr1[3][31:0]
3024 simulate.fabScalar.lsu.ldqAddr1[2][31:0]
3025 simulate.fabScalar.lsu.ldqAddr1[1][31:0]
3026 simulate.fabScalar.lsu.ldqAddr1[0][31:0]
3027 simulate.fabScalar.lsu.ldqAddr2[31][31:0]
3028 simulate.fabScalar.lsu.ldqAddr2[21][31:0]
3029 simulate.fabScalar.lsu.ldqAddr2[18][31:0]
3030 simulate.fabScalar.lsu.ldqAddr2[12][31:0]
3031 simulate.fabScalar.lsu.ldqData[31][31:0]
3032 simulate.fabScalar.lsu.ldqData[21][31:0]
3033 simulate.fabScalar.lsu.ldqData[19][31:0]
3034 simulate.fabScalar.lsu.ldqData[18][31:0]
3035 simulate.fabScalar.lsu.ldqData[15][31:0]
3036 simulate.fabScalar.lsu.ldqData[14][31:0]
3037 simulate.fabScalar.lsu.ldqData[13][31:0]
3038 simulate.fabScalar.lsu.ldqData[11][31:0]
3039 simulate.fabScalar.lsu.ldqData[10][31:0]
3040 simulate.fabScalar.lsu.ldqData[9][31:0]
3041 simulate.fabScalar.lsu.ldqData[8][31:0]
3042 simulate.fabScalar.lsu.ldqData[7][31:0]
3043 simulate.fabScalar.lsu.ldqData[6][31:0]
3044 simulate.fabScalar.lsu.ldqData[5][31:0]
3045 simulate.fabScalar.lsu.ldqData[4][31:0]
3046 simulate.fabScalar.lsu.ldqData[3][31:0]
3047 simulate.fabScalar.lsu.ldqData[2][31:0]
3048 simulate.fabScalar.lsu.ldqData[1][31:0]
3049 simulate.fabScalar.lsu.ldqData[0][31:0]
3050 simulate.fabScalar.lsu.ldqBranchTag[31][3:0]
3051 simulate.fabScalar.lsu.ldqBranchTag[1][3:0]
3052 simulate.fabScalar.lsu.precedingST[31][4:0]
3053 simulate.fabScalar.lsu.precedingST[28][4:0]
3054 simulate.fabScalar.lsu.precedingST[24][4:0]
3055 simulate.fabScalar.lsu.precedingST[17][4:0]
3056 simulate.fabScalar.lsu.precedingST[11][4:0]
3057 simulate.fabScalar.lsu.precedingST[10][4:0]
3058 simulate.fabScalar.lsu.precedingST[9][4:0]
3059 simulate.fabScalar.lsu.precedingST[8][4:0]
3060 simulate.fabScalar.lsu.precedingST[7][4:0]
3061 simulate.fabScalar.lsu.precedingST[5][4:0]
3062 simulate.fabScalar.lsu.precedingST[3][4:0]
3063 simulate.fabScalar.lsu.precedingST[2][4:0]
3064 simulate.fabScalar.lsu.precedingST[1][4:0]
3065 simulate.fabScalar.lsu.precedingST[0][4:0]
3066 simulate.fabScalar.lsu.precedingSTvalid[31:0]
3067 simulate.fabScalar.lsu.ldqWriteBack[31:0]
3068 simulate.fabScalar.lsu.ldqHead[4:0]
3069 simulate.fabScalar.lsu.ldqTail[4:0]
3070 simulate.fabScalar.lsu.stqValid[31:0]
3071 simulate.fabScalar.lsu.stq[31][6:0]
3072 simulate.fabScalar.lsu.stq[25][6:0]
3073 simulate.fabScalar.lsu.stq[21][6:0]
3074 simulate.fabScalar.lsu.stq[16][6:0]
3075 simulate.fabScalar.lsu.stq[13][6:0]
3076 simulate.fabScalar.lsu.stq[12][6:0]
3077 simulate.fabScalar.lsu.stq[10][6:0]
3078 simulate.fabScalar.lsu.stq[9][6:0]
3079 simulate.fabScalar.lsu.stq[7][6:0]
3080 simulate.fabScalar.lsu.stq[6][6:0]
3081 simulate.fabScalar.lsu.stq[5][6:0]
3082 simulate.fabScalar.lsu.stq[4][6:0]
3083 simulate.fabScalar.lsu.stq[2][6:0]
3084 simulate.fabScalar.lsu.stq[1][6:0]
3085 simulate.fabScalar.lsu.stq[0][6:0]
3086 simulate.fabScalar.lsu.stqSizeofST[31][1:0]
3087 simulate.fabScalar.lsu.stqSizeofST[8][1:0]
3088 simulate.fabScalar.lsu.stqSizeofST[2][1:0]
3089 simulate.fabScalar.lsu.stqSizeofST[0][1:0]
3090 simulate.fabScalar.lsu.stqAddr1[26][31:0]
3091 simulate.fabScalar.lsu.stqAddr1[25][31:0]
3092 simulate.fabScalar.lsu.stqAddr1[21][31:0]
3093 simulate.fabScalar.lsu.stqAddr1[16][31:0]
3094 simulate.fabScalar.lsu.stqAddr1[13][31:0]
3095 simulate.fabScalar.lsu.stqAddr1[12][31:0]
3096 simulate.fabScalar.lsu.stqAddr1[10][31:0]
3097 simulate.fabScalar.lsu.stqAddr1[6][31:0]
3098 simulate.fabScalar.lsu.stqAddr1[5][31:0]
3099 simulate.fabScalar.lsu.stqAddr1[3][31:0]
3100 simulate.fabScalar.lsu.stqAddr1[2][31:0]
3101 simulate.fabScalar.lsu.stqAddr1[0][31:0]
3102 simulate.fabScalar.lsu.stqAddr2[31][1:0]
3103 simulate.fabScalar.lsu.stqData[31][31:0]
3104 simulate.fabScalar.lsu.stqData[25][31:0]
3105 simulate.fabScalar.lsu.stqData[23][31:0]
3106 simulate.fabScalar.lsu.stqData[22][31:0]
3107 simulate.fabScalar.lsu.stqData[21][31:0]
3108 simulate.fabScalar.lsu.stqData[20][31:0]
3109 simulate.fabScalar.lsu.stqData[19][31:0]
3110 simulate.fabScalar.lsu.stqData[16][31:0]
3111 simulate.fabScalar.lsu.stqData[14][31:0]
3112 simulate.fabScalar.lsu.stqData[13][31:0]
3113 simulate.fabScalar.lsu.stqData[8][31:0]
3114 simulate.fabScalar.lsu.stqData[5][31:0]
3115 simulate.fabScalar.lsu.stqData[4][31:0]
3116 simulate.fabScalar.lsu.stqData[3][31:0]
3117 simulate.fabScalar.lsu.stqData[2][31:0]
3118 simulate.fabScalar.lsu.stqData[1][31:0]
3119 simulate.fabScalar.lsu.stqData[0][31:0]
3120 simulate.fabScalar.lsu.stqBranchTag[31][3:0]
3121 simulate.fabScalar.lsu.followingLD[27][4:0]
3122 simulate.fabScalar.lsu.followingLD[19][4:0]
3123 simulate.fabScalar.lsu.followingLD[18][4:0]
3124 simulate.fabScalar.lsu.followingLD[17][4:0]
3125 simulate.fabScalar.lsu.followingLD[14][4:0]
3126 simulate.fabScalar.lsu.followingLD[13][4:0]
3127 simulate.fabScalar.lsu.followingLD[11][4:0]
3128 simulate.fabScalar.lsu.followingLD[10][4:0]
3129 simulate.fabScalar.lsu.followingLD[9][4:0]
3130 simulate.fabScalar.lsu.followingLD[8][4:0]
3131 simulate.fabScalar.lsu.followingLD[7][4:0]
3132 simulate.fabScalar.lsu.followingLD[6][4:0]
3133 simulate.fabScalar.lsu.followingLD[5][4:0]
3134 simulate.fabScalar.lsu.followingLD[4][4:0]
3135 simulate.fabScalar.lsu.followingLD[3][4:0]
3136 simulate.fabScalar.lsu.followingLD[2][4:0]
3137 simulate.fabScalar.lsu.followingLD[1][4:0]
3138 simulate.fabScalar.lsu.followingLD[0][4:0]
3139 simulate.fabScalar.lsu.stqCommit[31:0]
3140 simulate.fabScalar.lsu.stqHead[4:0]
3141 simulate.fabScalar.lsu.stqCount[5:0]
3142 simulate.fabScalar.lsu.inst0Load
3143 simulate.fabScalar.lsu.inst2Load
3144 simulate.fabScalar.lsu.ldqtail_t[4:0]
3145 simulate.fabScalar.lsu.ldqhead_t[4:0]
3146 simulate.fabScalar.lsu.ldqCount_f[5:0]
3147 simulate.fabScalar.lsu.cntStNew[4:0]
3148 simulate.fabScalar.lsu.stqCount_f[5:0]
3149 simulate.fabScalar.lsu.ldqready[31:0]
3150 simulate.fabScalar.lsu.disambiguationStall
3151 simulate.fabScalar.lsu.agenLoadData[31:0]
3152 simulate.fabScalar.lsu.lastMatch[4:0]
3153 simulate.fabScalar.lsu.agenStqMatch
3154 simulate.fabScalar.lsu.partialStMatch
3155 simulate.fabScalar.lsu.index0LdNew[4:0]
3156 simulate.fabScalar.lsu.nextLD1[4:0]
3157 simulate.fabScalar.lsu.index1StNew[4:0]
3158 simulate.fabScalar.lsu.lastST1[4:0]
3159 simulate.fabScalar.lsu.index2LdNew[4:0]
3160 simulate.fabScalar.lsu.nextLD2[4:0]
3161 simulate.fabScalar.lsu.index3LdNew[4:0]
3162 simulate.fabScalar.lsu.nextLD3[4:0]
3163 simulate.fabScalar.lsu.lastST3[4:0]
3164 simulate.fabScalar.lsu.index0LdCom[4:0]
3165 simulate.fabScalar.lsu.index0StCom[4:0]
3166 simulate.fabScalar.lsu.index2LdCom[4:0]
3167 simulate.fabScalar.lsu.normalizeTail[4:0]
3168 simulate.fabScalar.lsu.agenLdqMatch
3169 simulate.fabScalar.lsu.firstMatch[4:0]
3170 simulate.fabScalar.lsu.ldqValid_mispre[31:0]
3171 simulate.fabScalar.lsu.agenFlags[7:0]
3172 simulate.fabScalar.lsu.agenSize[1:0]
3173 simulate.fabScalar.lsu.agenIqId[4:0]
3174 simulate.fabScalar.lsu.agenBranchMask_LD[3:0]
3175 simulate.fabScalar.lsu.writeHit
3176 simulate.fabScalar.lsu.stCommitData[31:0]
3177 simulate.fabScalar.lsu.stCommitSize[1:0]
3178 simulate.fabScalar.lsu.L1dCache.ldSize_i[1:0]
3179 simulate.fabScalar.lsu.L1dCache.MEM_ACCESS.wrAddr[31:0]
3180 simulate.fabScalar.lsu.LD_Disambiguation.i
3181 simulate.fabScalar.lsu.LD_Disambiguation.j
3182 simulate.fabScalar.lsu.LD_Disambiguation.isWrap1
3183 simulate.fabScalar.lsu.LD_Disambiguation.isValid
3184 simulate.fabScalar.lsu.LD_VIOLATION.i
3185 simulate.fabScalar.lsu.LD_VIOLATION.j
3186 simulate.fabScalar.lsu.LD_VIOLATION.isWrap1
3187 simulate.fabScalar.lsu.LD_VIOLATION.maxsize[1:0]
3188 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.i
3189 simulate.fabScalar.lsu.LDQ_UPDATE.i
3190 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitAddr_rf[31:0]
3191 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitSize_rf[1:0]
3192 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.index[4:0]
3193 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommit_rf
3194 simulate.fabScalar.lsu.disLoad.inst0Load_i
3195 simulate.fabScalar.lsu.disLoad.inst3Load_i
3196 simulate.fabScalar.lsu.disLoad.cntLdNew[4:0]
3197 simulate.fabScalar.lsu.disLoad.ldqId0[4:0]
3198 simulate.fabScalar.lsu.disLoad.ldqId1[4:0]
3199 simulate.fabScalar.lsu.disLoad.ldqId2[4:0]
3200 simulate.fabScalar.lsu.disLoad.ldqId3[4:0]
3201 simulate.fabScalar.lsu.disLoad.nextLD0[4:0]
3202 simulate.fabScalar.lsu.disLoad.nextLD1[4:0]
3203 simulate.fabScalar.lsu.disStore.inst1Store_i
3204 simulate.fabScalar.lsu.disStore.lastST1_o[4:0]
3205 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst0[4:0]
3206 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst1[4:0]
3207 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst2[4:0]
3208 simulate.fabScalar.lsu.commitLoad.commitLoad0_i
3209 simulate.fabScalar.lsu.commitLoad.commitLoad1_i
3210 simulate.fabScalar.lsu.commitLoad.commitLoad3_i
3211 simulate.fabScalar.lsu.commitLoad.cntLdCom_o[4:0]
3212 simulate.fabScalar.lsu.commitLoad.index1LdCom_o[4:0]
3213 simulate.fabScalar.lsu.commitLoad.index2LdCom_o[4:0]
3214 simulate.fabScalar.activeList.computedAddr2_i[31:0]
3215 simulate.fabScalar.activeList.ctrlFU2_i[14:0]
3216 simulate.fabScalar.activeList.validFU3_i
3217 simulate.fabScalar.activeList.activeListId1_o[6:0]
3218 simulate.fabScalar.activeList.activeListId2_o[6:0]
3219 simulate.fabScalar.activeList.activeListId3_o[6:0]
3220 simulate.fabScalar.activeList.commitValid0_o
3221 simulate.fabScalar.activeList.commitLoad0_o
3222 simulate.fabScalar.activeList.commitLoad1_o
3223 simulate.fabScalar.activeList.exceptionFlag_o
3224 simulate.fabScalar.activeList.recoverFlag
3225 simulate.fabScalar.activeList.exceptionFlag
3226 simulate.fabScalar.activeList.headAddr2[6:0]
3227 simulate.fabScalar.activeList.headAddr3[6:0]
3228 simulate.fabScalar.activeList.fuAddr0[6:0]
3229 simulate.fabScalar.activeList.fuEn0
3230 simulate.fabScalar.activeList.fuData0[7:0]
3231 simulate.fabScalar.activeList.fuData1[7:0]
3232 simulate.fabScalar.activeList.fuEn2
3233 simulate.fabScalar.activeList.fuEn3
3234 simulate.fabScalar.activeList.newheadAL[6:0]
3235 simulate.fabScalar.activeList.tailAL_f[6:0]
3236 simulate.fabScalar.activeList.totalCommit[3:0]
3237 simulate.fabScalar.activeList.commitValid0
3238 simulate.fabScalar.activeList.commitValid1
3239 simulate.fabScalar.activeList.ctrlAl0[7:0]
3240 simulate.fabScalar.activeList.ctrlAl1[7:0]
3241 simulate.fabScalar.activeList.ctrlAl2[7:0]
3242 simulate.fabScalar.activeList.ctrlAl3[7:0]
3243 simulate.fabScalar.activeList.ctiType0[1:0]
3244 simulate.fabScalar.activeList.violateBit1
3245 simulate.fabScalar.activeList.violateBit2
3246 simulate.fabScalar.activeList.mispredictBit2_f
3247 simulate.fabScalar.activeList.mispredictBit3_f
3248 simulate.fabScalar.activeList.targetAddr1[31:0]
3249 simulate.fabScalar.activeList.targetAddr2[31:0]
3250 simulate.fabScalar.activeList.targetAddr3[31:0]
3251 simulate.fabScalar.activeList.commitPC0[31:0]
3252 simulate.fabScalar.activeList.commitPC1[31:0]
3253 simulate.fabScalar.activeList.commitPC2[31:0]
3254 simulate.fabScalar.activeList.commitPC3[31:0]
3255 simulate.fabScalar.activeList.commitVerify0
3256 simulate.fabScalar.activeList.commitVerify1
3257 simulate.fabScalar.activeList.commitVerify2
3258 simulate.fabScalar.activeList.commitCount_f
3259 simulate.fabScalar.activeList.commitCnt0
3260 simulate.fabScalar.activeList.commitCnt1
3261 simulate.fabScalar.activeList.commitCnt2
3262 simulate.fabScalar.activeList.commitCnt3
3263 simulate.fabScalar.activeList.activeList.SRAM_DEPTH
3264 simulate.fabScalar.activeList.activeList.addr1_i[6:0]
3265 simulate.fabScalar.activeList.activeList.data1wr_i[54:0]
3266 simulate.fabScalar.activeList.activeList.data2wr_i[54:0]
3267 simulate.fabScalar.activeList.activeList.data3wr_i[54:0]
3268 simulate.fabScalar.activeList.activeList.data0_o[54:0]
3269 simulate.fabScalar.activeList.activeList.data1_o[54:0]
3270 simulate.fabScalar.activeList.activeList.data2_o[54:0]
3271 simulate.fabScalar.activeList.activeList.data3_o[54:0]
3272 simulate.fabScalar.activeList.activeList.i
3273 simulate.fabScalar.activeList.ctrlActiveList.addr0_i[6:0]
3274 simulate.fabScalar.activeList.ctrlActiveList.data1wr_i[7:0]
3275 simulate.fabScalar.activeList.ctrlActiveList.data2wr_i[7:0]
3276 simulate.fabScalar.activeList.ctrlActiveList.data3wr_i[7:0]
3277 simulate.fabScalar.activeList.ctrlActiveList.data0_o[7:0]
3278 simulate.fabScalar.amt.commitValid1_i
3279 simulate.fabScalar.amt.commitValid3_i
3280 simulate.fabScalar.amt.releasedPhyMap0_o[6:0]
3281 simulate.fabScalar.amt.releasedValid1_o
3282 simulate.fabScalar.amt.inst0Dest[5:0]
3283 simulate.fabScalar.amt.inst1Dest[5:0]
3284 simulate.fabScalar.amt.dontWrite1AMT
3285 simulate.fabScalar.amt.dontWrite2AMT
3286 simulate.fabScalar.amt.addr0[5:0]
3287 simulate.fabScalar.amt.addr1[5:0]
3288 simulate.fabScalar.amt.addr3[5:0]
3289 simulate.fabScalar.amt.data1[6:0]
3290 simulate.fabScalar.amt.data2[6:0]
3291 simulate.fabScalar.amt.data3[6:0]
3292 simulate.fabScalar.amt.AMT.SRAM_DEPTH
3293 simulate.fabScalar.amt.AMT.addr2wr_i[5:0]
3294 simulate.fabScalar.amt.AMT.we0_i
3295 simulate.fabScalar.amt.AMT.we1_i
3296 simulate.fabScalar.amt.AMT.we3_i
3297 simulate.fabScalar.amt.AMT.data0wr_i[4]
3298 simulate.fabScalar.amt.AMT.data0wr_i[3]
3299 simulate.fabScalar.amt.AMT.data0wr_i[1]
3300 simulate.fabScalar.amt.AMT.data0wr_i[0]
3301 simulate.fabScalar.amt.AMT.data1wr_i[6]
3302 simulate.fabScalar.amt.AMT.data1wr_i[5]
3303 simulate.fabScalar.amt.AMT.data1wr_i[4]
3304 simulate.fabScalar.amt.AMT.data1wr_i[2]
3305 simulate.fabScalar.amt.AMT.data2wr_i[6]
3306 simulate.fabScalar.amt.AMT.data2wr_i[4]
3307 simulate.fabScalar.amt.AMT.data3wr_i[5]
3308 simulate.fabScalar.amt.AMT.data3wr_i[2]
3309 simulate.fabScalar.amt.AMT.data0_o[6:0]
3310 simulate.fabScalar.amt.AMT.data2_o[6:0]