{
  "DESIGN_NAME": "alu8bit",
  "VERILOG_FILES": "dir::src/alu8bit.v",

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,

  "FP_SIZING": "relative",
  "FP_CORE_UTIL": 30,

  "PL_TARGET_DENSITY": 0.55,

  "DIE_AREA": "0 0 220 220",

  "FP_IO_HLAYER": "met3",

  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50
}




