--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xsectorz\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_driver.twx vga_driver.ncd -o vga_driver.twr
vga_driver.pcf -ucf PinDriver.ucf

Design file:              vga_driver.ncd
Physical constraint file: vga_driver.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
Player1_Button_L|    3.962(R)|      SLOW  |   -1.281(R)|      FAST  |CLK_BUFGP         |   0.000|
Player1_Button_R|    4.993(R)|      SLOW  |   -1.011(R)|      FAST  |CLK_BUFGP         |   0.000|
Player2_Button_L|    4.722(R)|      SLOW  |    0.117(R)|      SLOW  |CLK_BUFGP         |   0.000|
Player2_Button_R|    4.467(R)|      SLOW  |   -0.027(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST             |    3.578(R)|      SLOW  |    0.391(R)|      SLOW  |CLK_BUFGP         |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HSYNC       |         6.961(R)|      SLOW  |         3.506(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<1>      |         8.268(R)|      SLOW  |         4.330(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<2>      |         8.569(R)|      SLOW  |         4.514(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<3>      |         8.405(R)|      SLOW  |         4.414(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<4>      |         7.190(R)|      SLOW  |         3.695(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<5>      |         7.249(R)|      SLOW  |         3.730(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<6>      |         7.395(R)|      SLOW  |         3.824(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<7>      |         7.190(R)|      SLOW  |         3.716(R)|      FAST  |CLK_BUFGP         |   0.000|
VSYNC       |         8.228(R)|      SLOW  |         4.333(R)|      FAST  |CLK_BUFGP         |   0.000|
outputScore1|         8.524(R)|      SLOW  |         4.523(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BTN_RESTART
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_RESTART    |         |         |    0.597|    0.597|
BTN_START      |         |         |    0.587|    0.587|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BTN_START
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_RESTART    |         |         |    0.606|    0.606|
BTN_START      |         |         |    0.596|    0.596|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_RESTART    |         |   10.170|         |         |
BTN_START      |         |   10.170|         |         |
CLK            |   10.740|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 11 03:06:06 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



