<stg><name>pix_average</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="32">
<![CDATA[
codeRepl:0  %tmp_Data_V = alloca i128

]]></Node>
<StgValue><ssdm name="tmp_Data_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5  %cntr_load = load i32* @cntr, align 4

]]></Node>
<StgValue><ssdm name="cntr_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6  %tmp_6 = icmp ult i32 %cntr_load, 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:7  %tmp_8 = icmp eq i32 %cntr_load, 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:8  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit247 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_s = icmp eq i14 %i, -6144

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %i_2 = add i14 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %._crit_edge269, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_6, label %.preheader246.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader:0  %i3 = zext i14 %i to i64

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %sum_V_0_addr_1 = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_0_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:2  %sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %sum_V_1_addr_1 = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_1_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:8  %sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %sum_V_2_addr_1 = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_2_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:14  %sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %sum_V_3_addr_1 = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_3_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:20  %sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %sum_V_4_addr_1 = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_4_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:26  %sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %sum_V_5_addr_1 = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_5_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:32  %sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %sum_V_6_addr_1 = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_6_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:38  %sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %sum_V_7_addr_1 = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="sum_V_7_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:44  %sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="14">
<![CDATA[
.preheader246.preheader:1  %i2 = zext i14 %i to i64

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:2  %sum_V_0_addr = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:3  %sum_V_0_load = load i21* %sum_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:8  %sum_V_1_addr = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:9  %sum_V_1_load = load i21* %sum_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:14  %sum_V_2_addr = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:15  %sum_V_2_load = load i21* %sum_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:20  %sum_V_3_addr = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:21  %sum_V_3_load = load i21* %sum_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:26  %sum_V_4_addr = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_4_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:27  %sum_V_4_load = load i21* %sum_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:32  %sum_V_5_addr = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_5_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:33  %sum_V_5_load = load i21* %sum_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:38  %sum_V_6_addr = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:39  %sum_V_6_load = load i21* %sum_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader246.preheader:44  %sum_V_7_addr = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="sum_V_7_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:45  %sum_V_7_load = load i21* %sum_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:2  %sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:8  %sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:14  %sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:20  %sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:26  %sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:32  %sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:38  %sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:44  %sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:3  %sum_V_0_load = load i21* %sum_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:9  %sum_V_1_load = load i21* %sum_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:15  %sum_V_2_load = load i21* %sum_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:21  %sum_V_3_load = load i21* %sum_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:27  %sum_V_4_load = load i21* %sum_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:33  %sum_V_5_load = load i21* %sum_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:39  %sum_V_6_load = load i21* %sum_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:45  %sum_V_7_load = load i21* %sum_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="132" op_0_bw="132" op_1_bw="128" op_2_bw="4">
<![CDATA[
:3  %empty_15 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="132">
<![CDATA[
:4  %tmp_Data_V_5 = extractvalue { i128, i4 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="tmp_Data_V_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="132">
<![CDATA[
:5  %tmp_User_V = extractvalue { i128, i4 } %empty_15, 1

]]></Node>
<StgValue><ssdm name="tmp_User_V"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %.preheader.preheader, label %.loopexit247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:2  %sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:8  %sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:14  %sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:20  %sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:26  %sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:32  %sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:38  %sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="14">
<![CDATA[
.preheader.preheader:44  %sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:3  %sum_V_0_load = load i21* %sum_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_0_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:9  %sum_V_1_load = load i21* %sum_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_1_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:15  %sum_V_2_load = load i21* %sum_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_2_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:21  %sum_V_3_load = load i21* %sum_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_3_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:27  %sum_V_4_load = load i21* %sum_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_4_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:33  %sum_V_5_load = load i21* %sum_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_5_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:39  %sum_V_6_load = load i21* %sum_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="sum_V_6_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="14">
<![CDATA[
.preheader246.preheader:45  %sum_V_7_load = load i21* %sum_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_V_7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:3  %zext2_cast = zext i21 %sum_V_0_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:9  %zext3_cast = zext i21 %sum_V_1_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:15  %zext5_cast = zext i21 %sum_V_2_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:21  %zext6_cast = zext i21 %sum_V_3_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:27  %zext7_cast = zext i21 %sum_V_4_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:33  %zext4_cast = zext i21 %sum_V_5_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:39  %zext1_cast = zext i21 %sum_V_6_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="44" op_0_bw="21">
<![CDATA[
.preheader.preheader:45  %zext_cast = zext i21 %sum_V_7_load_1 to i44

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="128">
<![CDATA[
.preheader246.preheader:0  %tmp_9 = trunc i128 %tmp_Data_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:4  %rhs_V = zext i16 %tmp_9 to i21

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:5  %ret_V_7 = add i21 %rhs_V, %sum_V_0_load

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:7  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:10  %rhs_V_1 = zext i16 %p_Result_1 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:11  %ret_V_7_1 = add i21 %rhs_V_1, %sum_V_1_load

]]></Node>
<StgValue><ssdm name="ret_V_7_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:13  %p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:16  %rhs_V_2 = zext i16 %p_Result_2 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:17  %ret_V_7_2 = add i21 %rhs_V_2, %sum_V_2_load

]]></Node>
<StgValue><ssdm name="ret_V_7_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:19  %p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:22  %rhs_V_3 = zext i16 %p_Result_3 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:23  %ret_V_7_3 = add i21 %rhs_V_3, %sum_V_3_load

]]></Node>
<StgValue><ssdm name="ret_V_7_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:25  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:28  %rhs_V_4 = zext i16 %p_Result_4 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:29  %ret_V_7_4 = add i21 %rhs_V_4, %sum_V_4_load

]]></Node>
<StgValue><ssdm name="ret_V_7_4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:31  %p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:34  %rhs_V_5 = zext i16 %p_Result_5 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:35  %ret_V_7_5 = add i21 %rhs_V_5, %sum_V_5_load

]]></Node>
<StgValue><ssdm name="ret_V_7_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:37  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:40  %rhs_V_6 = zext i16 %p_Result_6 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:41  %ret_V_7_6 = add i21 %rhs_V_6, %sum_V_6_load

]]></Node>
<StgValue><ssdm name="ret_V_7_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader246.preheader:43  %p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="16">
<![CDATA[
.preheader246.preheader:46  %rhs_V_7 = zext i16 %p_Result_7 to i21

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader246.preheader:47  %ret_V_7_7 = add i21 %rhs_V_7, %sum_V_7_load

]]></Node>
<StgValue><ssdm name="ret_V_7_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:6  store i21 0, i21* %sum_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:12  store i21 0, i21* %sum_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:18  store i21 0, i21* %sum_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:24  store i21 0, i21* %sum_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:30  store i21 0, i21* %sum_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:36  store i21 0, i21* %sum_V_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:42  store i21 0, i21* %sum_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader.preheader:49  store i21 0, i21* %sum_V_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:6  store i21 %ret_V_7, i21* %sum_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:12  store i21 %ret_V_7_1, i21* %sum_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:18  store i21 %ret_V_7_2, i21* %sum_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:24  store i21 %ret_V_7_3, i21* %sum_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:30  store i21 %ret_V_7_4, i21* %sum_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:36  store i21 %ret_V_7_5, i21* %sum_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:42  store i21 %ret_V_7_6, i21* %sum_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="21" op_1_bw="14">
<![CDATA[
.preheader246.preheader:48  store i21 %ret_V_7_7, i21* %sum_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="164" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:4  %mul1 = mul i44 %zext2_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_V_0_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul1, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_0_trunc"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:10  %mul3 = mul i44 %zext3_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:11  %tmp_V_1_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul3, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_1_trunc"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:16  %mul4 = mul i44 %zext5_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_V_2_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul4, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_2_trunc"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:22  %mul6 = mul i44 %zext6_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:23  %tmp_V_3_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul6, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_3_trunc"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:28  %mul8 = mul i44 %zext7_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:29  %tmp_V_4_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul8, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_4_trunc"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:34  %mul5 = mul i44 %zext4_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:35  %tmp_V_5_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul5, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_5_trunc"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:40  %mul2 = mul i44 %zext1_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:41  %tmp_V_6_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul2, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_6_trunc"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader.preheader:46  %mul = mul i44 %zext_cast, 3728271

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_V_7_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul, i32 25, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_V_7_trunc"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:48  %p_Result_12_7 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %tmp_V_7_trunc, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)

]]></Node>
<StgValue><ssdm name="p_Result_12_7"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.preheader:50  store i128 %p_Result_12_7, i128* %tmp_Data_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:51  br label %.loopexit247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader246.preheader:49  store i128 %tmp_Data_V_5, i128* %tmp_Data_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.preheader246.preheader:50  br label %.loopexit247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128">
<![CDATA[
.loopexit247:0  %tmp_Data_V_6 = load i128* %tmp_Data_V

]]></Node>
<StgValue><ssdm name="tmp_Data_V_6"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="4" op_3_bw="128" op_4_bw="4">
<![CDATA[
.loopexit247:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_6, i4 %tmp_User_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit247:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit247:3  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge269:0  %tmp_5 = add i32 %cntr_load, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge269:1  %storemerge = select i1 %tmp_8, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge269:2  store i32 %storemerge, i32* @cntr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
._crit_edge269:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
