# ğŸ“è»Ÿé«”å·¥ç¨‹èˆ‡æ¼”ç®—æ³•ç¬¬é€±ç­†è¨˜2021
## ğŸ“– 
nand2ter ç¡¬é«” 
xv6 è»Ÿé«” æ”¹è‡ªUNIX v6
2018å‰ xv6å»ºæ§‹åœ¨x86è™•ç†å™¨ä¸Š
2019å¾Œ xv6ç§»æ¤åˆ°RISC-Vè™•ç†å™¨ä¸Š
FPGA
seeed studio -> CPU æ˜¯è‡ªå·±è¨­è¨ˆçš„Arduinoæˆ–æ¨¹æ¢…æ´¾
ASIC (å°ˆç”¨æ™¶ç‰‡)
    * ASIC Design Overview
    1. Hardware Description Languages
    2. CMOS Devices
    3. CMOS Circuits
    4. Full-Custom Design Methodology
    5. Automated Design Methodologies
    6. Closing the Gap
    7. Clocking,Power Distribution,Packaging and I/O
    8. Testing and Verification

    * Digital CMOS Circuits
    9. Combinational Logic
    10. Sequential State
    11. Interconnect

    * CAD Algorithms
    12. Synthesis Algorithms (çµ„åˆé‚è¼¯åŠ å¾ªåºé‚è¼¯)
    13. Physical Design Automation


EDA é›»å­è¨­è¨ˆè‡ªå‹•åŒ–
Verilog
è·‘æ•¸ä½ä¸æœƒè·‘é¡æ¯”
å››é¸ä¸€å¤šå…¬å™¨




### ğŸ”– 
#### ğŸ“ 
## ğŸ’» ç¨‹å¼å¯¦éš›æ“ä½œ
### ğŸ”— 
![](pic/)
<details>
  <summary><b>Show code</b></summary>

  ```
  ```
</details>

#### The result of execution
```
```

## ğŸ“– è£œå……è³‡æ–™