
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F7)
	S10= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F8)
	S11= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S12= FU.Halt_IF=>CU_IF.Halt                                 Premise(F10)
	S13= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F12)
	S15= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F13)
	S16= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F19)
	S22= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_EX.Out=>FU.IR_EX                                    Premise(F22)
	S25= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F23)
	S26= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F24)
	S27= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F25)
	S28= ALU.Out=>FU.InEX                                       Premise(F26)
	S29= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F27)
	S30= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F28)
	S31= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F29)
	S32= IR_WB.Out20_16=>GPR.WReg                               Premise(F30)
	S33= IMMU.Addr=>IAddrReg.In                                 Premise(F31)
	S34= PC.Out=>ICache.IEA                                     Premise(F32)
	S35= ICache.IEA=addr                                        Path(S4,S34)
	S36= ICache.Hit=ICacheHit(addr)                             ICache-Search(S35)
	S37= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S36,S13)
	S38= FU.ICacheHit=ICacheHit(addr)                           Path(S36,S23)
	S39= PC.Out=>ICache.IEA                                     Premise(F33)
	S40= IMem.MEM8WordOut=>ICache.WData                         Premise(F34)
	S41= ICache.Out=>ICacheReg.In                               Premise(F35)
	S42= PC.Out=>IMMU.IEA                                       Premise(F36)
	S43= IMMU.IEA=addr                                          Path(S4,S42)
	S44= CP0.ASID=>IMMU.PID                                     Premise(F37)
	S45= IMMU.PID=pid                                           Path(S3,S44)
	S46= IMMU.Addr={pid,addr}                                   IMMU-Search(S45,S43)
	S47= IAddrReg.In={pid,addr}                                 Path(S46,S33)
	S48= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S45,S43)
	S49= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S48,S14)
	S50= IAddrReg.Out=>IMem.RAddr                               Premise(F38)
	S51= ICacheReg.Out=>IRMux.CacheData                         Premise(F39)
	S52= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F40)
	S53= IMem.Out=>IRMux.MemData                                Premise(F41)
	S54= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F42)
	S55= ICache.Out=>IR_ID.In                                   Premise(F43)
	S56= IRMux.Out=>IR_ID.In                                    Premise(F44)
	S57= ICache.Out=>IR_IMMU.In                                 Premise(F45)
	S58= IR_EX.Out=>IR_MEM.In                                   Premise(F46)
	S59= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F47)
	S60= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F48)
	S61= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F49)
	S62= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F50)
	S63= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F51)
	S64= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F52)
	S65= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F53)
	S66= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F54)
	S67= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F55)
	S68= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F56)
	S69= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F57)
	S70= IR_EX.Out31_26=>CU_EX.Op                               Premise(F58)
	S71= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F59)
	S72= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F60)
	S73= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F61)
	S74= IR_ID.Out31_26=>CU_ID.Op                               Premise(F62)
	S75= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F63)
	S76= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F64)
	S77= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F65)
	S78= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F66)
	S79= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F67)
	S80= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F68)
	S81= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F69)
	S82= IR_WB.Out31_26=>CU_WB.Op                               Premise(F70)
	S83= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F71)
	S84= CtrlA_EX=0                                             Premise(F72)
	S85= CtrlB_EX=0                                             Premise(F73)
	S86= CtrlALUOut_MEM=0                                       Premise(F74)
	S87= CtrlALUOut_DMMU1=0                                     Premise(F75)
	S88= CtrlALUOut_DMMU2=0                                     Premise(F76)
	S89= CtrlALUOut_WB=0                                        Premise(F77)
	S90= CtrlA_MEM=0                                            Premise(F78)
	S91= CtrlA_WB=0                                             Premise(F79)
	S92= CtrlB_MEM=0                                            Premise(F80)
	S93= CtrlB_WB=0                                             Premise(F81)
	S94= CtrlICache=0                                           Premise(F82)
	S95= CtrlIMMU=0                                             Premise(F83)
	S96= CtrlIR_DMMU1=0                                         Premise(F84)
	S97= CtrlIR_DMMU2=0                                         Premise(F85)
	S98= CtrlIR_EX=0                                            Premise(F86)
	S99= CtrlIR_ID=0                                            Premise(F87)
	S100= CtrlIR_IMMU=1                                         Premise(F88)
	S101= CtrlIR_MEM=0                                          Premise(F89)
	S102= CtrlIR_WB=0                                           Premise(F90)
	S103= CtrlGPR=0                                             Premise(F91)
	S104= CtrlIAddrReg=1                                        Premise(F92)
	S105= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S47,S104)
	S106= CtrlPC=0                                              Premise(F93)
	S107= CtrlPCInc=0                                           Premise(F94)
	S108= PC[Out]=addr                                          PC-Hold(S1,S106,S107)
	S109= CtrlIMem=0                                            Premise(F95)
	S110= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S109)
	S111= CtrlICacheReg=1                                       Premise(F96)
	S112= CtrlASIDIn=0                                          Premise(F97)
	S113= CtrlCP0=0                                             Premise(F98)
	S114= CP0[ASID]=pid                                         CP0-Hold(S0,S113)
	S115= CtrlEPCIn=0                                           Premise(F99)
	S116= CtrlExCodeIn=0                                        Premise(F100)
	S117= CtrlIRMux=0                                           Premise(F101)
	S118= GPR[rS]=a                                             Premise(F102)

IMMU	S119= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S105)
	S120= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S105)
	S121= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S105)
	S122= PC.Out=addr                                           PC-Out(S108)
	S123= CP0.ASID=pid                                          CP0-Read-ASID(S114)
	S124= A_EX.Out=>ALU.A                                       Premise(F103)
	S125= B_EX.Out=>ALU.B                                       Premise(F104)
	S126= ALU.Out=>ALUOut_MEM.In                                Premise(F105)
	S127= LIMMEXT.Out=>B_EX.In                                  Premise(F106)
	S128= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F107)
	S129= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F108)
	S130= FU.Bub_IF=>CU_IF.Bub                                  Premise(F109)
	S131= FU.Halt_IF=>CU_IF.Halt                                Premise(F110)
	S132= ICache.Hit=>CU_IF.ICacheHit                           Premise(F111)
	S133= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F112)
	S134= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F113)
	S135= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F114)
	S136= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F115)
	S137= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F116)
	S138= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F117)
	S139= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F118)
	S140= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F119)
	S141= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F120)
	S142= ICache.Hit=>FU.ICacheHit                              Premise(F121)
	S143= IR_EX.Out=>FU.IR_EX                                   Premise(F122)
	S144= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F123)
	S145= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F124)
	S146= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F125)
	S147= ALU.Out=>FU.InEX                                      Premise(F126)
	S148= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F127)
	S149= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F128)
	S150= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F129)
	S151= IR_WB.Out20_16=>GPR.WReg                              Premise(F130)
	S152= IMMU.Addr=>IAddrReg.In                                Premise(F131)
	S153= PC.Out=>ICache.IEA                                    Premise(F132)
	S154= ICache.IEA=addr                                       Path(S122,S153)
	S155= ICache.Hit=ICacheHit(addr)                            ICache-Search(S154)
	S156= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S155,S132)
	S157= FU.ICacheHit=ICacheHit(addr)                          Path(S155,S142)
	S158= PC.Out=>ICache.IEA                                    Premise(F133)
	S159= IMem.MEM8WordOut=>ICache.WData                        Premise(F134)
	S160= ICache.Out=>ICacheReg.In                              Premise(F135)
	S161= PC.Out=>IMMU.IEA                                      Premise(F136)
	S162= IMMU.IEA=addr                                         Path(S122,S161)
	S163= CP0.ASID=>IMMU.PID                                    Premise(F137)
	S164= IMMU.PID=pid                                          Path(S123,S163)
	S165= IMMU.Addr={pid,addr}                                  IMMU-Search(S164,S162)
	S166= IAddrReg.In={pid,addr}                                Path(S165,S152)
	S167= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S164,S162)
	S168= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S167,S133)
	S169= IAddrReg.Out=>IMem.RAddr                              Premise(F138)
	S170= IMem.RAddr={pid,addr}                                 Path(S119,S169)
	S171= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S170,S110)
	S172= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S170,S110)
	S173= ICache.WData=IMemGet8Word({pid,addr})                 Path(S172,S159)
	S174= ICacheReg.Out=>IRMux.CacheData                        Premise(F139)
	S175= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F140)
	S176= IMem.Out=>IRMux.MemData                               Premise(F141)
	S177= IRMux.MemData={12,rS,rD,UIMM}                         Path(S171,S176)
	S178= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S177)
	S179= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F142)
	S180= ICache.Out=>IR_ID.In                                  Premise(F143)
	S181= IRMux.Out=>IR_ID.In                                   Premise(F144)
	S182= IR_ID.In={12,rS,rD,UIMM}                              Path(S178,S181)
	S183= ICache.Out=>IR_IMMU.In                                Premise(F145)
	S184= IR_EX.Out=>IR_MEM.In                                  Premise(F146)
	S185= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F147)
	S186= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F148)
	S187= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F149)
	S188= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F150)
	S189= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F151)
	S190= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F152)
	S191= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F153)
	S192= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F154)
	S193= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F155)
	S194= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F156)
	S195= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F157)
	S196= IR_EX.Out31_26=>CU_EX.Op                              Premise(F158)
	S197= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F159)
	S198= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F160)
	S199= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F161)
	S200= IR_ID.Out31_26=>CU_ID.Op                              Premise(F162)
	S201= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F163)
	S202= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F164)
	S203= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F165)
	S204= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F166)
	S205= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F167)
	S206= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F168)
	S207= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F169)
	S208= IR_WB.Out31_26=>CU_WB.Op                              Premise(F170)
	S209= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F171)
	S210= CtrlA_EX=0                                            Premise(F172)
	S211= CtrlB_EX=0                                            Premise(F173)
	S212= CtrlALUOut_MEM=0                                      Premise(F174)
	S213= CtrlALUOut_DMMU1=0                                    Premise(F175)
	S214= CtrlALUOut_DMMU2=0                                    Premise(F176)
	S215= CtrlALUOut_WB=0                                       Premise(F177)
	S216= CtrlA_MEM=0                                           Premise(F178)
	S217= CtrlA_WB=0                                            Premise(F179)
	S218= CtrlB_MEM=0                                           Premise(F180)
	S219= CtrlB_WB=0                                            Premise(F181)
	S220= CtrlICache=1                                          Premise(F182)
	S221= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S154,S173,S220)
	S222= CtrlIMMU=0                                            Premise(F183)
	S223= CtrlIR_DMMU1=0                                        Premise(F184)
	S224= CtrlIR_DMMU2=0                                        Premise(F185)
	S225= CtrlIR_EX=0                                           Premise(F186)
	S226= CtrlIR_ID=1                                           Premise(F187)
	S227= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S182,S226)
	S228= CtrlIR_IMMU=0                                         Premise(F188)
	S229= CtrlIR_MEM=0                                          Premise(F189)
	S230= CtrlIR_WB=0                                           Premise(F190)
	S231= CtrlGPR=0                                             Premise(F191)
	S232= GPR[rS]=a                                             GPR-Hold(S118,S231)
	S233= CtrlIAddrReg=0                                        Premise(F192)
	S234= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S105,S233)
	S235= CtrlPC=0                                              Premise(F193)
	S236= CtrlPCInc=1                                           Premise(F194)
	S237= PC[Out]=addr+4                                        PC-Inc(S108,S235,S236)
	S238= PC[CIA]=addr                                          PC-Inc(S108,S235,S236)
	S239= CtrlIMem=0                                            Premise(F195)
	S240= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S110,S239)
	S241= CtrlICacheReg=0                                       Premise(F196)
	S242= CtrlASIDIn=0                                          Premise(F197)
	S243= CtrlCP0=0                                             Premise(F198)
	S244= CP0[ASID]=pid                                         CP0-Hold(S114,S243)
	S245= CtrlEPCIn=0                                           Premise(F199)
	S246= CtrlExCodeIn=0                                        Premise(F200)
	S247= CtrlIRMux=0                                           Premise(F201)

ID	S248= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S227)
	S249= IR_ID.Out31_26=12                                     IR-Out(S227)
	S250= IR_ID.Out25_21=rS                                     IR-Out(S227)
	S251= IR_ID.Out20_16=rD                                     IR-Out(S227)
	S252= IR_ID.Out15_0=UIMM                                    IR-Out(S227)
	S253= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S234)
	S254= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S234)
	S255= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S234)
	S256= PC.Out=addr+4                                         PC-Out(S237)
	S257= PC.CIA=addr                                           PC-Out(S238)
	S258= PC.CIA31_28=addr[31:28]                               PC-Out(S238)
	S259= CP0.ASID=pid                                          CP0-Read-ASID(S244)
	S260= A_EX.Out=>ALU.A                                       Premise(F202)
	S261= B_EX.Out=>ALU.B                                       Premise(F203)
	S262= ALU.Out=>ALUOut_MEM.In                                Premise(F204)
	S263= LIMMEXT.Out=>B_EX.In                                  Premise(F205)
	S264= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F206)
	S265= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F207)
	S266= FU.Bub_IF=>CU_IF.Bub                                  Premise(F208)
	S267= FU.Halt_IF=>CU_IF.Halt                                Premise(F209)
	S268= ICache.Hit=>CU_IF.ICacheHit                           Premise(F210)
	S269= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F211)
	S270= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F212)
	S271= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F213)
	S272= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F214)
	S273= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F215)
	S274= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F216)
	S275= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F217)
	S276= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F218)
	S277= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F219)
	S278= ICache.Hit=>FU.ICacheHit                              Premise(F220)
	S279= IR_EX.Out=>FU.IR_EX                                   Premise(F221)
	S280= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F222)
	S281= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F223)
	S282= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F224)
	S283= ALU.Out=>FU.InEX                                      Premise(F225)
	S284= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F226)
	S285= FU.InID2_RReg=5'b00000                                Premise(F227)
	S286= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F228)
	S287= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F229)
	S288= IR_WB.Out20_16=>GPR.WReg                              Premise(F230)
	S289= IMMU.Addr=>IAddrReg.In                                Premise(F231)
	S290= PC.Out=>ICache.IEA                                    Premise(F232)
	S291= ICache.IEA=addr+4                                     Path(S256,S290)
	S292= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S291)
	S293= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S292,S268)
	S294= FU.ICacheHit=ICacheHit(addr+4)                        Path(S292,S278)
	S295= PC.Out=>ICache.IEA                                    Premise(F233)
	S296= IMem.MEM8WordOut=>ICache.WData                        Premise(F234)
	S297= ICache.Out=>ICacheReg.In                              Premise(F235)
	S298= PC.Out=>IMMU.IEA                                      Premise(F236)
	S299= IMMU.IEA=addr+4                                       Path(S256,S298)
	S300= CP0.ASID=>IMMU.PID                                    Premise(F237)
	S301= IMMU.PID=pid                                          Path(S259,S300)
	S302= IMMU.Addr={pid,addr+4}                                IMMU-Search(S301,S299)
	S303= IAddrReg.In={pid,addr+4}                              Path(S302,S289)
	S304= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S301,S299)
	S305= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S304,S269)
	S306= IAddrReg.Out=>IMem.RAddr                              Premise(F238)
	S307= IMem.RAddr={pid,addr}                                 Path(S253,S306)
	S308= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S307,S240)
	S309= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S307,S240)
	S310= ICache.WData=IMemGet8Word({pid,addr})                 Path(S309,S296)
	S311= ICacheReg.Out=>IRMux.CacheData                        Premise(F239)
	S312= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F240)
	S313= IMem.Out=>IRMux.MemData                               Premise(F241)
	S314= IRMux.MemData={12,rS,rD,UIMM}                         Path(S308,S313)
	S315= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S314)
	S316= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F242)
	S317= ICache.Out=>IR_ID.In                                  Premise(F243)
	S318= IRMux.Out=>IR_ID.In                                   Premise(F244)
	S319= IR_ID.In={12,rS,rD,UIMM}                              Path(S315,S318)
	S320= ICache.Out=>IR_IMMU.In                                Premise(F245)
	S321= IR_EX.Out=>IR_MEM.In                                  Premise(F246)
	S322= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F247)
	S323= LIMMEXT.In=UIMM                                       Path(S252,S322)
	S324= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S323)
	S325= B_EX.In={16{0},UIMM}                                  Path(S324,S263)
	S326= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F248)
	S327= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F249)
	S328= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F250)
	S329= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F251)
	S330= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F252)
	S331= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F253)
	S332= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F254)
	S333= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F255)
	S334= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F256)
	S335= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F257)
	S336= IR_EX.Out31_26=>CU_EX.Op                              Premise(F258)
	S337= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F259)
	S338= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F260)
	S339= CU_ID.IRFunc1=rD                                      Path(S251,S338)
	S340= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F261)
	S341= CU_ID.IRFunc2=rS                                      Path(S250,S340)
	S342= IR_ID.Out31_26=>CU_ID.Op                              Premise(F262)
	S343= CU_ID.Op=12                                           Path(S249,S342)
	S344= CU_ID.Func=alu_add                                    CU_ID(S343)
	S345= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F263)
	S346= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F264)
	S347= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F265)
	S348= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F266)
	S349= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F267)
	S350= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F268)
	S351= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F269)
	S352= IR_WB.Out31_26=>CU_WB.Op                              Premise(F270)
	S353= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F271)
	S354= CtrlA_EX=1                                            Premise(F272)
	S355= CtrlB_EX=1                                            Premise(F273)
	S356= [B_EX]={16{0},UIMM}                                   B_EX-Write(S325,S355)
	S357= CtrlALUOut_MEM=0                                      Premise(F274)
	S358= CtrlALUOut_DMMU1=0                                    Premise(F275)
	S359= CtrlALUOut_DMMU2=0                                    Premise(F276)
	S360= CtrlALUOut_WB=0                                       Premise(F277)
	S361= CtrlA_MEM=0                                           Premise(F278)
	S362= CtrlA_WB=0                                            Premise(F279)
	S363= CtrlB_MEM=0                                           Premise(F280)
	S364= CtrlB_WB=0                                            Premise(F281)
	S365= CtrlICache=0                                          Premise(F282)
	S366= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S221,S365)
	S367= CtrlIMMU=0                                            Premise(F283)
	S368= CtrlIR_DMMU1=0                                        Premise(F284)
	S369= CtrlIR_DMMU2=0                                        Premise(F285)
	S370= CtrlIR_EX=1                                           Premise(F286)
	S371= CtrlIR_ID=0                                           Premise(F287)
	S372= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S227,S371)
	S373= CtrlIR_IMMU=0                                         Premise(F288)
	S374= CtrlIR_MEM=0                                          Premise(F289)
	S375= CtrlIR_WB=0                                           Premise(F290)
	S376= CtrlGPR=0                                             Premise(F291)
	S377= GPR[rS]=a                                             GPR-Hold(S232,S376)
	S378= CtrlIAddrReg=0                                        Premise(F292)
	S379= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S234,S378)
	S380= CtrlPC=0                                              Premise(F293)
	S381= CtrlPCInc=0                                           Premise(F294)
	S382= PC[CIA]=addr                                          PC-Hold(S238,S381)
	S383= PC[Out]=addr+4                                        PC-Hold(S237,S380,S381)
	S384= CtrlIMem=0                                            Premise(F295)
	S385= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S240,S384)
	S386= CtrlICacheReg=0                                       Premise(F296)
	S387= CtrlASIDIn=0                                          Premise(F297)
	S388= CtrlCP0=0                                             Premise(F298)
	S389= CP0[ASID]=pid                                         CP0-Hold(S244,S388)
	S390= CtrlEPCIn=0                                           Premise(F299)
	S391= CtrlExCodeIn=0                                        Premise(F300)
	S392= CtrlIRMux=0                                           Premise(F301)

EX	S393= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S356)
	S394= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S356)
	S395= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S356)
	S396= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S372)
	S397= IR_ID.Out31_26=12                                     IR-Out(S372)
	S398= IR_ID.Out25_21=rS                                     IR-Out(S372)
	S399= IR_ID.Out20_16=rD                                     IR-Out(S372)
	S400= IR_ID.Out15_0=UIMM                                    IR-Out(S372)
	S401= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S379)
	S402= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S379)
	S403= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S379)
	S404= PC.CIA=addr                                           PC-Out(S382)
	S405= PC.CIA31_28=addr[31:28]                               PC-Out(S382)
	S406= PC.Out=addr+4                                         PC-Out(S383)
	S407= CP0.ASID=pid                                          CP0-Read-ASID(S389)
	S408= A_EX.Out=>ALU.A                                       Premise(F302)
	S409= B_EX.Out=>ALU.B                                       Premise(F303)
	S410= ALU.B={16{0},UIMM}                                    Path(S393,S409)
	S411= ALU.Func=6'b000000                                    Premise(F304)
	S412= ALU.Out=>ALUOut_MEM.In                                Premise(F305)
	S413= LIMMEXT.Out=>B_EX.In                                  Premise(F306)
	S414= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F307)
	S415= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F308)
	S416= FU.Bub_IF=>CU_IF.Bub                                  Premise(F309)
	S417= FU.Halt_IF=>CU_IF.Halt                                Premise(F310)
	S418= ICache.Hit=>CU_IF.ICacheHit                           Premise(F311)
	S419= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F312)
	S420= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F313)
	S421= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F314)
	S422= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F315)
	S423= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F316)
	S424= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F317)
	S425= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F318)
	S426= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F319)
	S427= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F320)
	S428= ICache.Hit=>FU.ICacheHit                              Premise(F321)
	S429= IR_EX.Out=>FU.IR_EX                                   Premise(F322)
	S430= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F323)
	S431= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F324)
	S432= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F325)
	S433= ALU.Out=>FU.InEX                                      Premise(F326)
	S434= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F327)
	S435= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F328)
	S436= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F329)
	S437= IR_WB.Out20_16=>GPR.WReg                              Premise(F330)
	S438= IMMU.Addr=>IAddrReg.In                                Premise(F331)
	S439= PC.Out=>ICache.IEA                                    Premise(F332)
	S440= ICache.IEA=addr+4                                     Path(S406,S439)
	S441= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S440)
	S442= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S441,S418)
	S443= FU.ICacheHit=ICacheHit(addr+4)                        Path(S441,S428)
	S444= PC.Out=>ICache.IEA                                    Premise(F333)
	S445= IMem.MEM8WordOut=>ICache.WData                        Premise(F334)
	S446= ICache.Out=>ICacheReg.In                              Premise(F335)
	S447= PC.Out=>IMMU.IEA                                      Premise(F336)
	S448= IMMU.IEA=addr+4                                       Path(S406,S447)
	S449= CP0.ASID=>IMMU.PID                                    Premise(F337)
	S450= IMMU.PID=pid                                          Path(S407,S449)
	S451= IMMU.Addr={pid,addr+4}                                IMMU-Search(S450,S448)
	S452= IAddrReg.In={pid,addr+4}                              Path(S451,S438)
	S453= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S450,S448)
	S454= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S453,S419)
	S455= IAddrReg.Out=>IMem.RAddr                              Premise(F338)
	S456= IMem.RAddr={pid,addr}                                 Path(S401,S455)
	S457= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S456,S385)
	S458= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S456,S385)
	S459= ICache.WData=IMemGet8Word({pid,addr})                 Path(S458,S445)
	S460= ICacheReg.Out=>IRMux.CacheData                        Premise(F339)
	S461= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F340)
	S462= IMem.Out=>IRMux.MemData                               Premise(F341)
	S463= IRMux.MemData={12,rS,rD,UIMM}                         Path(S457,S462)
	S464= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S463)
	S465= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F342)
	S466= ICache.Out=>IR_ID.In                                  Premise(F343)
	S467= IRMux.Out=>IR_ID.In                                   Premise(F344)
	S468= IR_ID.In={12,rS,rD,UIMM}                              Path(S464,S467)
	S469= ICache.Out=>IR_IMMU.In                                Premise(F345)
	S470= IR_EX.Out=>IR_MEM.In                                  Premise(F346)
	S471= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F347)
	S472= LIMMEXT.In=UIMM                                       Path(S400,S471)
	S473= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S472)
	S474= B_EX.In={16{0},UIMM}                                  Path(S473,S413)
	S475= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F348)
	S476= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F349)
	S477= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F350)
	S478= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F351)
	S479= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F352)
	S480= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F353)
	S481= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F354)
	S482= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F355)
	S483= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F356)
	S484= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F357)
	S485= IR_EX.Out31_26=>CU_EX.Op                              Premise(F358)
	S486= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F359)
	S487= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F360)
	S488= CU_ID.IRFunc1=rD                                      Path(S399,S487)
	S489= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F361)
	S490= CU_ID.IRFunc2=rS                                      Path(S398,S489)
	S491= IR_ID.Out31_26=>CU_ID.Op                              Premise(F362)
	S492= CU_ID.Op=12                                           Path(S397,S491)
	S493= CU_ID.Func=alu_add                                    CU_ID(S492)
	S494= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F363)
	S495= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F364)
	S496= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F365)
	S497= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F366)
	S498= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F367)
	S499= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F368)
	S500= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F369)
	S501= IR_WB.Out31_26=>CU_WB.Op                              Premise(F370)
	S502= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F371)
	S503= CtrlA_EX=0                                            Premise(F372)
	S504= CtrlB_EX=0                                            Premise(F373)
	S505= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S356,S504)
	S506= CtrlALUOut_MEM=1                                      Premise(F374)
	S507= CtrlALUOut_DMMU1=0                                    Premise(F375)
	S508= CtrlALUOut_DMMU2=0                                    Premise(F376)
	S509= CtrlALUOut_WB=0                                       Premise(F377)
	S510= CtrlA_MEM=0                                           Premise(F378)
	S511= CtrlA_WB=0                                            Premise(F379)
	S512= CtrlB_MEM=0                                           Premise(F380)
	S513= CtrlB_WB=0                                            Premise(F381)
	S514= CtrlICache=0                                          Premise(F382)
	S515= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S366,S514)
	S516= CtrlIMMU=0                                            Premise(F383)
	S517= CtrlIR_DMMU1=0                                        Premise(F384)
	S518= CtrlIR_DMMU2=0                                        Premise(F385)
	S519= CtrlIR_EX=0                                           Premise(F386)
	S520= CtrlIR_ID=0                                           Premise(F387)
	S521= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S372,S520)
	S522= CtrlIR_IMMU=0                                         Premise(F388)
	S523= CtrlIR_MEM=1                                          Premise(F389)
	S524= CtrlIR_WB=0                                           Premise(F390)
	S525= CtrlGPR=0                                             Premise(F391)
	S526= GPR[rS]=a                                             GPR-Hold(S377,S525)
	S527= CtrlIAddrReg=0                                        Premise(F392)
	S528= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S379,S527)
	S529= CtrlPC=0                                              Premise(F393)
	S530= CtrlPCInc=0                                           Premise(F394)
	S531= PC[CIA]=addr                                          PC-Hold(S382,S530)
	S532= PC[Out]=addr+4                                        PC-Hold(S383,S529,S530)
	S533= CtrlIMem=0                                            Premise(F395)
	S534= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S385,S533)
	S535= CtrlICacheReg=0                                       Premise(F396)
	S536= CtrlASIDIn=0                                          Premise(F397)
	S537= CtrlCP0=0                                             Premise(F398)
	S538= CP0[ASID]=pid                                         CP0-Hold(S389,S537)
	S539= CtrlEPCIn=0                                           Premise(F399)
	S540= CtrlExCodeIn=0                                        Premise(F400)
	S541= CtrlIRMux=0                                           Premise(F401)

MEM	S542= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S505)
	S543= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S505)
	S544= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S505)
	S545= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S521)
	S546= IR_ID.Out31_26=12                                     IR-Out(S521)
	S547= IR_ID.Out25_21=rS                                     IR-Out(S521)
	S548= IR_ID.Out20_16=rD                                     IR-Out(S521)
	S549= IR_ID.Out15_0=UIMM                                    IR-Out(S521)
	S550= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S528)
	S551= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S528)
	S552= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S528)
	S553= PC.CIA=addr                                           PC-Out(S531)
	S554= PC.CIA31_28=addr[31:28]                               PC-Out(S531)
	S555= PC.Out=addr+4                                         PC-Out(S532)
	S556= CP0.ASID=pid                                          CP0-Read-ASID(S538)
	S557= A_EX.Out=>ALU.A                                       Premise(F402)
	S558= B_EX.Out=>ALU.B                                       Premise(F403)
	S559= ALU.B={16{0},UIMM}                                    Path(S542,S558)
	S560= ALU.Out=>ALUOut_MEM.In                                Premise(F404)
	S561= LIMMEXT.Out=>B_EX.In                                  Premise(F405)
	S562= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F406)
	S563= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F407)
	S564= FU.Bub_IF=>CU_IF.Bub                                  Premise(F408)
	S565= FU.Halt_IF=>CU_IF.Halt                                Premise(F409)
	S566= ICache.Hit=>CU_IF.ICacheHit                           Premise(F410)
	S567= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F411)
	S568= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F412)
	S569= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F413)
	S570= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F414)
	S571= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F415)
	S572= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F416)
	S573= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F417)
	S574= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F418)
	S575= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F419)
	S576= ICache.Hit=>FU.ICacheHit                              Premise(F420)
	S577= IR_EX.Out=>FU.IR_EX                                   Premise(F421)
	S578= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F422)
	S579= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F423)
	S580= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F424)
	S581= ALU.Out=>FU.InEX                                      Premise(F425)
	S582= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F426)
	S583= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F427)
	S584= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F428)
	S585= IR_WB.Out20_16=>GPR.WReg                              Premise(F429)
	S586= IMMU.Addr=>IAddrReg.In                                Premise(F430)
	S587= PC.Out=>ICache.IEA                                    Premise(F431)
	S588= ICache.IEA=addr+4                                     Path(S555,S587)
	S589= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S588)
	S590= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S589,S566)
	S591= FU.ICacheHit=ICacheHit(addr+4)                        Path(S589,S576)
	S592= PC.Out=>ICache.IEA                                    Premise(F432)
	S593= IMem.MEM8WordOut=>ICache.WData                        Premise(F433)
	S594= ICache.Out=>ICacheReg.In                              Premise(F434)
	S595= PC.Out=>IMMU.IEA                                      Premise(F435)
	S596= IMMU.IEA=addr+4                                       Path(S555,S595)
	S597= CP0.ASID=>IMMU.PID                                    Premise(F436)
	S598= IMMU.PID=pid                                          Path(S556,S597)
	S599= IMMU.Addr={pid,addr+4}                                IMMU-Search(S598,S596)
	S600= IAddrReg.In={pid,addr+4}                              Path(S599,S586)
	S601= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S598,S596)
	S602= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S601,S567)
	S603= IAddrReg.Out=>IMem.RAddr                              Premise(F437)
	S604= IMem.RAddr={pid,addr}                                 Path(S550,S603)
	S605= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S604,S534)
	S606= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S604,S534)
	S607= ICache.WData=IMemGet8Word({pid,addr})                 Path(S606,S593)
	S608= ICacheReg.Out=>IRMux.CacheData                        Premise(F438)
	S609= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F439)
	S610= IMem.Out=>IRMux.MemData                               Premise(F440)
	S611= IRMux.MemData={12,rS,rD,UIMM}                         Path(S605,S610)
	S612= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S611)
	S613= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F441)
	S614= ICache.Out=>IR_ID.In                                  Premise(F442)
	S615= IRMux.Out=>IR_ID.In                                   Premise(F443)
	S616= IR_ID.In={12,rS,rD,UIMM}                              Path(S612,S615)
	S617= ICache.Out=>IR_IMMU.In                                Premise(F444)
	S618= IR_EX.Out=>IR_MEM.In                                  Premise(F445)
	S619= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F446)
	S620= LIMMEXT.In=UIMM                                       Path(S549,S619)
	S621= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S620)
	S622= B_EX.In={16{0},UIMM}                                  Path(S621,S561)
	S623= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F447)
	S624= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F448)
	S625= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F449)
	S626= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F450)
	S627= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F451)
	S628= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F452)
	S629= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F453)
	S630= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F454)
	S631= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F455)
	S632= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F456)
	S633= IR_EX.Out31_26=>CU_EX.Op                              Premise(F457)
	S634= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F458)
	S635= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F459)
	S636= CU_ID.IRFunc1=rD                                      Path(S548,S635)
	S637= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F460)
	S638= CU_ID.IRFunc2=rS                                      Path(S547,S637)
	S639= IR_ID.Out31_26=>CU_ID.Op                              Premise(F461)
	S640= CU_ID.Op=12                                           Path(S546,S639)
	S641= CU_ID.Func=alu_add                                    CU_ID(S640)
	S642= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F462)
	S643= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F463)
	S644= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F464)
	S645= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F465)
	S646= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F466)
	S647= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F467)
	S648= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F468)
	S649= IR_WB.Out31_26=>CU_WB.Op                              Premise(F469)
	S650= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F470)
	S651= CtrlA_EX=0                                            Premise(F471)
	S652= CtrlB_EX=0                                            Premise(F472)
	S653= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S505,S652)
	S654= CtrlALUOut_MEM=0                                      Premise(F473)
	S655= CtrlALUOut_DMMU1=1                                    Premise(F474)
	S656= CtrlALUOut_DMMU2=0                                    Premise(F475)
	S657= CtrlALUOut_WB=1                                       Premise(F476)
	S658= CtrlA_MEM=0                                           Premise(F477)
	S659= CtrlA_WB=1                                            Premise(F478)
	S660= CtrlB_MEM=0                                           Premise(F479)
	S661= CtrlB_WB=1                                            Premise(F480)
	S662= CtrlICache=0                                          Premise(F481)
	S663= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S515,S662)
	S664= CtrlIMMU=0                                            Premise(F482)
	S665= CtrlIR_DMMU1=1                                        Premise(F483)
	S666= CtrlIR_DMMU2=0                                        Premise(F484)
	S667= CtrlIR_EX=0                                           Premise(F485)
	S668= CtrlIR_ID=0                                           Premise(F486)
	S669= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S521,S668)
	S670= CtrlIR_IMMU=0                                         Premise(F487)
	S671= CtrlIR_MEM=0                                          Premise(F488)
	S672= CtrlIR_WB=1                                           Premise(F489)
	S673= CtrlGPR=0                                             Premise(F490)
	S674= GPR[rS]=a                                             GPR-Hold(S526,S673)
	S675= CtrlIAddrReg=0                                        Premise(F491)
	S676= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S528,S675)
	S677= CtrlPC=0                                              Premise(F492)
	S678= CtrlPCInc=0                                           Premise(F493)
	S679= PC[CIA]=addr                                          PC-Hold(S531,S678)
	S680= PC[Out]=addr+4                                        PC-Hold(S532,S677,S678)
	S681= CtrlIMem=0                                            Premise(F494)
	S682= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S534,S681)
	S683= CtrlICacheReg=0                                       Premise(F495)
	S684= CtrlASIDIn=0                                          Premise(F496)
	S685= CtrlCP0=0                                             Premise(F497)
	S686= CP0[ASID]=pid                                         CP0-Hold(S538,S685)
	S687= CtrlEPCIn=0                                           Premise(F498)
	S688= CtrlExCodeIn=0                                        Premise(F499)
	S689= CtrlIRMux=0                                           Premise(F500)

WB	S690= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S653)
	S691= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S653)
	S692= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S653)
	S693= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S669)
	S694= IR_ID.Out31_26=12                                     IR-Out(S669)
	S695= IR_ID.Out25_21=rS                                     IR-Out(S669)
	S696= IR_ID.Out20_16=rD                                     IR-Out(S669)
	S697= IR_ID.Out15_0=UIMM                                    IR-Out(S669)
	S698= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S676)
	S699= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S676)
	S700= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S676)
	S701= PC.CIA=addr                                           PC-Out(S679)
	S702= PC.CIA31_28=addr[31:28]                               PC-Out(S679)
	S703= PC.Out=addr+4                                         PC-Out(S680)
	S704= CP0.ASID=pid                                          CP0-Read-ASID(S686)
	S705= A_EX.Out=>ALU.A                                       Premise(F699)
	S706= B_EX.Out=>ALU.B                                       Premise(F700)
	S707= ALU.B={16{0},UIMM}                                    Path(S690,S706)
	S708= ALU.Out=>ALUOut_MEM.In                                Premise(F701)
	S709= LIMMEXT.Out=>B_EX.In                                  Premise(F702)
	S710= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F703)
	S711= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F704)
	S712= FU.Bub_IF=>CU_IF.Bub                                  Premise(F705)
	S713= FU.Halt_IF=>CU_IF.Halt                                Premise(F706)
	S714= ICache.Hit=>CU_IF.ICacheHit                           Premise(F707)
	S715= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F708)
	S716= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F709)
	S717= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F710)
	S718= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F711)
	S719= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F712)
	S720= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F713)
	S721= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F714)
	S722= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F715)
	S723= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F716)
	S724= ICache.Hit=>FU.ICacheHit                              Premise(F717)
	S725= IR_EX.Out=>FU.IR_EX                                   Premise(F718)
	S726= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F719)
	S727= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F720)
	S728= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F721)
	S729= ALU.Out=>FU.InEX                                      Premise(F722)
	S730= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F723)
	S731= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F724)
	S732= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F725)
	S733= IR_WB.Out20_16=>GPR.WReg                              Premise(F726)
	S734= IMMU.Addr=>IAddrReg.In                                Premise(F727)
	S735= PC.Out=>ICache.IEA                                    Premise(F728)
	S736= ICache.IEA=addr+4                                     Path(S703,S735)
	S737= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S736)
	S738= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S737,S714)
	S739= FU.ICacheHit=ICacheHit(addr+4)                        Path(S737,S724)
	S740= PC.Out=>ICache.IEA                                    Premise(F729)
	S741= IMem.MEM8WordOut=>ICache.WData                        Premise(F730)
	S742= ICache.Out=>ICacheReg.In                              Premise(F731)
	S743= PC.Out=>IMMU.IEA                                      Premise(F732)
	S744= IMMU.IEA=addr+4                                       Path(S703,S743)
	S745= CP0.ASID=>IMMU.PID                                    Premise(F733)
	S746= IMMU.PID=pid                                          Path(S704,S745)
	S747= IMMU.Addr={pid,addr+4}                                IMMU-Search(S746,S744)
	S748= IAddrReg.In={pid,addr+4}                              Path(S747,S734)
	S749= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S746,S744)
	S750= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S749,S715)
	S751= IAddrReg.Out=>IMem.RAddr                              Premise(F734)
	S752= IMem.RAddr={pid,addr}                                 Path(S698,S751)
	S753= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S752,S682)
	S754= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S752,S682)
	S755= ICache.WData=IMemGet8Word({pid,addr})                 Path(S754,S741)
	S756= ICacheReg.Out=>IRMux.CacheData                        Premise(F735)
	S757= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F736)
	S758= IMem.Out=>IRMux.MemData                               Premise(F737)
	S759= IRMux.MemData={12,rS,rD,UIMM}                         Path(S753,S758)
	S760= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S759)
	S761= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F738)
	S762= ICache.Out=>IR_ID.In                                  Premise(F739)
	S763= IRMux.Out=>IR_ID.In                                   Premise(F740)
	S764= IR_ID.In={12,rS,rD,UIMM}                              Path(S760,S763)
	S765= ICache.Out=>IR_IMMU.In                                Premise(F741)
	S766= IR_EX.Out=>IR_MEM.In                                  Premise(F742)
	S767= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F743)
	S768= LIMMEXT.In=UIMM                                       Path(S697,S767)
	S769= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S768)
	S770= B_EX.In={16{0},UIMM}                                  Path(S769,S709)
	S771= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F744)
	S772= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F745)
	S773= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F746)
	S774= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F747)
	S775= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F748)
	S776= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F749)
	S777= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F750)
	S778= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F751)
	S779= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F752)
	S780= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F753)
	S781= IR_EX.Out31_26=>CU_EX.Op                              Premise(F754)
	S782= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F755)
	S783= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F756)
	S784= CU_ID.IRFunc1=rD                                      Path(S696,S783)
	S785= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F757)
	S786= CU_ID.IRFunc2=rS                                      Path(S695,S785)
	S787= IR_ID.Out31_26=>CU_ID.Op                              Premise(F758)
	S788= CU_ID.Op=12                                           Path(S694,S787)
	S789= CU_ID.Func=alu_add                                    CU_ID(S788)
	S790= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F759)
	S791= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F760)
	S792= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F761)
	S793= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F762)
	S794= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F763)
	S795= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F764)
	S796= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F765)
	S797= IR_WB.Out31_26=>CU_WB.Op                              Premise(F766)
	S798= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F767)
	S799= CtrlA_EX=0                                            Premise(F768)
	S800= CtrlB_EX=0                                            Premise(F769)
	S801= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S653,S800)
	S802= CtrlALUOut_MEM=0                                      Premise(F770)
	S803= CtrlALUOut_DMMU1=0                                    Premise(F771)
	S804= CtrlALUOut_DMMU2=0                                    Premise(F772)
	S805= CtrlALUOut_WB=0                                       Premise(F773)
	S806= CtrlA_MEM=0                                           Premise(F774)
	S807= CtrlA_WB=0                                            Premise(F775)
	S808= CtrlB_MEM=0                                           Premise(F776)
	S809= CtrlB_WB=0                                            Premise(F777)
	S810= CtrlICache=0                                          Premise(F778)
	S811= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S663,S810)
	S812= CtrlIMMU=0                                            Premise(F779)
	S813= CtrlIR_DMMU1=0                                        Premise(F780)
	S814= CtrlIR_DMMU2=0                                        Premise(F781)
	S815= CtrlIR_EX=0                                           Premise(F782)
	S816= CtrlIR_ID=0                                           Premise(F783)
	S817= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S669,S816)
	S818= CtrlIR_IMMU=0                                         Premise(F784)
	S819= CtrlIR_MEM=0                                          Premise(F785)
	S820= CtrlIR_WB=0                                           Premise(F786)
	S821= CtrlGPR=1                                             Premise(F787)
	S822= CtrlIAddrReg=0                                        Premise(F788)
	S823= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S676,S822)
	S824= CtrlPC=0                                              Premise(F789)
	S825= CtrlPCInc=0                                           Premise(F790)
	S826= PC[CIA]=addr                                          PC-Hold(S679,S825)
	S827= PC[Out]=addr+4                                        PC-Hold(S680,S824,S825)
	S828= CtrlIMem=0                                            Premise(F791)
	S829= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S682,S828)
	S830= CtrlICacheReg=0                                       Premise(F792)
	S831= CtrlASIDIn=0                                          Premise(F793)
	S832= CtrlCP0=0                                             Premise(F794)
	S833= CP0[ASID]=pid                                         CP0-Hold(S686,S832)
	S834= CtrlEPCIn=0                                           Premise(F795)
	S835= CtrlExCodeIn=0                                        Premise(F796)
	S836= CtrlIRMux=0                                           Premise(F797)

POST	S801= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S653,S800)
	S811= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S663,S810)
	S817= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S669,S816)
	S823= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S676,S822)
	S826= PC[CIA]=addr                                          PC-Hold(S679,S825)
	S827= PC[Out]=addr+4                                        PC-Hold(S680,S824,S825)
	S829= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S682,S828)
	S833= CP0[ASID]=pid                                         CP0-Hold(S686,S832)

