$date
	Tue Aug  5 15:50:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module q2 $end
$var wire 1 " A $end
$var wire 1 & An $end
$var wire 1 # B $end
$var wire 1 ' Bn $end
$var wire 1 $ C $end
$var wire 1 ( Cn $end
$var wire 1 % D $end
$var wire 1 ) Dn $end
$var wire 1 ! F $end
$var wire 1 * o1 $end
$var wire 1 + o2 $end
$var wire 1 , o3 $end
$var wire 1 - o4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
1,
1+
1*
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#20
0)
1%
#40
1)
0(
0%
1$
#60
0)
1%
#80
0!
1)
0*
1(
0,
0'
0%
0$
1#
#100
1!
0)
1*
1,
1%
#120
0!
1)
0*
0(
0%
1$
#140
1!
0)
1*
1%
#160
1!
1)
1(
1'
1+
1-
0&
0%
0$
0#
1"
#180
0!
0-
0)
1%
#200
1-
0+
1)
0(
0%
1$
#220
0-
0)
1%
#240
1)
1(
0,
0'
1+
1-
0%
0$
1#
#260
1!
0)
1,
1%
#280
1)
0(
0%
1$
#300
0)
1%
#320
