#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  6 20:02:05 2022
# Process ID: 11436
# Current directory: D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6412 D:\yingzong\func_test_v0.01_n4ddr\soc_sram_func\run_vivado\project_1\project_1.xpr
# Log file: D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/vivado.log
# Journal file: D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1\vivado.jou
# Running On: DESKTOP-NQNJDGK, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17017 MB
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/hardware proj/CO-lab-material-CQU-2021/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/ref_code/ascii/defines2.vh', nor could it be found using path 'D:/hardware proj/CO-lab-material-CQU-2021/CO-lab-material-CQU-2021/ref_code/ascii/defines2.vh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/ref_code/ascii/instdec.v', nor could it be found using path 'D:/hardware proj/CO-lab-material-CQU-2021/CO-lab-material-CQU-2021/ref_code/ascii/instdec.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../hardware-master/hardware/lab_4/rtl/mmu/mmu.v', nor could it be found using path 'D:/hardware proj/hardware-master/hardware/lab_4/rtl/mmu/mmu.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.387 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v
update_compile_order -fileset sources_1
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/defines2.vh
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v
update_compile_order -fileset sources_1
generate_target all [get_files D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.387 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:79]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 62 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:105]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 79 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/read_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/write_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:89]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.write_data_handle
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.read_data_handle
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1586.387 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/instdec/ascii}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/comp/op}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/comp/rt}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/comp/a}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/comp/b}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/comp/y}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardamux/d0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardamux/d1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardamux/s}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardbmux/d0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardbmux/d1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/forwardbmux/s}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/pcreg/d}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/pcreg/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/pcreg/en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/alu}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/alu/a}} {{/tb_top/soc_lite/u_cpu/cpu/alu/b}} {{/tb_top/soc_lite/u_cpu/cpu/alu/op}} {{/tb_top/soc_lite/u_cpu/cpu/alu/y_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/pcF}} {{/tb_top/soc_lite/u_cpu/cpu/pcD}} {{/tb_top/soc_lite/u_cpu/cpu/pcE}} {{/tb_top/soc_lite/u_cpu/cpu/pcM}} {{/tb_top/soc_lite/u_cpu/cpu/pcW}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/signimmE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/signimmD}} {{/tb_top/soc_lite/u_cpu/cpu/signimmshD}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/se/a}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cpu/instrF}} {{/tb_top/soc_lite/u_cpu/cpu/instrD}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
--------------------------------------------------------------
[ 243367 ns] Error!!!
    reference: PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x800cfff0
    mycpu    : PC = 0xbfc5f990, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 243407 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21040 KB (Peak: 21040 KB), Simulation CPU Usage: 30983 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:79]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 62 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:105]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 79 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/read_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/write_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:89]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.write_data_handle
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.read_data_handle
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.387 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
----[ 245085 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 249115 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 251065 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc2e250
----[ 253285 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 255755 ns] Number 8'd20 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 256547 ns] Error!!!
    reference: PC = 0xbfc64420, wb_rf_wnum = 0x02, wb_rf_wdata = 0x8b8363c4
    mycpu    : PC = 0xbfc64420, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 256587 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:71]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:72]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:76]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:80]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:82]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:83]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:86]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:87]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v:91]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:79]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 62 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:105]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 79 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/read_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/write_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:89]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.write_data_handle
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.read_data_handle
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.387 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
----[ 245085 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 249115 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 251065 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc2e250
----[ 253285 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 255755 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc64bc8
----[ 271615 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc09b3c
----[ 284585 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc2b09c
----[ 300635 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc0a02c
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc0ae2c
----[ 317895 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc06a94
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc07850
----[ 333015 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc45358
----[ 342175 ns] Number 8'd26 Functional Test Point PASS!!!
----[ 349415 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc70984
----[ 360405 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc5ecd0
----[ 369535 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc3c678
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc3d470
----[ 385995 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc08188
----[ 398645 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc5da30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc5e7f4
----[ 414245 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc60638
----[ 427905 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc0c1a8
----[ 441695 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc00938
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc060e4
----[ 455315 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc66708
----[ 471155 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4b5c4
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4ca50
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4def8
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc50858
----[ 512465 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc1c414
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc1d8f0
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc1ed6c
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc2025c
----[ 553575 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc5922c
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc5a6a4
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5bb50
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc5d020
----[ 594885 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc47348
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc4865c
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc4997c
----[ 626855 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc23910
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc24ba8
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc25e18
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc270c4
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc283ac
----[ 673925 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc1646c
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc189e8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc19c4c
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc1aef0
----[ 723165 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc106c4
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc1174c
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc127b8
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1381c
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc148a4
----[ 776755 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 778467 ns] Error!!!
    reference: PC = 0xbfc3a93c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x0000000a
    mycpu    : PC = 0xbfc3a93c, wb_rf_wnum = 0x15, wb_rf_wdata = 0xfffffff6
--------------------------------------------------------------
$finish called at time : 778507 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:79]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 62 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:105]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 79 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/read_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/write_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:89]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=13)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.my_mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.write_data_handle
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.read_data_handle
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.387 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.387 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7675 ns] Number 8'd01 Functional Test Point PASS!!!
----[  17835 ns] Number 8'd02 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc6fe14
----[  27985 ns] Number 8'd03 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc4a9b4
----[  36975 ns] Number 8'd04 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc21024
----[  51665 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc35d68
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc36d08
----[  64745 ns] Number 8'd06 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc54720
----[  80695 ns] Number 8'd07 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc557b0
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc56578
----[  94825 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc35740
----[ 106605 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc344e0
----[ 118875 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
----[ 131615 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc0364c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc045ec
----[ 146285 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc37f58
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc393a8
----[ 170875 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3db9c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc3ee9c
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc401a4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc41484
----[ 205425 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6a58c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6b84c
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc6cb0c
----[ 241315 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc5f7a0
----[ 245085 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 249115 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 251065 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc2e250
----[ 253285 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 255755 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc64bc8
----[ 271615 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc09b3c
----[ 284585 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc2b09c
----[ 300635 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc0a02c
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc0ae2c
----[ 317895 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc06a94
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc07850
----[ 333015 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc45358
----[ 342175 ns] Number 8'd26 Functional Test Point PASS!!!
----[ 349415 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc70984
----[ 360405 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc5ecd0
----[ 369535 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc3c678
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc3d470
----[ 385995 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc08188
----[ 398645 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc5da30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc5e7f4
----[ 414245 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc60638
----[ 427905 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc0c1a8
----[ 441695 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc00938
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc060e4
----[ 455315 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc66708
----[ 471155 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4b5c4
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4ca50
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4def8
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc50858
----[ 512465 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc1c414
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc1d8f0
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc1ed6c
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc2025c
----[ 553575 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc5922c
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc5a6a4
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5bb50
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc5d020
----[ 594885 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc47348
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc4865c
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc4997c
----[ 626855 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc23910
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc24ba8
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc25e18
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc270c4
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc283ac
----[ 673925 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc1646c
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc189e8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc19c4c
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc1aef0
----[ 723165 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc106c4
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc1174c
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc127b8
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1381c
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc148a4
----[ 776755 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 778467 ns] Error!!!
    reference: PC = 0xbfc3a93c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x0000000a
    mycpu    : PC = 0xbfc3a93c, wb_rf_wnum = 0x15, wb_rf_wdata = 0xfffffff6
--------------------------------------------------------------
$finish called at time : 778507 ns : File "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.387 ; gain = 0.000
save_wave_config {D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/12321.wcfg}
add_files -fileset sim_1 -norecurse D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/12321.wcfg
set_property xsim.view {D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/tb_top_behav.wcfg D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/tb_top_behav.wcfg D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/12321.wcfg} [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 19924 KB (Peak: 19924 KB), Simulation CPU Usage: 11062 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 21:46:32 2022...
