-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Jul  6 01:37:38 2024
-- Host        : LiLen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               l:/CLi_Projects/XC7Z010/ch48_acz702_ov5640_ddr3_vga_io_hdmi/ov5640_ddr3_vga_io_hdmi.srcs/sources_1/ip/ROM_0/ROM_0_sim_netlist.vhdl
-- Design      : ROM_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE076FB01FFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFE3ADAE6C97FFFFFFF650542747FFFFFFF20526A9FFFFFFFFF100AA90BFFFF",
      INITP_02 => X"FFDD126EC882B7FFFFDA0E84D4C707FFFFC080C698827FFFFFF1CE4361B00FFF",
      INITP_03 => X"FE62824CAB84067FFC1354860B85207FFC5C0CE5D1C8487FFE4CFC621588B27F",
      INITP_04 => X"FEC040E005802F7FFEC104104463A47FFEEA84842820737FFE060144D48304FF",
      INITP_05 => X"FE081FCFF196127FFDCB18BFF2B41EBFFDDB10BFF1D00F1FFDB54693E178061F",
      INITP_06 => X"FF8806DFFE838A7FFEEA13EFFEC3953FFEFE118FFE9D153FFEA0178FF2AB99FF",
      INITP_07 => X"FE08003FFFF00E9FFDC8003FFFF00AFFFD28001FFE75097FFF48023FFE40047F",
      INITP_08 => X"FDC8788FFFF5687FFF08107FFFF7E85FFE50107FFFF8641FFEC0603FFFFE101F",
      INITP_09 => X"FE20C52FF0C8D47FFE400BAFFEEE147FFE80380FFE24025FFCA0080FFF09B7DF",
      INITP_0A => X"FCA83EEFF1F9959FFE50040FF929C75FFEF9EB9FF1D1E27FFEE8F80FF0EB397F",
      INITP_0B => X"FF6271C7E0C20B9FFE587153F702059FFE68033FF130057FFC3C388FF1FBB91F",
      INITP_0C => X"FFD50849D8A018FFFFDA0FCFD381829FFFD109F8A980069FFF1A3FB84E40189F",
      INITP_0D => X"FFF5C7034025FFFFFFF61E2BE02C60FFFFD0A82D863050FFFFE09F0DFEA3E4FF",
      INITP_0E => X"FFFE3550240403FFFFC06A13308927FFFFC6380D862F0FFFFFD07C1D6E1DDFFF",
      INITP_0F => X"FFFF89272001FFFFFFFFB177CDEFFFFFFFFFE5D45B85FFFFFFFF5D01E6EC23FF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFE",
      INIT_06 => X"FDFDFDFDFDFEFDFDFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDFDFEFDFDFC",
      INIT_08 => X"BDCCD5DAE5F2FCFDFEFEFEFEFDFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFEFEFEFEFEF6E8DFD6D3C0",
      INIT_0A => X"1D1F1E253E5F7EAAE1F6FCFDFDFCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFCFBFCFCF8EABE8B6947301F1E1E",
      INIT_0C => X"1A1B1A1A1A1A1B24366FB9F1FAFBFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFBFAF8CF883F291C1A1A1A1B1C1B",
      INIT_0E => X"1B1B191A1A1B1B1D1C1C255DC3F6FCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFCF9DF76331C1B1B1B1A1B1B1A1B1C",
      INIT_10 => X"1A191B1A1A1C1A1B1D1A191B2680E7FCFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFDF4A4381B191B1C1C1B1C1A1A1A1B1B",
      INIT_12 => X"191A1A1B1B1A1A1A191A1A1A1A1C5AD8FCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFCEF83241A1A1A1A1A1B1B1A1A1A191B1A",
      INIT_14 => X"1B191A1B1A191A1A19191A1A1A191B4AD2FBFDFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFEFDFDFCFBEB731F1C1C191B191A1B1A1A1A1A1B1A1A",
      INIT_16 => X"1B1B1A1A191A1A1A191A1A1A1A1A1B1A51DCFBFDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFEFDFCFBF27B1E1C1C1B1A1C191A1A19191A1B1B1B1A",
      INIT_18 => X"1A1A1C1B1A191A19191A1A1A191A1A1A1B68F1FDFEFEFFFEFEFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFEFEFFFEFEFCF79A221B1B1B1B1B1B1A1A1A19191A1A1A1B1A",
      INIT_1A => X"4438241D1A181A1919191A1A191A1A1A1A1FA2FAFDFEFEFEFEFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFEFEFEFFFEFDFDCF321A1A1A1A1A1B1B1A1A1919191A1A212B40",
      INIT_1C => X"ECE8D28E411C1B1B1B1A1A1A1A191A1B1C1A39D9FEFEFEFEFEFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFEFEFEFEFEFDF05C1B1B1A191A191A191A1A1B1C1C3270BEE3EA",
      INIT_1E => X"FDFEFDFBDF7F231D1B1A1A1A1A191A1A1A1A1C7EF8FDFDFEFEFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFEFEFDFCFAAF221B1A1B1A1A1A1A1A1B1C1A1D52CAF8FDFEFE",
      INIT_20 => X"FDFDFCFDFCF384211B1A1A1A1A1A191B1A1C1A32D8FDFEFEFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFEFEFEFBEE581B191A1A1A1A1A1A1A1A1B1A51E2FCFCFDFEFE",
      INIT_22 => X"FCFCFDFEFDFCF2641C1A191A1A1A1A1A1C1B1B1D8AFCFDFDFEFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFEFDFDFCBC271A1B1A1B1A1A1A1A191A1A39D4FCFEFEFDFEFE",
      INIT_24 => X"FEFDFEFEFEFDFCCD3219191A1A1A191B1B1A191A4AEFFEFEFEFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFEFDFDFA721A1C1C1B1A1A1A1A1A191C1E9AFAFCFDFEFEFEFE",
      INIT_26 => X"FEFEFEFEFEFDFEF8791A1A1A1A1A1A1A1A1A191A27C1FDFDFEFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFEFDFDE5421A1A1A1A1A191A1A1A1A1A46E3FDFDFEFEFEFEFE",
      INIT_28 => X"FFFFFFFEFEFEFEFDCA271919191A1A1A1A1A1A1A1A8EF9FEFEFEFEFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFEFDFDFCC01F1A1B1A191A191A1A1A191D8CFBFEFEFFFEFEFFFF",
      INIT_2A => X"FFFFFFFFFEFEFEFDF1411A191A1A1A1A1A1A1A1A1B59F1FDFEFEFEFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFEFDFDF98B1B191A19191A1A1A191A1A24D2FDFEFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFEFEFDFCF9791B191A191A1A1A1A1A1B1B33E3FCFDFEFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFEFDFDF5591A191A19191A1A1A19191A42ECFDFEFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFEFEFEFDFDAA1C191A19191A1A1A1A1B1A28BFFCFEFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFEFEE83D1A191A1A1A1A1A1A19191973F7FDFDFEFEFFFFFFFF",
      INIT_30 => X"FFFFFFFFFEFEFFFEFDBF231A1B1C1919191A1A1B1B21A1FCFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFEFDCB301A1A1A1A1A1A1A1A191A198FFDFDFEFEFEFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFEFDD73A1B1B1B1A191A1A1A1B201B7EFBFEFEFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFEFBAF23191919191A1A1A1A191A20A8FDFDFEFEFEFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFEFDE7481C1A1C1B19191A1A1B1A1B6CF7FEFEFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFEFB991B1A191A191A1A1A1A191A2ABFFDFDFDFDFEFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFEFDEE501C1C1A1919191A1A1A1B1A5DF0FEFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFDFB8C1A1A191A1A1A1A1A1A1A1A2FCBFEFDFDFEFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFEFEF6581A1A1A1A1A1A1A1A1A1C1B4CE6FEFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFDF87D1A1A191A1A1A1A1A1A1A1A38DDFEFEFEFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFEFEFA5F191A191A191A1A1A1A1B1A4CE5FEFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFEFDF67A1B1A191A1A1A1A1A1A1A1A3CE4FEFEFEFEFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFA5F191A1A1A1A1A1A1A1A1B1A43E0FFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFEFDF1691A1A191A1A1A1A1A1A1A1A3CE4FEFEFEFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFA5F191A1A1A1A1A1A1A1A1B1B31D6FFFEFEFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFEEE601A1A191A1A1A1A1A1A1A1A3CE4FEFEFEFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFA5F191919191A1A1A1A191A1A32D8FEFEFEFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFEEF5F1A1A1A1A1A1A1A19191A1A3CE4FEFEFEFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFA5F19191A1A1A1A19191A1C1B30D6FEFEFEFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFEEE5F1A1B1A1A1A1A1A1A1A191A3CE4FEFEFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFA5F191A1B19191919191A1B1A38DAFEFFFEFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFDEE601A1A191A1A1A1A1A1A191A3CE4FEFEFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFA5F1B1A1B1A191A19191A1B1A4AE4FEFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFEFDF5751A1A191A1A1A1A191919193CE4FEFFFEFEFEFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFEF95E1A191A1A19191A19191A1B4BE5FDFFFEFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFEFEF77A191A1A1A1A1A1A1A1A1A193AE2FEFEFEFEFEFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFEFEF1531A1A1B1A1A1A1A1A1A1A1A55EAFEFFFEFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFEF9841A1A1A1A1A1A1A1A19191934D4FEFEFEFEFEFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFEFDEC4F1A1B19191A1A1A1A191C1B66F4FEFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFEFC911A1A1A1A1A1A1A1A1A1A1B30C9FDFDFEFDFEFFFFFFFF",
      INIT_4E => X"FFFFFFFFFEFEFEFEFDE0421A1B1A1A1A19191A191A1B75FBFEFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFEFDA41F1A1A1A1A1A19191A1A1A27B8FDFEFEFDFEFFFFFFFF",
      INIT_50 => X"FFFFFFFFFEFEFEFEFDD2351A1B1A1B191A1A1B191B1D88FDFEFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFEFDBF2A1A191A1A1A19191919191CA2FEFEFEFEFEFFFFFFFF",
      INIT_52 => X"FFFFFFFFFEFEFEFDFDBD201B1A1A1A191919191A1A25B1FCFEFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFEFDD9361B191A1A191919191A191A89FDFDFEFEFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFEFEFDFCA31B1A1B1A1A191B1B1A1A1A2CD1FDFEFFFEFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFEFEF1451B1A1A1A1A1A1A1A1A1A1966F4FEFEFEFEFFFFFFFF",
      INIT_56 => X"FFFFFFFFFEFEFEFDF9701B1B1B1A1A19191A1A191A37E8FDFFFEFEFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFEFEFDF6681A191A1A1A1A1A1919191937E8FDFDFDFEFFFFFFFF",
      INIT_58 => X"FFFFFFFFFEFEFCFBEB3519191B1A1919191A19191B6EF4FDFEFEFEFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFEFEFEFAA31B19191A1A1A1A1919191A22C6FDFEFEFEFFFFFFFF",
      INIT_5A => X"FFFFFFFFFEFEFEFCB62219191A1A1A1A1A1A1A1A1CA5FCFDFEFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFEFEFDCE26191A1A1A1A1A1A1A1A1A1D7FFAFEFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFEFDFDF36C1A1A1A1A1A191A1A1A1A1A2ECFFEFDFDFEFEFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFEFEFDEC4D191A1A1A1A1919191A1A1A43DEFDFEFFFEFEFFFF",
      INIT_5E => X"FFFFFFFEFEFEFCBF291B1A1A1A1A191A1A1A1A1A59F6FDFDFDFEFEFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFEFDFC881E1A191A1A1919191A1A1A1F8DF9FEFEFEFFFFFF",
      INIT_60 => X"FEFFFFFEFDFDE5501A1B1A1A1A1A1A1A1A1A1A1FA5FCFEFEFDFEFEFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFEFEFDD4301A191A1A1A19191919191D33C6FBFDFDFEFEFE",
      INIT_62 => X"FDFEFEFEFDEE721D1B1A1A1A1A1A1A1A1A1A1A44E2FDFDFEFFFEFEFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFEF5701A1A1B1A1A1A1A191A1A1B1C3FCFFDFDFEFCFE",
      INIT_64 => X"FDFDFCF7D05E1D1B1B1A1A1A1A1A1A1B1B1A229AFCFEFDFEFFFEFEFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFEFDC42C1B1A1C1A1A1A19191B1B1C1D3CB2F1FBFDFD",
      INIT_66 => X"DED5BA73361C191A1B1A191A1A1A1A1A1A1A4AE8FDFEFEFEFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFEFDF8791C1D1C1A1A1A191A1A1A1B1D1D2857A3CCDC",
      INIT_68 => X"35251F1D1B19181B1B1A191A1A1A191B1925B7FBFEFDFEFEFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFEFDDC401A1B1A1A1919191B1B1A1A1A1A1B1D2031",
      INIT_6A => X"191A1A1A1A19191A1A1A19191A1A1A1A1E87F9FCFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFEFFFDF9B628191A191A191A1A1A1A1A191A19191A1B",
      INIT_6C => X"1919191A1A1A1A1A1A1A1B1A1B1B1A1E70EDFDFEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFDF997241A1A1B1B1B191A1A1A191A191A1919",
      INIT_6E => X"1A191A1A1A1A1A1A1A1A1B1A1A1B1C6DE9FDFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFDFCF69B221B1B1C1919191A1A1A1A1A1A1919",
      INIT_70 => X"1A19191A1919191A1A1A1E1B1C2279EAFCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFEFFFEFEFEFCF8A1331D1B1B1A1A1A1A1A1919191A19",
      INIT_72 => X"191A1A1A1A19191A1A1A1B1C3DA3F3FDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFDFDFCFCFAC353211A1A1A1A1A1A1A19191A19",
      INIT_74 => X"1A1A19191A1A1A1B1A1C2B71D7FAFEFDFEFEFDFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFDFDEA95441B1A1A1A1A191A1A1919",
      INIT_76 => X"1A1A1B1A1A191A2E4890D4F8FCFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFDFAE3AA57341D1A191A1A1A1A",
      INIT_78 => X"2B2B2C3C537798C2EDFBFDFEFDFDFEFEFEFEFFFEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFEFDFDFDFCF4D2A48362462F2A2B",
      INIT_7A => X"E1E0E1E7EDF6FDFDFDFEFEFEFEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDFEFDFDFDFAF1EAE3E1E1",
      INIT_7C => X"FDFDFEFEFDFDFEFDFDFDFDFEFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFDFEFEFEFDFCFDFDFDFEFDFDFD",
      INIT_7E => X"FEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFEFDFEFEFDFEFEFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF8804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFA8012130FFFFFFFF85C200C3FFFFFFFFC1F3FB41FFFFFFFFEFEE14F5FFFF",
      INITP_02 => X"FFE066600880CFFFFFE43A0044C53FFFFFFEA00480863FFFFFFE35A044A4FFFF",
      INITP_03 => X"FF8001334B0421FFFFE4546F0C04BFFFFFE000E435C817FFFFF0006025886FFF",
      INITP_04 => X"FF20401FFA8028FFFF06064FB9622FFFFF10049B13A098FFFFCA0023050243FF",
      INITP_05 => X"FFA81D3FFE7606FFFE2B187FFC54027FFE0B137FFE1004FFFE0146FFFEF805FF",
      INITP_06 => X"FE48013FFF7B83FFFF4A101FFF7582FFFF1E167FFF0108FFFF00147FFF0786FF",
      INITP_07 => X"FF4807FFFFD002FFFEC807FFFFD001FFFE0807FFFFD503FFFEC807FFFFE00AFF",
      INITP_08 => X"FEC87FFFFFC161FFFE4817FFFFD3E2FFFF0017FFFFD86AFFFF0067FFFFDE11FF",
      INITP_09 => X"FF80C2DFFF00D2FFFFC0065FFF0619FFFFC03FFFFFC002FFFF2009FFFFC9B17F",
      INITP_0A => X"FF483C1FFE0190FFFFA004FFFE0100FFFF29EA7FFE21E4FFFF68FDFFFF6114FF",
      INITP_0B => X"FF92713FFC82047FFFB871BFF8820E7FFFA803FFFE3000FFFFCC397FFC73BCFF",
      INITP_0C => X"FFE78828BC2007FFFFE48C14120005FFFFE00865550019FFFFE23EE7F100037F",
      INITP_0D => X"FFF9CF0340039FFFFFF8822BE0009FFFFFFDA82C80302FFFFFFE1C07D122CBFF",
      INITP_0E => X"FFFFC0D00503FFFFFFFF9C13309EDFFFFFF8780D8616FFFFFFFE201D6E073FFF",
      INITP_0F => X"FFFFF6DFFFFFFFFFFFFFCE083211FFFFFFFFFA2FB47BFFFFFFFFA0980553FFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7F",
      INIT_06 => X"FEFEFEFEFE7FFEFE7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFEFEFE7FFEFE7E",
      INIT_08 => X"DE66EA6DF2797EFE7F7F7F7FFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFE7F7F7F7F7F7F7B74EF6BE960",
      INIT_0A => X"0F8F8F139F30BF55F07B7EFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFE7E7E7E7C755FC535A318108F0F",
      INIT_0C => X"0E8E0E0E0E0E8E121BB7DCF87EFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFE7E7CE7449F150F0E0E0E8E0F8E",
      INIT_0E => X"8E8E8D0E0E8E8E0F8E8E132FE27C7EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7EFDF0BB1A8E0E8E8E0E8E8E0E8E0F",
      INIT_10 => X"0E8D8E0E0E0F0E8E8F0E8D8E1441747E7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFEFA531D8E8D8E0F0F8E0F0E0E0E8E8E",
      INIT_12 => X"8D0E0E8E8E0E0E0E8D0E0E0E0E0FAD6C7EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7EF742130E0E0E0E0E8E8E0E0E0E8D8E0E",
      INIT_14 => X"8E8D0E8E0E8D0E0E8D8D0E0E0E8D8EA56A7E7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFF7FFEFE7FFE763A100F0F8D8E8D0E8E0E0E0E0E8E0E0E",
      INIT_16 => X"8E8E0E0E8D0E0E0E8D0E0E0E0E0E8E0EA96FFEFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFF7FFEFEFE7ABE100F0F8E0E0F8D0E0E8D8D0E8E8E8E0E",
      INIT_18 => X"0E0E0F8E0E8D0E8D8D0E0E0E8D0E0E0E8E35F9FE7F7FFF7F7FFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFF7F7FFF7F7FFEFC4E128E8E8E8E8E8E0E0E0E8D8D0E0E0E8E0E",
      INIT_1A => X"A29C138F0E0D0E8D8D8D0E0E8D0E0E0E0E90527DFE7F7F7F7FFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFF7F7F7FFF7FFEFEE81A0E0E0E0E0E8E8E0E0E8D8D8D0E0E9116A0",
      INIT_1C => X"76746A48A10F8E8E8E0E0E0E0E8D0E8E0F0E9D6D7F7F7F7F7FFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFF7F7F7F7F7FFE782F8E8E0E8D0E8D0E8D0E0E8E0F0F1A39DFF175",
      INIT_1E => X"FE7FFE7EEF40918F8E0E0E0E0E8D0E0E0E0E0F407CFEFE7F7FFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFF7F7FFEFE7E58128E0E8E0E0E0E0E0E8E0F0E8E2965FCFE7F7F",
      INIT_20 => X"FEFE7EFE7EF942118E0E0E0E0E0E8D8E0E0F0E1A6CFE7F7FFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFF7F7F7F7E782D8E8D0E0E0E0E0E0E0E0E8E0EA8717E7EFE7F7F",
      INIT_22 => X"7E7EFE7FFE7E79330F0E8D0E0E0E0E0E0F8E8E8F457EFEFE7FFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF7FFEFEFE5F940E8E0E8E0E0E0E0E8D0E0E9D6A7E7F7FFE7F7F",
      INIT_24 => X"7FFE7F7F7FFE7E671A8D8D0E0E0E8D8E8E0E8D0E25F77F7F7FFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFF7FFEFE7E3A0E0F0F8E0E0E0E0E0E8D0F104E7D7EFE7F7F7F7F",
      INIT_26 => X"7F7F7F7F7FFE7FFCBD0E0E0E0E0E0E0E0E0E8D0E93E0FEFE7FFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFF7FFEFE73220E0E0E0E0E8D0E0E0E0E0E24F2FEFE7F7F7F7F7F",
      INIT_28 => X"FFFFFF7F7F7F7FFE65938D8D8D0E0E0E0E0E0E0E0EC7FC7F7F7F7FFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFF7FFEFE7EE0900E8E0E8D0E8D0E0E0E8D8F46FD7F7FFF7F7FFFFF",
      INIT_2A => X"FFFFFFFF7F7F7FFEF8A00E8D0E0E0E0E0E0E0E0E8EADF8FE7F7F7FFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFF7FFEFEFC468E8D0E8D8D0E0E0E8D0E0E1369FE7FFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF7F7FFE7EFC3D8E8D0E8D0E0E0E0E0E8E8E9AF17EFE7FFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFF7FFEFEFA2D0E8D0E8D8D0E0E0E8D8D0E2276FE7FFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFF7F7F7FFEFE550F8D0E8D8D0E0E0E0E8E0E15DF7E7FFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFF7F7F741F0E8D0E0E0E0E0E0E8D8D8DBAFBFEFE7F7FFFFFFFFF",
      INIT_30 => X"FFFFFFFF7F7FFF7FFE60920E8E0F8D8D8D0E0E8E8E1151FEFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFF7FFE66980E0E0E0E0E0E0E0E8D0E8DC8FEFE7F7F7FFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFF7FFE6C1E8E8E8E0E8D0E0E0E8E118E40FE7F7FFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFF7FFED8928D8D8D8D0E0E0E0E8D0E1155FEFE7F7F7FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFF7FFEF3250F0E0F8E8D8D0E0E8E0E8E37FC7F7FFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFF7FFECD8E0E8D0E8D0E0E0E0E8D0E16E0FEFEFEFE7FFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFF7FFE77290F0F0E8D8D8D0E0E0E8E0EAF797FFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFEFE470E0E8D0E0E0E0E0E0E0E0E98E67FFEFE7FFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFF7F7FFB2D0E0E0E0E0E0E0E0E0E0F8E27747FFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFE7DBF0E0E8D0E0E0E0E0E0E0E0E1DEF7F7F7FFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFF7F7FFDB08D0E8D0E8D0E0E0E0E8E0E27F37FFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFF7FFE7C3E8E0E8D0E0E0E0E0E0E0E0E1F737F7F7F7FFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFDB08D0E0E0E0E0E0E0E0E8E0EA271FFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFF7FFEF9B50E0E8D0E0E0E0E0E0E0E0E1F737F7F7FFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFDB08D0E0E0E0E0E0E0E0E8E8E996CFF7F7FFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFF7F78310E0E8D0E0E0E0E0E0E0E0E1F737F7F7FFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFDB08D8D8D8D0E0E0E0E8D0E0E1A6D7F7F7FFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFF7FF8B00E0E0E0E0E0E0E8D8D0E0E1F737F7F7FFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFDB08D8D0E0E0E0E8D8D0E0F8E196C7F7F7FFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFF7F78B00E8E0E0E0E0E0E0E0E8D0E1F737F7FFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFDB08D0E8E8D8D8D8D8D0E8E0E1D6E7FFF7FFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFE78310E0E8D0E0E0E0E0E0E8D0E1F737F7FFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFDB08E0E8E0E8D0E8D8D0E8E0E26737FFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFF7FFEFBBB0E0E8D0E0E0E0E8D8D8D8D1F737FFF7F7F7FFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFF7F7D300E8D0E0E8D8D0E8D8D0E8EA6F3FEFF7FFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFF7F7FFC3E8D0E0E0E0E0E0E0E0E0E8D1E727F7F7F7F7FFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFF7F7F79AA0E0E8E0E0E0E0E0E0E0E0EAB767FFF7FFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFF7FFD430E0E0E0E0E0E0E0E8D8D8D1B6B7F7F7F7F7FFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFF7FFEF6A80E8E8D8D0E0E0E0E8D0F8E347B7FFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFF7F7FC90E0E0E0E0E0E0E0E0E0E8E19E5FEFE7FFE7FFFFFFFFF",
      INIT_4E => X"FFFFFFFF7F7F7F7FFEF0220E8E0E0E0E8D8D0E8D0E8E3B7E7FFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFF7F7F52900E0E0E0E0E8D8D0E0E0E945DFE7F7FFE7FFFFFFFFF",
      INIT_50 => X"FFFFFFFF7F7F7F7FFEE99B0E8E0E8E8D0E0E8E8D8E0F44FE7FFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFF7FFEDF950E8D0E0E0E8D8D8D8D8D0F527F7F7F7F7FFFFFFFFF",
      INIT_52 => X"FFFFFFFF7F7F7FFEFEDE118E0E0E0E8D8D8D8D0E0E13D87E7FFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFF7FFEEC9B8E8D0E0E8D8D8D8D0E8D0EC5FEFE7F7FFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFF7F7FFE7E528E0E8E0E0E8D8E8E0E0E0E96E8FE7FFF7FFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFF7F7FF8238E0E0E0E0E0E0E0E0E0E8D347A7F7F7F7FFFFFFFFF",
      INIT_56 => X"FFFFFFFF7F7F7FFEFCB88E8E8E0E0E8D8D0E0E8D0E9C74FEFF7F7FFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFF7F7FFE7BB40E8D0E0E0E0E0E8D8D8D8D9C74FEFEFE7FFFFFFFFF",
      INIT_58 => X"FFFFFFFF7F7F7EFEF69B8D8D8E0E8D8D8D0E8D8D8D377AFE7F7F7FFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFF7F7F7F7DD28E8D8D0E0E0E0E8D8D8D0E1263FE7F7F7FFFFFFFFF",
      INIT_5A => X"FFFFFFFF7F7F7FFE5C128D8D0E0E0E0E0E0E0E0E0ED27EFE7FFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFF7F7FFEE7148D0E0E0E0E0E0E0E0E0E8FBF7D7FFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF7FFEFEFA370E0E0E0E0E8D0E0E0E0E0E17E77FFEFE7F7FFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFF7F7FFE77A78D0E0E0E0E8D8D8D0E0E0EA16FFE7FFF7F7FFFFF",
      INIT_5E => X"FFFFFF7F7F7F7E60958E0E0E0E0E8D0E0E0E0E0EAC7BFEFEFE7F7FFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFF7FFEFE45100E8D0E0E8D8D8D0E0E0E8FC6FC7F7F7FFFFFFF",
      INIT_60 => X"7FFF7F7FFEFEF2290E8E0E0E0E0E0E0E0E0E0E90D27E7F7FFE7F7FFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFF7F7F7FEA980E8D0E0E0E8D8D8D8D8D8E9963FDFEFE7F7F7F",
      INIT_62 => X"FE7FFE7FFE773A8F8E0E0E0E0E0E0E0E0E0E0E2371FEFE7FFF7F7FFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFF7FFA380E0E8E0E0E0E0E8D0E0E8E8E9FE7FEFE7F7E7F",
      INIT_64 => X"FEFE7EFB68308F8E8E0E0E0E0E0E0E8E8E0E124E7E7FFE7FFF7F7FFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFF7FFEE2178E0E0F0E0E0E8D8D8E8E8E8E1E59F8FDFEFE",
      INIT_66 => X"EFEA5DB99B0F0E0E8E0E8D0E0E0E0E0E0E0E26F4FE7F7F7FFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFF7FFE7CBD0F8F0F0E0E0E8D0E0E0E0E8E0F14AB5266EE",
      INIT_68 => X"9B93908F8E8E0E0F8E0E8D0E0E0E8D8E8D93DC7E7FFE7F7FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFF7F7F6F210E8E0E0E8D8D8D8E8E0E0E0E0E8E8F1199",
      INIT_6A => X"8D0E0E0E0E8E0E0E0E0E8D8D0E0E0E0E10C47DFE7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFF7FFF7F7D5C158D0E8D0E8D0E0E0E0E0E8D0E8D8D0E8E",
      INIT_6C => X"8D8D8D0E0E0E0E0E0E0E8E0E8E8E0E1039F6FE7F7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFEFC4C130E0E8E8E8E8D0E0E0E8D0E8D0E8D8D",
      INIT_6E => X"0E8D0E0E0E0E0E0E0E0E8E0E0E8E0FB7F5FEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFE7EFBCD910E0E0F8D8D8D0E0E0E0E0E0E8D8D",
      INIT_70 => X"0E8D8D0E8D8D8D0E0E0E108E8E913DF5FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFF7FFF7F7F7F7E7CD0998E8E8E0E0E0E0E0E8D8D8D0E8D",
      INIT_72 => X"8D0E0E0E0E8D8D0E0E0E8E0F9ED1F9FE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFF7F7F7FFEFE7E7E7DE1A9910E0E0E0E0E0E0E8D8D0E8D",
      INIT_74 => X"0E0E8D8D0E0E0E0E8D0E1639EB7D7FFE7F7FFE7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7FFEFE75CB238E0E0E0E0E8D0E0E8D8D",
      INIT_76 => X"0E0E8E0E0E8D0E1724486A7C7EFE7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFE7EF256AC1B8F0E8D0E0E0E0E",
      INIT_78 => X"9696961E2ABBCC61F6FDFE7FFEFE7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7FFEFEFE7EFA6952423123181696",
      INIT_7A => X"71F071F3F67BFEFEFE7F7F7F7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFE7FFEFEFE7DF875F17171",
      INIT_7C => X"FEFE7F7FFEFE7FFEFEFEFE7FFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFE7F7F7FFE7EFEFEFE7FFEFEFE",
      INIT_7E => X"7F7FFF7F7F7F7F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFE7F7FFE7F7FFE7F7FFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_06 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_08 => X"2F333536393C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3A37353430",
      INIT_0A => X"070707090F181F2A383D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3A2F221A110C080707",
      INIT_0C => X"07070707070707090D1B2E3C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E33220F0A07070707070707",
      INIT_0E => X"070706070707070707070917313E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E381D0D07070707070707070707",
      INIT_10 => X"0706070707070707070706070A203A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D290E070607070707070707070707",
      INIT_12 => X"060707070707070706070707070716363F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B210907070707070707070707060707",
      INIT_14 => X"07060707070607070606070707060712353F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B1D080707060706070707070707070707",
      INIT_16 => X"0707070706070707060707070707070714373F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1F08070707070706070706060707070707",
      INIT_18 => X"07070707070607060607070706070707071A3C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_19 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E270907070707070707070706060707070707",
      INIT_1A => X"110E09070706070606060707060707070708293E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F340D0707070707070707070606060707080B10",
      INIT_1C => X"3B3A352410070707070707070706070707070E363F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"3F3F3F3F3F3F3F3F3F3F3F3F3C17070707060706070607070707070D1C2F383A",
      INIT_1E => X"3F3F3F3F372008070707070707060707070707203E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1F => X"3F3F3F3F3F3F3F3F3F3F3F3F2C0907070707070707070707070714323E3F3F3F",
      INIT_20 => X"3F3F3F3F3F3C210807070707070706070707070D363F3F3F3F3F3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F3F3F3F3F3C1607060707070707070707070714383F3F3F3F3F",
      INIT_22 => X"3F3F3F3F3F3F3C19070706070707070707070707223F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3F3F3F3F3F3F3F3F3F2F0A07070707070707070607070E353F3F3F3F3F3F",
      INIT_24 => X"3F3F3F3F3F3F3F330D0606070707060707070607123B3F3F3F3F3F3F3F3F3F3F",
      INIT_25 => X"3F3F3F3F3F3F3F3F3F3F3F1D070707070707070707060708273E3F3F3F3F3F3F",
      INIT_26 => X"3F3F3F3F3F3F3F3E1E070707070707070707060709303F3F3F3F3F3F3F3F3F3F",
      INIT_27 => X"3F3F3F3F3F3F3F3F3F3F3911070707070706070707070712393F3F3F3F3F3F3F",
      INIT_28 => X"3F3F3F3F3F3F3F3F32090606060707070707070707233E3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F3F3F3F3F3F3F3F3F30080707070607060707070607233E3F3F3F3F3F3F3F",
      INIT_2A => X"3F3F3F3F3F3F3F3F3C100706070707070707070707163C3F3F3F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F3F3F3E23070607060607070706070709343F3F3F3F3F3F3F3F",
      INIT_2C => X"3F3F3F3F3F3F3F3F3E1E07060706070707070707070D383F3F3F3F3F3F3F3F3F",
      INIT_2D => X"3F3F3F3F3F3F3F3F3F3D160706070606070707060607113B3F3F3F3F3F3F3F3F",
      INIT_2E => X"3F3F3F3F3F3F3F3F3F2A07060706060707070707070A2F3F3F3F3F3F3F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F3F3F3F3A0F07060707070707070606061D3D3F3F3F3F3F3F3F3F",
      INIT_30 => X"3F3F3F3F3F3F3F3F3F30090707070606060707070708283F3F3F3F3F3F3F3F3F",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F330C0707070707070707060706243F3F3F3F3F3F3F3F3F",
      INIT_32 => X"3F3F3F3F3F3F3F3F3F360F0707070706070707070807203F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3F3F3F3F3F3F2C0906060606070707070607082A3F3F3F3F3F3F3F3F3F",
      INIT_34 => X"3F3F3F3F3F3F3F3F3F391207070707060607070707071B3E3F3F3F3F3F3F3F3F",
      INIT_35 => X"3F3F3F3F3F3F3F3F3F2607070607060707070706070B303F3F3F3F3F3F3F3F3F",
      INIT_36 => X"3F3F3F3F3F3F3F3F3F3B140707070606060707070707173C3F3F3F3F3F3F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F2307070607070707070707070C333F3F3F3F3F3F3F3F3F",
      INIT_38 => X"3F3F3F3F3F3F3F3F3F3D160707070707070707070707133A3F3F3F3F3F3F3F3F",
      INIT_39 => X"3F3F3F3F3F3F3F3F3E1F07070607070707070707070E373F3F3F3F3F3F3F3F3F",
      INIT_3A => X"3F3F3F3F3F3F3F3F3F3E18060706070607070707070713393F3F3F3F3F3F3F3F",
      INIT_3B => X"3F3F3F3F3F3F3F3F3E1F07070607070707070707070F393F3F3F3F3F3F3F3F3F",
      INIT_3C => X"3F3F3F3F3F3F3F3F3F3E18060707070707070707070711383F3F3F3F3F3F3F3F",
      INIT_3D => X"3F3F3F3F3F3F3F3F3C1A07070607070707070707070F393F3F3F3F3F3F3F3F3F",
      INIT_3E => X"3F3F3F3F3F3F3F3F3F3E1806070707070707070707070C363F3F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F3F3F3F3F3C1807070607070707070707070F393F3F3F3F3F3F3F3F3F",
      INIT_40 => X"3F3F3F3F3F3F3F3F3F3E1806060606070707070607070D363F3F3F3F3F3F3F3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F3C1807070707070707060607070F393F3F3F3F3F3F3F3F3F",
      INIT_42 => X"3F3F3F3F3F3F3F3F3F3E1806060707070706060707070C363F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3C1807070707070707070706070F393F3F3F3F3F3F3F3F3F",
      INIT_44 => X"3F3F3F3F3F3F3F3F3F3E1806070706060606060707070E373F3F3F3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3F3F3F3F3C1807070607070707070706070F393F3F3F3F3F3F3F3F3F",
      INIT_46 => X"3F3F3F3F3F3F3F3F3F3E18070707070607060607070713393F3F3F3F3F3F3F3F",
      INIT_47 => X"3F3F3F3F3F3F3F3F3D1D07070607070707060606060F393F3F3F3F3F3F3F3F3F",
      INIT_48 => X"3F3F3F3F3F3F3F3F3F3E18070607070606070606070713393F3F3F3F3F3F3F3F",
      INIT_49 => X"3F3F3F3F3F3F3F3F3E1F06070707070707070707060F393F3F3F3F3F3F3F3F3F",
      INIT_4A => X"3F3F3F3F3F3F3F3F3F3C150707070707070707070707153B3F3F3F3F3F3F3F3F",
      INIT_4B => X"3F3F3F3F3F3F3F3F3E2107070707070707070606060D353F3F3F3F3F3F3F3F3F",
      INIT_4C => X"3F3F3F3F3F3F3F3F3F3B1407070606070707070607071A3D3F3F3F3F3F3F3F3F",
      INIT_4D => X"3F3F3F3F3F3F3F3F3F2407070707070707070707070C323F3F3F3F3F3F3F3F3F",
      INIT_4E => X"3F3F3F3F3F3F3F3F3F381107070707070606070607071D3F3F3F3F3F3F3F3F3F",
      INIT_4F => X"3F3F3F3F3F3F3F3F3F2908070707070706060707070A2E3F3F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3F3F340D0707070706070707060707223F3F3F3F3F3F3F3F3F",
      INIT_51 => X"3F3F3F3F3F3F3F3F3F2F0A0706070707060606060607293F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3F3F3F3F3F3F3F3F2F0807070707060606060707092C3F3F3F3F3F3F3F3F3F",
      INIT_53 => X"3F3F3F3F3F3F3F3F3F360D0706070706060606070607223F3F3F3F3F3F3F3F3F",
      INIT_54 => X"3F3F3F3F3F3F3F3F3F2907070707070607070707070B343F3F3F3F3F3F3F3F3F",
      INIT_55 => X"3F3F3F3F3F3F3F3F3F3C1107070707070707070707061A3D3F3F3F3F3F3F3F3F",
      INIT_56 => X"3F3F3F3F3F3F3F3F3E1C07070707070606070706070E3A3F3F3F3F3F3F3F3F3F",
      INIT_57 => X"3F3F3F3F3F3F3F3F3F3D1A07060707070707060606060E3A3F3F3F3F3F3F3F3F",
      INIT_58 => X"3F3F3F3F3F3F3F3F3B0D06060707060606070606061B3D3F3F3F3F3F3F3F3F3F",
      INIT_59 => X"3F3F3F3F3F3F3F3F3F3E29070606070707070606060709313F3F3F3F3F3F3F3F",
      INIT_5A => X"3F3F3F3F3F3F3F3F2E090606070707070707070707293F3F3F3F3F3F3F3F3F3F",
      INIT_5B => X"3F3F3F3F3F3F3F3F3F3F330A06070707070707070707071F3E3F3F3F3F3F3F3F",
      INIT_5C => X"3F3F3F3F3F3F3F3D1B07070707070607070707070B333F3F3F3F3F3F3F3F3F3F",
      INIT_5D => X"3F3F3F3F3F3F3F3F3F3F3B13060707070706060607070710373F3F3F3F3F3F3F",
      INIT_5E => X"3F3F3F3F3F3F3F300A0707070707060707070707163D3F3F3F3F3F3F3F3F3F3F",
      INIT_5F => X"3F3F3F3F3F3F3F3F3F3F3F22080706070706060607070707233E3F3F3F3F3F3F",
      INIT_60 => X"3F3F3F3F3F3F3914070707070707070707070708293F3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3F3F3F3F3F3F3F3F3F3F3F350C07060707070606060606070C313E3F3F3F3F3F",
      INIT_62 => X"3F3F3F3F3F3B1D07070707070707070707070711383F3F3F3F3F3F3F3F3F3F3F",
      INIT_63 => X"3F3F3F3F3F3F3F3F3F3F3F3D1C0707070707070706070707070F333F3F3F3F3F",
      INIT_64 => X"3F3F3F3D341807070707070707070707070709273F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_65 => X"3F3F3F3F3F3F3F3F3F3F3F3F310B0707070707070606070707070F2C3C3E3F3F",
      INIT_66 => X"37352E1C0D07070707070607070707070707133A3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_67 => X"3F3F3F3F3F3F3F3F3F3F3F3F3E1E070707070707060707070707070A15293337",
      INIT_68 => X"0D09080707070707070706070707060706092E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_69 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3710070707070606060707070707070707080C",
      INIT_6A => X"0607070707070707070706060707070708223E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E2E0A06070607060707070707060706060707",
      INIT_6C => X"060606070707070707070707070707081C3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E2609070707070706070707060706070606",
      INIT_6E => X"0706070707070707070707070707071B3A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D26080707070606060707070707070606",
      INIT_70 => X"07060607060606070707080707081E3A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E280C07070707070707070606060706",
      INIT_72 => X"0607070707060607070707070F283C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3014080707070707070706060706",
      INIT_74 => X"070706060707070706070B1C353E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3A251107070707070607070606",
      INIT_76 => X"070707070706070B1224353E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F392B160D07070607070707",
      INIT_78 => X"0B0B0B0F151D26303B3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D34292118110C0B0B",
      INIT_7A => X"383838393B3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3C3A383838",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_0_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.ROM_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\ROM_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(17 downto 9),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\ROM_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(23 downto 18),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_0_blk_mem_gen_top;

architecture STRUCTURE of ROM_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_0_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end ROM_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of ROM_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_0_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_0_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_0_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_0_blk_mem_gen_v8_4_2 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_0_blk_mem_gen_v8_4_2 : entity is "ROM_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_0_blk_mem_gen_v8_4_2 : entity is "ROM_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_0_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_0_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_0_blk_mem_gen_v8_4_2 : entity is "yes";
end ROM_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of ROM_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_0 : entity is "ROM_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end ROM_0;

architecture STRUCTURE of ROM_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_0_blk_mem_gen_v8_4_2
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
