

================================================================
== Vitis HLS Report for 'Loop_HConvH_proc8'
================================================================
* Date:           Wed Feb 23 10:46:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Gaussian_Blur
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  2070624|  70.000 ns|  20.706 ms|    7|  2070624|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- HConvH_HConvW  |        3|  2070620|        21|          1|          1|  0 ~ 2070601|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 25 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%hwin_V_1_1_i = alloca i32 1"   --->   Operation 26 'alloca' 'hwin_V_1_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%hwin_1_V = alloca i32 1"   --->   Operation 27 'alloca' 'hwin_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%hwin_2_V = alloca i32 1"   --->   Operation 28 'alloca' 'hwin_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%hwin_3_V = alloca i32 1"   --->   Operation 29 'alloca' 'hwin_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hwin_4_V = alloca i32 1"   --->   Operation 30 'alloca' 'hwin_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%hwin_5_V = alloca i32 1"   --->   Operation 31 'alloca' 'hwin_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%hwin_6_V = alloca i32 1"   --->   Operation 32 'alloca' 'hwin_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%hwin_7_V = alloca i32 1"   --->   Operation 33 'alloca' 'hwin_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%hwin_8_V = alloca i32 1"   --->   Operation 34 'alloca' 'hwin_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%hwin_9_V = alloca i32 1"   --->   Operation 35 'alloca' 'hwin_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%hwin_10_V = alloca i32 1"   --->   Operation 36 'alloca' 'hwin_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%hwin_11_V = alloca i32 1"   --->   Operation 37 'alloca' 'hwin_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%hwin_12_V = alloca i32 1"   --->   Operation 38 'alloca' 'hwin_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hwin_13_V = alloca i32 1"   --->   Operation 39 'alloca' 'hwin_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %h" [Gaussian_Blur/blur.cpp:43]   --->   Operation 40 'read' 'h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %w" [Gaussian_Blur/blur.cpp:44]   --->   Operation 41 'read' 'w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cast = zext i32 %h_read" [Gaussian_Blur/blur.cpp:43]   --->   Operation 42 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %w_read" [Gaussian_Blur/blur.cpp:44]   --->   Operation 43 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Gaussian_Blur/blur.cpp:43]   --->   Operation 44 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_data_V_dest_V, i1 %in_data_V_id_V, i1 %in_data_V_last_V, i1 %in_data_V_user_V, i3 %in_data_V_strb_V, i3 %in_data_V_keep_V, i24 %in_data_V_data_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Gaussian_Blur/blur.cpp:43]   --->   Operation 57 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln43, void %._crit_edge2.i" [Gaussian_Blur/blur.cpp:43]   --->   Operation 59 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %indvar_flatten, i64 1" [Gaussian_Blur/blur.cpp:43]   --->   Operation 60 'add' 'add_ln43' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%hwin_V_1_1_i_load = load i24 %hwin_V_1_1_i" [Gaussian_Blur/blur.cpp:44]   --->   Operation 61 'load' 'hwin_V_1_1_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%hwin_1_V_load = load i24 %hwin_1_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 62 'load' 'hwin_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%hwin_2_V_load = load i24 %hwin_2_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 63 'load' 'hwin_2_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%hwin_3_V_load = load i24 %hwin_3_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 64 'load' 'hwin_3_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%hwin_4_V_load = load i24 %hwin_4_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 65 'load' 'hwin_4_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%hwin_5_V_load = load i24 %hwin_5_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 66 'load' 'hwin_5_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%hwin_6_V_load = load i24 %hwin_6_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 67 'load' 'hwin_6_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%hwin_7_V_load = load i24 %hwin_7_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 68 'load' 'hwin_7_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%hwin_8_V_load = load i24 %hwin_8_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 69 'load' 'hwin_8_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%hwin_9_V_load = load i24 %hwin_9_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 70 'load' 'hwin_9_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%hwin_10_V_load = load i24 %hwin_10_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 71 'load' 'hwin_10_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%hwin_11_V_load = load i24 %hwin_11_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 72 'load' 'hwin_11_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%hwin_12_V_load = load i24 %hwin_12_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 73 'load' 'hwin_12_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%hwin_13_V_load_1 = load i24 %hwin_13_V"   --->   Operation 74 'load' 'hwin_13_V_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.77ns)   --->   "%icmp_ln43 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Gaussian_Blur/blur.cpp:43]   --->   Operation 75 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %hwin_13_V_load_1, i24 %hwin_12_V"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_12_V_load, i24 %hwin_11_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 77 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_11_V_load, i24 %hwin_10_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 78 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_10_V_load, i24 %hwin_9_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 79 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_9_V_load, i24 %hwin_8_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 80 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_8_V_load, i24 %hwin_7_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 81 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_7_V_load, i24 %hwin_6_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 82 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_6_V_load, i24 %hwin_5_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 83 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_5_V_load, i24 %hwin_4_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 84 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_4_V_load, i24 %hwin_3_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 85 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_3_V_load, i24 %hwin_2_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 86 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_2_V_load, i24 %hwin_1_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 87 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln44 = store i24 %hwin_1_V_load, i24 %hwin_V_1_1_i" [Gaussian_Blur/blur.cpp:44]   --->   Operation 88 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge651.loopexit.i, void %.exit" [Gaussian_Blur/blur.cpp:43]   --->   Operation 89 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%hwin_13_V_load = load i24 %hwin_13_V" [Gaussian_Blur/blur.cpp:44]   --->   Operation 90 'load' 'hwin_13_V_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i24 %hwin_V_1_1_i_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 91 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i24 %hwin_1_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 92 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i24 %hwin_2_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 93 'trunc' 'trunc_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i24 %hwin_3_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 94 'trunc' 'trunc_ln44_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i24 %hwin_5_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 95 'trunc' 'trunc_ln44_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = trunc i24 %hwin_6_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 96 'trunc' 'trunc_ln44_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = trunc i24 %hwin_7_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 97 'trunc' 'trunc_ln44_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln44_9 = trunc i24 %hwin_9_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 98 'trunc' 'trunc_ln44_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln44_10 = trunc i24 %hwin_10_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 99 'trunc' 'trunc_ln44_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln44_11 = trunc i24 %hwin_11_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 100 'trunc' 'trunc_ln44_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln44_12 = trunc i24 %hwin_12_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 101 'trunc' 'trunc_ln44_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln44_13 = trunc i24 %hwin_13_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 102 'trunc' 'trunc_ln44_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_61 = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V"   --->   Operation 103 'read' 'empty_61' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%in_val = extractvalue i34 %empty_61"   --->   Operation 104 'extractvalue' 'in_val' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i24 %in_val" [Gaussian_Blur/blur.cpp:47]   --->   Operation 105 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %trunc_ln47" [Gaussian_Blur/blur.cpp:47]   --->   Operation 106 'zext' 'zext_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_V_1_1_i_load, i32 16, i32 23"   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %trunc_ln"   --->   Operation 108 'zext' 'zext_ln1497' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_V_1_1_i_load, i32 8, i32 15"   --->   Operation 109 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i8 %trunc_ln1"   --->   Operation 110 'zext' 'zext_ln1348' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_1_V_load, i32 16, i32 23"   --->   Operation 111 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i8 %trunc_ln2"   --->   Operation 112 'zext' 'zext_ln691' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln691 = add i9 %zext_ln691, i9 %zext_ln1497"   --->   Operation 113 'add' 'add_ln691' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i9 %add_ln691"   --->   Operation 114 'zext' 'zext_ln1497_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln691_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_1_V_load, i32 8, i32 15"   --->   Operation 115 'partselect' 'trunc_ln691_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln691_39 = zext i8 %trunc_ln691_s"   --->   Operation 116 'zext' 'zext_ln691_39' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.91ns)   --->   "%add_ln691_42 = add i9 %zext_ln691_39, i9 %zext_ln1348"   --->   Operation 117 'add' 'add_ln691_42' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i9 %add_ln691_42"   --->   Operation 118 'zext' 'zext_ln1348_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %trunc_ln44" [Gaussian_Blur/blur.cpp:51]   --->   Operation 119 'zext' 'zext_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln691_40 = zext i8 %trunc_ln44_1"   --->   Operation 120 'zext' 'zext_ln691_40' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.91ns)   --->   "%add_ln691_43 = add i9 %zext_ln691_40, i9 %zext_ln51"   --->   Operation 121 'add' 'add_ln691_43' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i9 %add_ln691_43" [Gaussian_Blur/blur.cpp:51]   --->   Operation 122 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1497_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_2_V_load, i32 16, i32 23"   --->   Operation 123 'partselect' 'trunc_ln1497_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1497_19 = zext i8 %trunc_ln1497_9"   --->   Operation 124 'zext' 'zext_ln1497_19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln691_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_2_V_load, i32 8, i32 15"   --->   Operation 125 'partselect' 'trunc_ln691_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln691_41 = zext i8 %trunc_ln691_11"   --->   Operation 126 'zext' 'zext_ln691_41' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i8 %trunc_ln44_2" [Gaussian_Blur/blur.cpp:51]   --->   Operation 127 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln691_12 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_3_V_load, i32 16, i32 23"   --->   Operation 128 'partselect' 'trunc_ln691_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln691_42 = zext i8 %trunc_ln691_12"   --->   Operation 129 'zext' 'zext_ln691_42' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln691_44 = add i9 %zext_ln1497_19, i9 %zext_ln691_42"   --->   Operation 130 'add' 'add_ln691_44' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln691_43 = zext i9 %add_ln691_44"   --->   Operation 131 'zext' 'zext_ln691_43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln691_45 = add i10 %zext_ln691_43, i10 %zext_ln1497_4"   --->   Operation 132 'add' 'add_ln691_45' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln691_13 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_3_V_load, i32 8, i32 15"   --->   Operation 133 'partselect' 'trunc_ln691_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln691_44 = zext i8 %trunc_ln691_13"   --->   Operation 134 'zext' 'zext_ln691_44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln691_46 = add i9 %zext_ln691_41, i9 %zext_ln691_44"   --->   Operation 135 'add' 'add_ln691_46' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln691_45 = zext i9 %add_ln691_46"   --->   Operation 136 'zext' 'zext_ln691_45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln691_47 = add i10 %zext_ln691_45, i10 %zext_ln1348_4"   --->   Operation 137 'add' 'add_ln691_47' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln691_46 = zext i8 %trunc_ln44_3"   --->   Operation 138 'zext' 'zext_ln691_46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.91ns)   --->   "%add_ln691_48 = add i9 %zext_ln51_4, i9 %zext_ln691_46"   --->   Operation 139 'add' 'add_ln691_48' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln691_47 = zext i9 %add_ln691_48"   --->   Operation 140 'zext' 'zext_ln691_47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.82ns)   --->   "%add_ln691_49 = add i10 %zext_ln691_47, i10 %zext_ln51_1"   --->   Operation 141 'add' 'add_ln691_49' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1497_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_5_V_load, i32 16, i32 23"   --->   Operation 142 'partselect' 'trunc_ln1497_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1497_20 = zext i8 %trunc_ln1497_s"   --->   Operation 143 'zext' 'zext_ln1497_20' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln691_16 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_5_V_load, i32 8, i32 15"   --->   Operation 144 'partselect' 'trunc_ln691_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln691_51 = zext i8 %trunc_ln691_16"   --->   Operation 145 'zext' 'zext_ln691_51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i8 %trunc_ln44_5" [Gaussian_Blur/blur.cpp:51]   --->   Operation 146 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1497_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_6_V_load, i32 16, i32 23"   --->   Operation 147 'partselect' 'trunc_ln1497_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1497_21 = zext i8 %trunc_ln1497_1"   --->   Operation 148 'zext' 'zext_ln1497_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln691_17 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_6_V_load, i32 8, i32 15"   --->   Operation 149 'partselect' 'trunc_ln691_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln691_52 = zext i8 %trunc_ln691_17"   --->   Operation 150 'zext' 'zext_ln691_52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i8 %trunc_ln44_6" [Gaussian_Blur/blur.cpp:51]   --->   Operation 151 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln691_18 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_7_V_load, i32 16, i32 23"   --->   Operation 152 'partselect' 'trunc_ln691_18' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln691_53 = zext i8 %trunc_ln691_18"   --->   Operation 153 'zext' 'zext_ln691_53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.91ns)   --->   "%add_ln691_51 = add i9 %zext_ln1497_21, i9 %zext_ln691_53"   --->   Operation 154 'add' 'add_ln691_51' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln691_54 = zext i9 %add_ln691_51"   --->   Operation 155 'zext' 'zext_ln691_54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln691_52 = add i10 %zext_ln691_54, i10 %zext_ln1497_20"   --->   Operation 156 'add' 'add_ln691_52' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln691_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_7_V_load, i32 8, i32 15"   --->   Operation 157 'partselect' 'trunc_ln691_19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln691_56 = zext i8 %trunc_ln691_19"   --->   Operation 158 'zext' 'zext_ln691_56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.91ns)   --->   "%add_ln691_55 = add i9 %zext_ln691_52, i9 %zext_ln691_56"   --->   Operation 159 'add' 'add_ln691_55' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln691_57 = zext i9 %add_ln691_55"   --->   Operation 160 'zext' 'zext_ln691_57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.82ns)   --->   "%add_ln691_56 = add i10 %zext_ln691_57, i10 %zext_ln691_51"   --->   Operation 161 'add' 'add_ln691_56' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln691_59 = zext i8 %trunc_ln44_7"   --->   Operation 162 'zext' 'zext_ln691_59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.91ns)   --->   "%add_ln691_59 = add i9 %zext_ln51_6, i9 %zext_ln691_59"   --->   Operation 163 'add' 'add_ln691_59' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln691_60 = zext i9 %add_ln691_59"   --->   Operation 164 'zext' 'zext_ln691_60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.82ns)   --->   "%add_ln691_60 = add i10 %zext_ln691_60, i10 %zext_ln51_5"   --->   Operation 165 'add' 'add_ln691_60' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1497_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_9_V_load, i32 16, i32 23"   --->   Operation 166 'partselect' 'trunc_ln1497_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1497_22 = zext i8 %trunc_ln1497_2"   --->   Operation 167 'zext' 'zext_ln1497_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln691_22 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_9_V_load, i32 8, i32 15"   --->   Operation 168 'partselect' 'trunc_ln691_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln691_65 = zext i8 %trunc_ln691_22"   --->   Operation 169 'zext' 'zext_ln691_65' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i8 %trunc_ln44_9" [Gaussian_Blur/blur.cpp:51]   --->   Operation 170 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1497_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_10_V_load, i32 16, i32 23"   --->   Operation 171 'partselect' 'trunc_ln1497_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1497_23 = zext i8 %trunc_ln1497_3"   --->   Operation 172 'zext' 'zext_ln1497_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln691_23 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_10_V_load, i32 8, i32 15"   --->   Operation 173 'partselect' 'trunc_ln691_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln691_66 = zext i8 %trunc_ln691_23"   --->   Operation 174 'zext' 'zext_ln691_66' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i8 %trunc_ln44_10" [Gaussian_Blur/blur.cpp:51]   --->   Operation 175 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln1497_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_11_V_load, i32 16, i32 23"   --->   Operation 176 'partselect' 'trunc_ln1497_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1497_24 = zext i8 %trunc_ln1497_4"   --->   Operation 177 'zext' 'zext_ln1497_24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln691_24 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_11_V_load, i32 8, i32 15"   --->   Operation 178 'partselect' 'trunc_ln691_24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln691_67 = zext i8 %trunc_ln691_24"   --->   Operation 179 'zext' 'zext_ln691_67' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i8 %trunc_ln44_11" [Gaussian_Blur/blur.cpp:51]   --->   Operation 180 'zext' 'zext_ln51_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln1497_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_12_V_load, i32 16, i32 23"   --->   Operation 181 'partselect' 'trunc_ln1497_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1497_25 = zext i8 %trunc_ln1497_5"   --->   Operation 182 'zext' 'zext_ln1497_25' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln691_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_12_V_load, i32 8, i32 15"   --->   Operation 183 'partselect' 'trunc_ln691_25' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln691_68 = zext i8 %trunc_ln691_25"   --->   Operation 184 'zext' 'zext_ln691_68' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i8 %trunc_ln44_12" [Gaussian_Blur/blur.cpp:51]   --->   Operation 185 'zext' 'zext_ln51_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1497_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_13_V_load, i32 16, i32 23"   --->   Operation 186 'partselect' 'trunc_ln1497_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1497_26 = zext i8 %trunc_ln1497_6"   --->   Operation 187 'zext' 'zext_ln1497_26' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln691_26 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_13_V_load, i32 8, i32 15"   --->   Operation 188 'partselect' 'trunc_ln691_26' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln691_69 = zext i8 %trunc_ln691_26"   --->   Operation 189 'zext' 'zext_ln691_69' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln691_70 = zext i8 %trunc_ln44_13"   --->   Operation 190 'zext' 'zext_ln691_70' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.91ns)   --->   "%add_ln691_63 = add i9 %zext_ln51_7, i9 %zext_ln51_8"   --->   Operation 191 'add' 'add_ln691_63' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (1.91ns)   --->   "%add_ln691_65 = add i9 %zext_ln51_9, i9 %zext_ln51_10"   --->   Operation 192 'add' 'add_ln691_65' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln691_72 = zext i9 %add_ln691_65"   --->   Operation 193 'zext' 'zext_ln691_72' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.91ns)   --->   "%add_ln691_66 = add i9 %zext_ln691_70, i9 %zext_ln47"   --->   Operation 194 'add' 'add_ln691_66' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln691_73 = zext i9 %add_ln691_66"   --->   Operation 195 'zext' 'zext_ln691_73' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.82ns)   --->   "%add_ln691_67 = add i10 %zext_ln691_73, i10 %zext_ln691_72"   --->   Operation 196 'add' 'add_ln691_67' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln691_27 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_val, i32 16, i32 23"   --->   Operation 197 'partselect' 'trunc_ln691_27' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln691_75 = zext i8 %trunc_ln691_27"   --->   Operation 198 'zext' 'zext_ln691_75' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (1.91ns)   --->   "%add_ln691_70 = add i9 %zext_ln1497_22, i9 %zext_ln1497_23"   --->   Operation 199 'add' 'add_ln691_70' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (1.91ns)   --->   "%add_ln691_72 = add i9 %zext_ln1497_24, i9 %zext_ln1497_25"   --->   Operation 200 'add' 'add_ln691_72' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln691_77 = zext i9 %add_ln691_72"   --->   Operation 201 'zext' 'zext_ln691_77' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.91ns)   --->   "%add_ln691_73 = add i9 %zext_ln1497_26, i9 %zext_ln691_75"   --->   Operation 202 'add' 'add_ln691_73' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln691_78 = zext i9 %add_ln691_73"   --->   Operation 203 'zext' 'zext_ln691_78' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln691_74 = add i10 %zext_ln691_78, i10 %zext_ln691_77"   --->   Operation 204 'add' 'add_ln691_74' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln691_28 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_val, i32 8, i32 15"   --->   Operation 205 'partselect' 'trunc_ln691_28' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln691_80 = zext i8 %trunc_ln691_28"   --->   Operation 206 'zext' 'zext_ln691_80' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.91ns)   --->   "%add_ln691_77 = add i9 %zext_ln691_65, i9 %zext_ln691_66"   --->   Operation 207 'add' 'add_ln691_77' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (1.91ns)   --->   "%add_ln691_79 = add i9 %zext_ln691_67, i9 %zext_ln691_68"   --->   Operation 208 'add' 'add_ln691_79' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln691_82 = zext i9 %add_ln691_79"   --->   Operation 209 'zext' 'zext_ln691_82' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.91ns)   --->   "%add_ln691_80 = add i9 %zext_ln691_69, i9 %zext_ln691_80"   --->   Operation 210 'add' 'add_ln691_80' <Predicate = (!icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln691_83 = zext i9 %add_ln691_80"   --->   Operation 211 'zext' 'zext_ln691_83' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (1.82ns)   --->   "%add_ln691_81 = add i10 %zext_ln691_83, i10 %zext_ln691_82"   --->   Operation 212 'add' 'add_ln691_81' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln57 = store i24 %in_val, i24 %hwin_13_V" [Gaussian_Blur/blur.cpp:57]   --->   Operation 213 'store' 'store_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.39>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = trunc i24 %hwin_4_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 214 'trunc' 'trunc_ln44_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = trunc i24 %hwin_8_V_load" [Gaussian_Blur/blur.cpp:44]   --->   Operation 215 'trunc' 'trunc_ln44_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1497_5 = zext i10 %add_ln691_45"   --->   Operation 216 'zext' 'zext_ln1497_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i10 %add_ln691_47"   --->   Operation 217 'zext' 'zext_ln1348_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %add_ln691_49" [Gaussian_Blur/blur.cpp:51]   --->   Operation 218 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln691_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_4_V_load, i32 16, i32 23"   --->   Operation 219 'partselect' 'trunc_ln691_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln691_48 = zext i8 %trunc_ln691_14"   --->   Operation 220 'zext' 'zext_ln691_48' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln691_15 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_4_V_load, i32 8, i32 15"   --->   Operation 221 'partselect' 'trunc_ln691_15' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln691_49 = zext i8 %trunc_ln691_15"   --->   Operation 222 'zext' 'zext_ln691_49' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln691_50 = zext i8 %trunc_ln44_4"   --->   Operation 223 'zext' 'zext_ln691_50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_50 = add i11 %zext_ln1497_5, i11 %zext_ln691_48"   --->   Operation 224 'add' 'add_ln691_50' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln691_55 = zext i10 %add_ln691_52"   --->   Operation 225 'zext' 'zext_ln691_55' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_53 = add i11 %zext_ln691_55, i11 %add_ln691_50"   --->   Operation 226 'add' 'add_ln691_53' <Predicate = (!icmp_ln43)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i11 %add_ln691_53"   --->   Operation 227 'zext' 'zext_ln1497_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_54 = add i11 %zext_ln1348_5, i11 %zext_ln691_49"   --->   Operation 228 'add' 'add_ln691_54' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln691_58 = zext i10 %add_ln691_56"   --->   Operation 229 'zext' 'zext_ln691_58' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_57 = add i11 %zext_ln691_58, i11 %add_ln691_54"   --->   Operation 230 'add' 'add_ln691_57' <Predicate = (!icmp_ln43)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i11 %add_ln691_57"   --->   Operation 231 'zext' 'zext_ln1348_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_58 = add i11 %zext_ln51_2, i11 %zext_ln691_50"   --->   Operation 232 'add' 'add_ln691_58' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln691_61 = zext i10 %add_ln691_60"   --->   Operation 233 'zext' 'zext_ln691_61' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_61 = add i11 %zext_ln691_61, i11 %add_ln691_58"   --->   Operation 234 'add' 'add_ln691_61' <Predicate = (!icmp_ln43)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i11 %add_ln691_61" [Gaussian_Blur/blur.cpp:51]   --->   Operation 235 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln691_20 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_8_V_load, i32 16, i32 23"   --->   Operation 236 'partselect' 'trunc_ln691_20' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln691_62 = zext i8 %trunc_ln691_20"   --->   Operation 237 'zext' 'zext_ln691_62' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln691_21 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %hwin_8_V_load, i32 8, i32 15"   --->   Operation 238 'partselect' 'trunc_ln691_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln691_63 = zext i8 %trunc_ln691_21"   --->   Operation 239 'zext' 'zext_ln691_63' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln691_64 = zext i8 %trunc_ln44_8"   --->   Operation 240 'zext' 'zext_ln691_64' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.63ns)   --->   "%add_ln691_62 = add i12 %zext_ln51_3, i12 %zext_ln691_64"   --->   Operation 241 'add' 'add_ln691_62' <Predicate = (!icmp_ln43)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (1.63ns)   --->   "%add_ln691_69 = add i12 %zext_ln1497_6, i12 %zext_ln691_62"   --->   Operation 242 'add' 'add_ln691_69' <Predicate = (!icmp_ln43)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln691_76 = add i12 %zext_ln1348_6, i12 %zext_ln691_63"   --->   Operation 243 'add' 'add_ln691_76' <Predicate = (!icmp_ln43)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.78>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln691_71 = zext i9 %add_ln691_63"   --->   Operation 244 'zext' 'zext_ln691_71' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_64 = add i12 %zext_ln691_71, i12 %add_ln691_62"   --->   Operation 245 'add' 'add_ln691_64' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln691_74 = zext i10 %add_ln691_67"   --->   Operation 246 'zext' 'zext_ln691_74' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_68 = add i12 %zext_ln691_74, i12 %add_ln691_64"   --->   Operation 247 'add' 'add_ln691_68' <Predicate = (!icmp_ln43)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln691_76 = zext i9 %add_ln691_70"   --->   Operation 248 'zext' 'zext_ln691_76' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_71 = add i12 %zext_ln691_76, i12 %add_ln691_69"   --->   Operation 249 'add' 'add_ln691_71' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln691_79 = zext i10 %add_ln691_74"   --->   Operation 250 'zext' 'zext_ln691_79' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_75 = add i12 %zext_ln691_79, i12 %add_ln691_71"   --->   Operation 251 'add' 'add_ln691_75' <Predicate = (!icmp_ln43)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln691_81 = zext i9 %add_ln691_77"   --->   Operation 252 'zext' 'zext_ln691_81' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_78 = add i12 %zext_ln691_81, i12 %add_ln691_76"   --->   Operation 253 'add' 'add_ln691_78' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln691_84 = zext i10 %add_ln691_81"   --->   Operation 254 'zext' 'zext_ln691_84' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_82 = add i12 %zext_ln691_84, i12 %add_ln691_78"   --->   Operation 255 'add' 'add_ln691_82' <Predicate = (!icmp_ln43)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%row = phi i11 0, void %entry, i11 %row_1, void %._crit_edge2.i"   --->   Operation 256 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i11 %row" [Gaussian_Blur/blur.cpp:44]   --->   Operation 257 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_slt  i32 %zext_ln44, i32 %w_read" [Gaussian_Blur/blur.cpp:44]   --->   Operation 258 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HConvH_HConvW_str"   --->   Operation 259 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2070601, i64 0"   --->   Operation 260 'speclooptripcount' 'empty' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i11 %row, i11 0" [Gaussian_Blur/blur.cpp:43]   --->   Operation 261 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Gaussian_Blur/blur.cpp:44]   --->   Operation 262 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Gaussian_Blur/blur.cpp:44]   --->   Operation 263 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp_ugt  i11 %select_ln43, i11 13" [Gaussian_Blur/blur.cpp:57]   --->   Operation 264 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln43)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %._crit_edge2.i, void %_ifconv" [Gaussian_Blur/blur.cpp:57]   --->   Operation 265 'br' 'br_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1423 = zext i12 %add_ln691_75"   --->   Operation 266 'zext' 'zext_ln1423' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 267 [6/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 267 'uitodp' 'conv_i151_i_i' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1423_3 = zext i12 %add_ln691_82"   --->   Operation 268 'zext' 'zext_ln1423_3' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 269 [6/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 269 'uitodp' 'conv_i146_i_i' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1423_4 = zext i12 %add_ln691_68"   --->   Operation 270 'zext' 'zext_ln1423_4' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 271 [6/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 271 'uitodp' 'conv_i141_i_i' <Predicate = (!icmp_ln43 & icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (1.63ns)   --->   "%row_1 = add i11 %select_ln43, i11 1" [Gaussian_Blur/blur.cpp:44]   --->   Operation 272 'add' 'row_1' <Predicate = (!icmp_ln43)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 273 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 274 [5/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 274 'uitodp' 'conv_i151_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 275 [5/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 275 'uitodp' 'conv_i146_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 276 [5/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 276 'uitodp' 'conv_i141_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 277 [4/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 277 'uitodp' 'conv_i151_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 278 [4/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 278 'uitodp' 'conv_i146_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 279 [4/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 279 'uitodp' 'conv_i141_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 280 [3/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 280 'uitodp' 'conv_i151_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 281 [3/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 281 'uitodp' 'conv_i146_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 282 [3/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 282 'uitodp' 'conv_i141_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 283 [2/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 283 'uitodp' 'conv_i151_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 284 [2/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 284 'uitodp' 'conv_i146_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 285 [2/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 285 'uitodp' 'conv_i141_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 286 [1/6] (6.28ns)   --->   "%conv_i151_i_i = uitodp i32 %zext_ln1423"   --->   Operation 286 'uitodp' 'conv_i151_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 287 [1/6] (6.28ns)   --->   "%conv_i146_i_i = uitodp i32 %zext_ln1423_3"   --->   Operation 287 'uitodp' 'conv_i146_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 288 [1/6] (6.28ns)   --->   "%conv_i141_i_i = uitodp i32 %zext_ln1423_4"   --->   Operation 288 'uitodp' 'conv_i141_i_i' <Predicate = (icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 289 [7/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 289 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [7/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 290 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [7/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 291 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 292 [6/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 292 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [6/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 293 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [6/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 294 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 295 [5/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 295 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [5/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 296 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [5/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 297 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 298 [4/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 298 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [4/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 299 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [4/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 300 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 301 [3/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 301 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [3/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 302 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [3/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 303 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 304 [2/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 304 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [2/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 305 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [2/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 306 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 307 [1/7] (6.71ns)   --->   "%val = dmul i64 %conv_i151_i_i, i64 0.0666667"   --->   Operation 307 'dmul' 'val' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/7] (6.71ns)   --->   "%val_3 = dmul i64 %conv_i146_i_i, i64 0.0666667"   --->   Operation 308 'dmul' 'val_3' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/7] (6.71ns)   --->   "%val_4 = dmul i64 %conv_i141_i_i, i64 0.0666667"   --->   Operation 309 'dmul' 'val_4' <Predicate = (icmp_ln57)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.53>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 310 'bitcast' 'reg' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 311 'trunc' 'trunc_ln306' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 312 'partselect' 'exp' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 313 'zext' 'zext_ln311' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i64 %reg"   --->   Operation 314 'trunc' 'trunc_ln328' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 315 'icmp' 'icmp_ln323' <Predicate = (icmp_ln57)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 316 'sub' 'sh_amt' <Predicate = (icmp_ln57)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 317 'trunc' 'trunc_ln326' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 318 'icmp' 'icmp_ln327' <Predicate = (icmp_ln57)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 319 'icmp' 'icmp_ln329' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%reg_3 = bitcast i64 %val_3"   --->   Operation 320 'bitcast' 'reg_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln306_3 = trunc i64 %reg_3"   --->   Operation 321 'trunc' 'trunc_ln306_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_3, i32 52, i32 62"   --->   Operation 322 'partselect' 'exp_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln311_3 = zext i11 %exp_3"   --->   Operation 323 'zext' 'zext_ln311_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln328_3 = trunc i64 %reg_3"   --->   Operation 324 'trunc' 'trunc_ln328_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (2.78ns)   --->   "%icmp_ln323_3 = icmp_eq  i63 %trunc_ln306_3, i63 0"   --->   Operation 325 'icmp' 'icmp_ln323_3' <Predicate = (icmp_ln57)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (1.54ns)   --->   "%sh_amt_7 = sub i12 1075, i12 %zext_ln311_3"   --->   Operation 326 'sub' 'sh_amt_7' <Predicate = (icmp_ln57)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln326_3 = trunc i12 %sh_amt_7"   --->   Operation 327 'trunc' 'trunc_ln326_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (1.88ns)   --->   "%icmp_ln327_3 = icmp_eq  i11 %exp_3, i11 1075"   --->   Operation 328 'icmp' 'icmp_ln327_3' <Predicate = (icmp_ln57)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (1.99ns)   --->   "%icmp_ln329_3 = icmp_sgt  i12 %sh_amt_7, i12 0"   --->   Operation 329 'icmp' 'icmp_ln329_3' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%reg_4 = bitcast i64 %val_4"   --->   Operation 330 'bitcast' 'reg_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln306_4 = trunc i64 %reg_4"   --->   Operation 331 'trunc' 'trunc_ln306_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_4, i32 52, i32 62"   --->   Operation 332 'partselect' 'exp_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln311_4 = zext i11 %exp_4"   --->   Operation 333 'zext' 'zext_ln311_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln328_4 = trunc i64 %reg_4"   --->   Operation 334 'trunc' 'trunc_ln328_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (2.78ns)   --->   "%icmp_ln323_4 = icmp_eq  i63 %trunc_ln306_4, i63 0"   --->   Operation 335 'icmp' 'icmp_ln323_4' <Predicate = (icmp_ln57)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (1.54ns)   --->   "%sh_amt_9 = sub i12 1075, i12 %zext_ln311_4"   --->   Operation 336 'sub' 'sh_amt_9' <Predicate = (icmp_ln57)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln326_4 = trunc i12 %sh_amt_9"   --->   Operation 337 'trunc' 'trunc_ln326_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (1.88ns)   --->   "%icmp_ln327_4 = icmp_eq  i11 %exp_4, i11 1075"   --->   Operation 338 'icmp' 'icmp_ln327_4' <Predicate = (icmp_ln57)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (1.99ns)   --->   "%icmp_ln329_4 = icmp_sgt  i12 %sh_amt_9, i12 0"   --->   Operation 339 'icmp' 'icmp_ln329_4' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.60>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 340 'trunc' 'trunc_ln315' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%p_Result_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 341 'bitconcatenate' 'p_Result_6' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln320 = zext i53 %p_Result_6"   --->   Operation 342 'zext' 'zext_ln320' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 343 'icmp' 'icmp_ln330' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (1.73ns)   --->   "%sh_amt_6 = sub i10 0, i10 %trunc_ln326"   --->   Operation 344 'sub' 'sh_amt_6' <Predicate = (icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (1.77ns)   --->   "%icmp_ln337 = icmp_ult  i10 %sh_amt_6, i10 24"   --->   Operation 345 'icmp' 'icmp_ln337' <Predicate = (icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 346 'trunc' 'trunc_ln331' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln331 = zext i6 %trunc_ln331"   --->   Operation 347 'zext' 'zext_ln331' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 348 'lshr' 'lshr_ln331' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331_6 = trunc i54 %lshr_ln331"   --->   Operation 349 'trunc' 'trunc_ln331_6' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.97ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 350 'or' 'or_ln327' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 351 'xor' 'xor_ln327' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 352 'and' 'and_ln329' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 353 'and' 'and_ln330' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i8 %trunc_ln331_6, i8 0"   --->   Operation 354 'select' 'select_ln330' <Predicate = (icmp_ln57)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 355 'or' 'or_ln329' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%xor_ln329 = xor i1 %or_ln329, i1 1"   --->   Operation 356 'xor' 'xor_ln329' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln329"   --->   Operation 357 'and' 'and_ln337' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 358 'xor' 'xor_ln330' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%and_ln330_6 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 359 'and' 'and_ln330_6' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330 = or i1 %and_ln330_6, i1 %icmp_ln323"   --->   Operation 360 'or' 'or_ln330' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%trunc_ln315_3 = trunc i64 %reg_3"   --->   Operation 361 'trunc' 'trunc_ln315_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_3"   --->   Operation 362 'bitconcatenate' 'p_Result_8' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%zext_ln320_3 = zext i53 %p_Result_8"   --->   Operation 363 'zext' 'zext_ln320_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (1.99ns)   --->   "%icmp_ln330_3 = icmp_slt  i12 %sh_amt_7, i12 54"   --->   Operation 364 'icmp' 'icmp_ln330_3' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (1.73ns)   --->   "%sh_amt_8 = sub i10 0, i10 %trunc_ln326_3"   --->   Operation 365 'sub' 'sh_amt_8' <Predicate = (icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [1/1] (1.77ns)   --->   "%icmp_ln337_3 = icmp_ult  i10 %sh_amt_8, i10 24"   --->   Operation 366 'icmp' 'icmp_ln337_3' <Predicate = (icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%trunc_ln331_7 = trunc i12 %sh_amt_7"   --->   Operation 367 'trunc' 'trunc_ln331_7' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%zext_ln331_3 = zext i6 %trunc_ln331_7"   --->   Operation 368 'zext' 'zext_ln331_3' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%lshr_ln331_3 = lshr i54 %zext_ln320_3, i54 %zext_ln331_3"   --->   Operation 369 'lshr' 'lshr_ln331_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%trunc_ln331_8 = trunc i54 %lshr_ln331_3"   --->   Operation 370 'trunc' 'trunc_ln331_8' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.97ns)   --->   "%or_ln327_3 = or i1 %icmp_ln323_3, i1 %icmp_ln327_3"   --->   Operation 371 'or' 'or_ln327_3' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_3)   --->   "%xor_ln327_3 = xor i1 %or_ln327_3, i1 1"   --->   Operation 372 'xor' 'xor_ln327_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329_3 = and i1 %icmp_ln329_3, i1 %xor_ln327_3"   --->   Operation 373 'and' 'and_ln329_3' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%and_ln330_7 = and i1 %and_ln329_3, i1 %icmp_ln330_3"   --->   Operation 374 'and' 'and_ln330_7' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330_7 = select i1 %and_ln330_7, i16 %trunc_ln331_8, i16 0"   --->   Operation 375 'select' 'select_ln330_7' <Predicate = (icmp_ln57)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_3)   --->   "%or_ln329_3 = or i1 %or_ln327_3, i1 %icmp_ln329_3"   --->   Operation 376 'or' 'or_ln329_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_3)   --->   "%xor_ln329_3 = xor i1 %or_ln329_3, i1 1"   --->   Operation 377 'xor' 'xor_ln329_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337_3 = and i1 %icmp_ln337_3, i1 %xor_ln329_3"   --->   Operation 378 'and' 'and_ln337_3' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_3)   --->   "%xor_ln330_3 = xor i1 %icmp_ln330_3, i1 1"   --->   Operation 379 'xor' 'xor_ln330_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_3)   --->   "%and_ln330_8 = and i1 %and_ln329_3, i1 %xor_ln330_3"   --->   Operation 380 'and' 'and_ln330_8' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330_3 = or i1 %and_ln330_8, i1 %icmp_ln323_3"   --->   Operation 381 'or' 'or_ln330_3' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%trunc_ln315_4 = trunc i64 %reg_4"   --->   Operation 382 'trunc' 'trunc_ln315_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%p_Result_10 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_4"   --->   Operation 383 'bitconcatenate' 'p_Result_10' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%zext_ln320_4 = zext i53 %p_Result_10"   --->   Operation 384 'zext' 'zext_ln320_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (1.99ns)   --->   "%icmp_ln330_4 = icmp_slt  i12 %sh_amt_9, i12 54"   --->   Operation 385 'icmp' 'icmp_ln330_4' <Predicate = (icmp_ln57)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [1/1] (1.73ns)   --->   "%sh_amt_10 = sub i10 0, i10 %trunc_ln326_4"   --->   Operation 386 'sub' 'sh_amt_10' <Predicate = (icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [1/1] (1.77ns)   --->   "%icmp_ln337_4 = icmp_ult  i10 %sh_amt_10, i10 24"   --->   Operation 387 'icmp' 'icmp_ln337_4' <Predicate = (icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%trunc_ln331_9 = trunc i12 %sh_amt_9"   --->   Operation 388 'trunc' 'trunc_ln331_9' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%zext_ln331_4 = zext i6 %trunc_ln331_9"   --->   Operation 389 'zext' 'zext_ln331_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%lshr_ln331_4 = lshr i54 %zext_ln320_4, i54 %zext_ln331_4"   --->   Operation 390 'lshr' 'lshr_ln331_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%trunc_ln331_10 = trunc i54 %lshr_ln331_4"   --->   Operation 391 'trunc' 'trunc_ln331_10' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.97ns)   --->   "%or_ln327_4 = or i1 %icmp_ln323_4, i1 %icmp_ln327_4"   --->   Operation 392 'or' 'or_ln327_4' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_4)   --->   "%xor_ln327_4 = xor i1 %or_ln327_4, i1 1"   --->   Operation 393 'xor' 'xor_ln327_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329_4 = and i1 %icmp_ln329_4, i1 %xor_ln327_4"   --->   Operation 394 'and' 'and_ln329_4' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%and_ln330_9 = and i1 %and_ln329_4, i1 %icmp_ln330_4"   --->   Operation 395 'and' 'and_ln330_9' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330_9 = select i1 %and_ln330_9, i24 %trunc_ln331_10, i24 0"   --->   Operation 396 'select' 'select_ln330_9' <Predicate = (icmp_ln57)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_4)   --->   "%or_ln329_4 = or i1 %or_ln327_4, i1 %icmp_ln329_4"   --->   Operation 397 'or' 'or_ln329_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_4)   --->   "%xor_ln329_4 = xor i1 %or_ln329_4, i1 1"   --->   Operation 398 'xor' 'xor_ln329_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337_4 = and i1 %icmp_ln337_4, i1 %xor_ln329_4"   --->   Operation 399 'and' 'and_ln337_4' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_4)   --->   "%xor_ln330_4 = xor i1 %icmp_ln330_4, i1 1"   --->   Operation 400 'xor' 'xor_ln330_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_4)   --->   "%and_ln330_10 = and i1 %and_ln329_4, i1 %xor_ln330_4"   --->   Operation 401 'and' 'and_ln330_10' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330_4 = or i1 %and_ln330_10, i1 %icmp_ln323_4"   --->   Operation 402 'or' 'or_ln330_4' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.18>
ST_22 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%sh_amt_6cast = trunc i10 %sh_amt_6"   --->   Operation 403 'trunc' 'sh_amt_6cast' <Predicate = (icmp_ln57 & and_ln337 & !or_ln330)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%shl_ln339 = shl i8 %trunc_ln328, i8 %sh_amt_6cast"   --->   Operation 404 'shl' 'shl_ln339' <Predicate = (icmp_ln57 & and_ln337 & !or_ln330)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%select_ln337 = select i1 %and_ln337, i8 %shl_ln339, i8 %select_ln330"   --->   Operation 405 'select' 'select_ln337' <Predicate = (icmp_ln57 & !or_ln330)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 406 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln330_6 = select i1 %or_ln330, i8 0, i8 %select_ln337"   --->   Operation 406 'select' 'select_ln330_6' <Predicate = (icmp_ln57)> <Delay = 3.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 407 'xor' 'xor_ln323' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 408 'and' 'and_ln327' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 409 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i8 %trunc_ln328, i8 %select_ln330_6"   --->   Operation 409 'select' 'select_ln327' <Predicate = (icmp_ln57)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_8)   --->   "%sh_amt_8cast = zext i10 %sh_amt_8"   --->   Operation 410 'zext' 'sh_amt_8cast' <Predicate = (icmp_ln57 & and_ln337_3 & !or_ln330_3)> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_8)   --->   "%shl_ln339_3 = shl i16 %trunc_ln328_3, i16 %sh_amt_8cast"   --->   Operation 411 'shl' 'shl_ln339_3' <Predicate = (icmp_ln57 & and_ln337_3 & !or_ln330_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_8)   --->   "%select_ln337_3 = select i1 %and_ln337_3, i16 %shl_ln339_3, i16 %select_ln330_7"   --->   Operation 412 'select' 'select_ln337_3' <Predicate = (icmp_ln57 & !or_ln330_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 413 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln330_8 = select i1 %or_ln330_3, i16 0, i16 %select_ln337_3"   --->   Operation 413 'select' 'select_ln330_8' <Predicate = (icmp_ln57)> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_3)   --->   "%xor_ln323_3 = xor i1 %icmp_ln323_3, i1 1"   --->   Operation 414 'xor' 'xor_ln323_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_3)   --->   "%and_ln327_3 = and i1 %icmp_ln327_3, i1 %xor_ln323_3"   --->   Operation 415 'and' 'and_ln327_3' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln327_3 = select i1 %and_ln327_3, i16 %trunc_ln328_3, i16 %select_ln330_8"   --->   Operation 416 'select' 'select_ln327_3' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_10)   --->   "%sh_amt_10cast = zext i10 %sh_amt_10"   --->   Operation 417 'zext' 'sh_amt_10cast' <Predicate = (icmp_ln57 & and_ln337_4 & !or_ln330_4)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_10)   --->   "%shl_ln339_4 = shl i24 %trunc_ln328_4, i24 %sh_amt_10cast"   --->   Operation 418 'shl' 'shl_ln339_4' <Predicate = (icmp_ln57 & and_ln337_4 & !or_ln330_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_10)   --->   "%select_ln337_4 = select i1 %and_ln337_4, i24 %shl_ln339_4, i24 %select_ln330_9"   --->   Operation 419 'select' 'select_ln337_4' <Predicate = (icmp_ln57 & !or_ln330_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 420 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln330_10 = select i1 %or_ln330_4, i24 0, i24 %select_ln337_4"   --->   Operation 420 'select' 'select_ln330_10' <Predicate = (icmp_ln57)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_4)   --->   "%xor_ln323_4 = xor i1 %icmp_ln323_4, i1 1"   --->   Operation 421 'xor' 'xor_ln323_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_4)   --->   "%and_ln327_4 = and i1 %icmp_ln327_4, i1 %xor_ln323_4"   --->   Operation 422 'and' 'and_ln327_4' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln327_4 = select i1 %and_ln327_4, i24 %trunc_ln328_4, i24 %select_ln330_10"   --->   Operation 423 'select' 'select_ln327_4' <Predicate = (icmp_ln57)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.59>
ST_23 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 424 'bitselect' 'p_Result_s' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (1.91ns)   --->   "%sub_ln455 = sub i8 0, i8 %select_ln327"   --->   Operation 425 'sub' 'sub_ln455' <Predicate = (icmp_ln57)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_3, i32 63"   --->   Operation 426 'bitselect' 'p_Result_7' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (2.07ns)   --->   "%sub_ln455_3 = sub i16 0, i16 %select_ln327_3"   --->   Operation 427 'sub' 'sub_ln455_3' <Predicate = (icmp_ln57)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_4, i32 63"   --->   Operation 428 'bitselect' 'p_Result_9' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (2.31ns)   --->   "%sub_ln455_4 = sub i24 0, i24 %select_ln327_4"   --->   Operation 429 'sub' 'sub_ln455_4' <Predicate = (icmp_ln57)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%b_V = select i1 %p_Result_9, i24 %sub_ln455_4, i24 %select_ln327_4"   --->   Operation 430 'select' 'b_V' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%select_ln345 = select i1 %p_Result_s, i8 %sub_ln455, i8 %select_ln327"   --->   Operation 431 'select' 'select_ln345' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %select_ln345, i16 0"   --->   Operation 432 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln345_2 = select i1 %p_Result_7, i16 %sub_ln455_3, i16 %select_ln327_3"   --->   Operation 433 'select' 'select_ln345_2' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%shl_ln1349_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln345_2, i8 0"   --->   Operation 434 'bitconcatenate' 'shl_ln1349_2' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (1.24ns) (out node of the LUT)   --->   "%or_ln1349 = or i24 %shl_ln, i24 %b_V"   --->   Operation 435 'or' 'or_ln1349' <Predicate = (icmp_ln57)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [1/1] (1.03ns) (out node of the LUT)   --->   "%ret_V = or i24 %or_ln1349, i24 %shl_ln1349_2"   --->   Operation 436 'or' 'ret_V' <Predicate = (icmp_ln57)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.63>
ST_24 : Operation 437 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %hconv, i24 %ret_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 437 'write' 'write_ln174' <Predicate = (icmp_ln57)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge2.i" [Gaussian_Blur/blur.cpp:60]   --->   Operation 438 'br' 'br_ln60' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 439 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'h' (Gaussian_Blur/blur.cpp:43) [35]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', Gaussian_Blur/blur.cpp:43) [41]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', Gaussian_Blur/blur.cpp:43) [41]  (6.91 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'load' operation ('hwin_V_1_1_i_load', Gaussian_Blur/blur.cpp:44) on local variable 'hwin_V_1_1_i' [47]  (0 ns)
	'add' operation ('add_ln691') [109]  (1.92 ns)
	'add' operation ('add_ln691_45') [128]  (1.82 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'add' operation ('add_ln691_58') [175]  (0 ns)
	'add' operation ('add_ln691_61') [180]  (3.76 ns)
	'add' operation ('add_ln691_62') [212]  (1.64 ns)

 <State 6>: 3.79ns
The critical path consists of the following:
	'add' operation ('add_ln691_64') [215]  (0 ns)
	'add' operation ('add_ln691_68') [222]  (3.79 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i151_i_i') [254]  (6.28 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 17>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 18>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [255]  (6.72 ns)

 <State 20>: 3.54ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [266]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [269]  (1.99 ns)

 <State 21>: 6.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln330') [270]  (1.99 ns)
	'and' operation ('and_ln330') [282]  (0 ns)
	'select' operation ('select_ln330') [283]  (4.61 ns)

 <State 22>: 5.18ns
The critical path consists of the following:
	'shl' operation ('shl_ln339_4') [364]  (0 ns)
	'select' operation ('select_ln337_4') [373]  (0 ns)
	'select' operation ('select_ln330_10') [377]  (4.2 ns)
	'select' operation ('select_ln327_4') [380]  (0.978 ns)

 <State 23>: 4.6ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_4') [381]  (2.31 ns)
	'select' operation ('b.V') [382]  (0 ns)
	'or' operation ('or_ln1349') [387]  (1.25 ns)
	'or' operation ('ret.V') [388]  (1.03 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	fifo write on port 'hconv' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [389]  (3.63 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
