

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu Jan  7 00:23:40 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution_final
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       29|       29| 96.570 ns | 96.570 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|     2319|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     23|     1314|      511|    -|
|Memory               |        5|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |       10|      -|     1637|      326|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       15|     24|     2951|     3156|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |kerneldl_mul_36ns_43ns_79_4_1_U2   |kerneldl_mul_36ns_43ns_79_4_1   |        0|      5|  297|   89|    0|
    |kerneldl_mul_44ns_49ns_93_5_1_U3   |kerneldl_mul_44ns_49ns_93_5_1   |        0|      6|  236|   87|    0|
    |kerneldl_mul_50ns_50ns_100_5_1_U4  |kerneldl_mul_50ns_50ns_100_5_1  |        0|      8|  340|   86|    0|
    |kerneldl_mul_72ns_13s_84_5_1_U1    |kerneldl_mul_72ns_13s_84_5_1    |        0|      4|  441|  249|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                |        0|     23| 1314|  511|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------------------------+-----------------------------------------+--------------+
    |                  Instance                  |                  Module                 |  Expression  |
    +--------------------------------------------+-----------------------------------------+--------------+
    |kerneldl_mac_muladd_16ns_16s_19s_31_4_1_U5  |kerneldl_mac_muladd_16ns_16s_19s_31_4_1  | i0 * i1 + i2 |
    +--------------------------------------------+-----------------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1146_1_fu_858_p2       |     +    |      0|  0|  107|         107|         107|
    |add_ln657_2_fu_787_p2        |     +    |      0|  0|   44|          44|          44|
    |add_ln657_fu_710_p2          |     +    |      0|  0|   36|          36|          36|
    |add_ln805_fu_531_p2          |     +    |      0|  0|   13|           1|          13|
    |exp_Z1P_m_1_l_V_fu_796_p2    |     +    |      0|  0|   52|          52|          52|
    |exp_Z2P_m_1_V_fu_719_p2      |     +    |      0|  0|   44|          44|          44|
    |m_exp_fu_321_p2              |     +    |      0|  0|   12|          11|          12|
    |out_exp_V_fu_1006_p2         |     +    |      0|  0|   11|          10|          11|
    |r_exp_V_fu_922_p2            |     +    |      0|  0|   13|           2|          13|
    |ret_V_20_fu_663_p2           |     +    |      0|  0|   36|          36|          36|
    |ret_V_22_fu_837_p2           |     +    |      0|  0|   59|           5|          59|
    |ret_V_23_fu_916_p2           |     +    |      0|  0|  108|         108|         108|
    |e_frac_V_fu_335_p2           |     -    |      0|  0|   54|           1|          54|
    |ret_V_19_fu_586_p2           |     -    |      0|  0|   73|          73|          73|
    |sub_ln1311_fu_357_p2         |     -    |      0|  0|   11|          10|          11|
    |and_ln18_fu_311_p2           |    and   |      0|  0|    2|           1|           1|
    |and_ln209_fu_299_p2          |    and   |      0|  0|    2|           1|           1|
    |and_ln338_1_fu_1082_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln338_fu_1032_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln849_fu_1042_p2         |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|    2|           1|           1|
    |sel_tmp16_fu_1110_p2         |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_1054_p2          |    and   |      0|  0|    2|           1|           1|
    |tmp19_fu_1104_p2             |    and   |      0|  0|    2|           1|           1|
    |x_is_pinf_fu_877_p2          |    and   |      0|  0|    2|           1|           1|
    |r_V_41_fu_446_p2             |   ashr   |      0|  0|  182|          64|          64|
    |r_V_fu_403_p2                |   ashr   |      0|  0|  176|          61|          61|
    |icmp_ln338_1_fu_489_p2       |   icmp   |      0|  0|   50|          71|          71|
    |icmp_ln338_fu_375_p2         |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln805_fu_525_p2         |   icmp   |      0|  0|   20|          18|           1|
    |icmp_ln833_3_fu_305_p2       |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln833_fu_287_p2         |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln837_fu_293_p2         |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln849_fu_943_p2         |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln853_fu_969_p2         |   icmp   |      0|  0|   13|          13|          11|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|    2|           1|           1|
    |or_ln214_1_fu_894_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln214_fu_882_p2           |    or    |      0|  0|    2|           1|           1|
    |or_ln338_fu_949_p2           |    or    |      0|  0|    2|           1|           1|
    |or_ln849_1_fu_1087_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln849_2_fu_1098_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln849_fu_1048_p2          |    or    |      0|  0|    2|           1|           1|
    |ap_return                    |  select  |      0|  0|   63|           1|           1|
    |m_exp_2_fu_367_p3            |  select  |      0|  0|   12|           1|          12|
    |r_V_50_fu_419_p3             |  select  |      0|  0|   75|           1|          71|
    |r_exp_V_2_fu_927_p3          |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_545_p3          |  select  |      0|  0|   13|           1|          13|
    |sel_tmp6_fu_1060_p3          |  select  |      0|  0|   63|           1|          64|
    |select_ln1322_fu_474_p3      |  select  |      0|  0|   63|           1|          64|
    |select_ln214_1_fu_898_p3     |  select  |      0|  0|   63|           1|          64|
    |select_ln214_2_fu_1068_p3    |  select  |      0|  0|   63|           1|          64|
    |select_ln214_fu_887_p3       |  select  |      0|  0|   63|           1|          63|
    |select_ln253_fu_341_p3       |  select  |      0|  0|   54|           1|          54|
    |select_ln339_fu_961_p3       |  select  |      0|  0|   63|           1|           1|
    |select_ln805_fu_537_p3       |  select  |      0|  0|   13|           1|          13|
    |tmp_V_50_fu_995_p3           |  select  |      0|  0|   52|           1|          52|
    |r_V_38_fu_413_p2             |    shl   |      0|  0|  211|          71|          71|
    |r_V_40_fu_440_p2             |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0                |    xor   |      0|  0|    2|           1|           2|
    |xor_ln214_fu_1026_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1076_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln338_fu_1037_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln849_fu_1092_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln936_fu_872_p2          |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0| 2319|        1069|        1600|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1225                        |    8|   0|    8|          0|
    |Z3_V_reg_1232                        |    8|   0|    8|          0|
    |Z3_V_reg_1232_pp0_iter11_reg         |    8|   0|    8|          0|
    |Z4_V_reg_1237                        |   35|   0|   35|          0|
    |and_ln18_reg_1147                    |    1|   0|    1|          0|
    |and_ln209_reg_1140                   |    1|   0|    1|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1325               |   50|   0|   50|          0|
    |exp_Z1_V_reg_1320                    |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1330                 |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1288               |   44|   0|   44|          0|
    |icmp_ln338_1_reg_1193                |    1|   0|    1|          0|
    |icmp_ln338_reg_1170                  |    1|   0|    1|          0|
    |isNeg_reg_1159                       |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1220                 |    8|   0|    8|          0|
    |m_exp_2_reg_1165                     |   12|   0|   12|          0|
    |p_Result_275_reg_1135                |    1|   0|    1|          0|
    |p_Result_276_reg_1183                |    1|   0|    1|          0|
    |p_Result_276_reg_1183_pp0_iter2_reg  |    1|   0|    1|          0|
    |p_Val2_251_reg_1258                  |   26|   0|   26|          0|
    |r_V_50_reg_1178                      |   71|   0|   71|          0|
    |r_V_55_reg_1345                      |  100|   0|  100|          0|
    |r_V_55_reg_1345_pp0_iter28_reg       |  100|   0|  100|          0|
    |r_exp_V_3_reg_1203                   |   13|   0|   13|          0|
    |ret_V_20_reg_1252                    |   36|   0|   36|          0|
    |ret_V_22_reg_1351                    |   59|   0|   59|          0|
    |select_ln253_reg_1153                |   54|   0|   54|          0|
    |tmp_436_reg_1356                     |    1|   0|    1|          0|
    |tmp_76_reg_1278                      |   20|   0|   20|          0|
    |tmp_77_reg_1294                      |   40|   0|   40|          0|
    |tmp_78_reg_1315                      |   36|   0|   36|          0|
    |tmp_i_reg_1263                       |   34|   0|   43|          9|
    |tmp_s_reg_1215                       |   71|   0|   71|          0|
    |Z2_V_reg_1225                        |   64|  32|    8|          0|
    |and_ln18_reg_1147                    |   64|  32|    1|          0|
    |and_ln209_reg_1140                   |   64|  32|    1|          0|
    |exp_Z1_V_reg_1320                    |    3|   1|   58|          0|
    |exp_Z2P_m_1_V_reg_1288               |    3|   1|   44|          0|
    |icmp_ln338_1_reg_1193                |   64|  32|    1|          0|
    |icmp_ln338_reg_1170                  |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1220                 |   64|  32|    8|          0|
    |p_Result_275_reg_1135                |   64|  32|    1|          0|
    |r_V_50_reg_1178                      |    3|   1|   71|          0|
    |r_exp_V_3_reg_1203                   |   64|  32|   13|          0|
    |ret_V_20_reg_1252                    |   64|  32|   36|          0|
    |select_ln253_reg_1153                |    5|   2|   54|          0|
    |tmp_77_reg_1294                      |    3|   1|   40|          0|
    |tmp_i_reg_1263                       |   64|  32|   43|          9|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1637| 326| 1369|         18|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 31 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 32 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_275 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 33 'bitselect' 'p_Result_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 34 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_49 = trunc i64 %p_Val2_s to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 35 'trunc' 'tmp_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 36 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.98ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_49, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 37 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.12ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 38 'and' 'and_ln209' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%icmp_ln833_3 = icmp eq i52 %tmp_V_49, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 39 'icmp' 'icmp_ln833_3' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 40 'and' 'and_ln18' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 41 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.53ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 42 'add' 'm_exp' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_49)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:252]   --->   Operation 43 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 44 'sub' 'e_frac_V' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.26ns)   --->   "%select_ln253 = select i1 %p_Result_275, i54 %e_frac_V, i54 %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 45 'select' 'select_ln253' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 46 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.53ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 47 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 48 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.29ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 49 'select' 'm_exp_2' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.62ns)   --->   "%icmp_ln338 = icmp sgt i12 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 50 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %select_ln253, i7 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 51 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i61 %m_frac_l_V to i71" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 52 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %m_exp_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 53 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i71" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 54 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i61" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 55 'zext' 'zext_ln1285' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%r_V = ashr i61 %m_frac_l_V, %zext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 56 'ashr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%sext_ln1287 = sext i61 %r_V to i71" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 57 'sext' 'sext_ln1287' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%r_V_38 = shl i71 %sext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 58 'shl' 'r_V_38' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.10ns) (out node of the LUT)   --->   "%r_V_50 = select i1 %isNeg, i71 %sext_ln1287, i71 %r_V_38" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 59 'select' 'r_V_50' <Predicate = true> <Delay = 1.10> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_50, i32 7, i32 70)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 60 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_1 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 61 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_40 = shl i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 62 'shl' 'r_V_40' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_41 = ashr i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 63 'ashr' 'r_V_41' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_50, i32 55, i32 70)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:264]   --->   Operation 64 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_276 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_50, i32 70)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:269]   --->   Operation 65 'bitselect' 'p_Result_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_42 = sext i16 %m_fix_hi_V to i31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 66 'sext' 'r_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_51 = mul i31 23637, %r_V_42" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 67 'mul' 'r_V_51' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_40, i64 %r_V_41" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 68 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %select_ln1322, i7 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i71 %shl_ln, %sext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 70 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_51 = mul i31 23637, %r_V_42" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 71 'mul' 'r_V_51' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_51 = mul i31 23637, %r_V_42" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 72 'mul' 'r_V_51' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_276, i18 -131072)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 73 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i19 %rhs_V to i31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 74 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i31 %r_V_51, %sext_ln682_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 75 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i31 %r_V_51, %sext_ln682_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 76 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_18, i32 18, i32 30)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 77 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_268 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_18, i32 30)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 78 'bitselect' 'p_Result_268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_18 to i18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 79 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp eq i18 %trunc_ln805, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 80 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.54ns)   --->   "%add_ln805 = add i13 1, %tmp_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 81 'add' 'add_ln805' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i13 %tmp_16, i13 %add_ln805" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 82 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.32ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_268, i13 %select_ln805, i13 %tmp_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 83 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_44 = sext i13 %r_exp_V_3 to i84" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 84 'sext' 'r_V_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [5/5] (2.15ns)   --->   "%r_V_52 = mul nsw i84 1636647506585939924452, %r_V_44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 85 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 86 [4/5] (2.15ns)   --->   "%r_V_52 = mul nsw i84 1636647506585939924452, %r_V_44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 86 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 87 [3/5] (2.15ns)   --->   "%r_V_52 = mul nsw i84 1636647506585939924452, %r_V_44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 87 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 88 [2/5] (2.15ns)   --->   "%r_V_52 = mul nsw i84 1636647506585939924452, %r_V_44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 88 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 89 [1/5] (2.15ns)   --->   "%r_V_52 = mul nsw i84 1636647506585939924452, %r_V_44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 89 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_52, i32 13, i32 83)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.01>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_50 to i73" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 91 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_s, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 92 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln682_2 = sext i72 %rhs_V_1 to i73" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 93 'sext' 'sext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.86ns)   --->   "%ret_V_19 = sub nsw i73 %lhs_V, %sext_ln682_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 94 'sub' 'ret_V_19' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_19, i32 51, i32 58)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:315]   --->   Operation 95 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_19, i32 43, i32 50)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:125->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 96 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_19, i32 35, i32 42)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:127->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 97 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_19 to i35" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:128->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 98 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_19, i32 27, i32 34)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 99 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i8 %Z4_ind_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 100 'zext' 'zext_ln498_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [256 x i26]* @table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 101 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i26* %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 102 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i8 %Z3_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 103 'zext' 'zext_ln498_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr [256 x i26]* @table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 104 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (1.15ns)   --->   "%p_Val2_251 = load i26* %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 105 'load' 'p_Val2_251' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 106 [1/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i26* %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 106 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 107 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_15 = zext i35 %Z4_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 108 'zext' 'lhs_V_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i10 %f_Z4_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 109 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.66ns)   --->   "%ret_V_20 = add i36 %rhs_V_5, %lhs_V_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 110 'add' 'ret_V_20' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/2] (1.15ns)   --->   "%p_Val2_251 = load i26* %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 111 'load' 'p_Val2_251' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_251) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 112 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i43 %tmp_i to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 113 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i36 %ret_V_20 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 114 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [4/4] (2.10ns)   --->   "%r_V_53 = mul i79 %zext_ln1072_1, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 115 'mul' 'r_V_53' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 116 [3/4] (2.10ns)   --->   "%r_V_53 = mul i79 %zext_ln1072_1, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 116 'mul' 'r_V_53' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 117 [2/4] (2.10ns)   --->   "%r_V_53 = mul i79 %zext_ln1072_1, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 117 'mul' 'r_V_53' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 118 [1/4] (2.10ns)   --->   "%r_V_53 = mul i79 %zext_ln1072_1, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 118 'mul' 'r_V_53' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_76 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_53, i32 59, i32 78)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 119 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i8 %Z2_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 120 'zext' 'zext_ln498_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [256 x i42]* @table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 121 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [2/2] (1.15ns)   --->   "%p_Val2_258 = load i42* %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 122 'load' 'p_Val2_258' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 1.35>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%ret_V_21 = zext i43 %tmp_i to i44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 123 'zext' 'ret_V_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i20 %tmp_76 to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 124 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.66ns)   --->   "%add_ln657 = add i36 %zext_ln657, %ret_V_20" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 125 'add' 'add_ln657' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i36 %add_ln657 to i44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 126 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.68ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_21, %zext_ln657_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 127 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 0.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/2] (1.15ns)   --->   "%p_Val2_258 = load i42* %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 128 'load' 'p_Val2_258' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_77 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_258, i32 2, i32 41)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 129 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln662_6 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_77)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 130 'bitconcatenate' 'lshr_ln662_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i49 %lshr_ln662_6 to i93" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 131 'zext' 'zext_ln1070_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i44 %exp_Z2P_m_1_V to i93" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 132 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [5/5] (2.15ns)   --->   "%r_V_54 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 133 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 134 [4/5] (2.15ns)   --->   "%r_V_54 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 134 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 135 [3/5] (2.15ns)   --->   "%r_V_54 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 135 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 136 [2/5] (2.15ns)   --->   "%r_V_54 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 136 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %m_diff_hi_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 137 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [256 x i58]* @table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 138 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [2/2] (1.15ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 139 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 140 [1/5] (2.15ns)   --->   "%r_V_54 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 140 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_78 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_54, i32 57, i32 92)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 141 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.42>
ST_23 : Operation 142 [1/2] (1.15ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 142 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_77, i2 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 143 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i51 %lhs_V_4 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 144 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i36 %tmp_78 to i44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 145 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.69ns)   --->   "%add_ln657_2 = add i44 %zext_ln657_2, %exp_Z2P_m_1_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 146 'add' 'add_ln657_2' <Predicate = true> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i44 %add_ln657_2 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 147 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.73ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln682, %zext_ln657_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 148 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:178->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 149 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:323]   --->   Operation 150 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_48 = zext i50 %exp_Z1_hi_V to i100" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 151 'zext' 'r_V_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V to i100" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 152 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [5/5] (2.15ns)   --->   "%r_V_55 = mul i100 %zext_ln1072, %r_V_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 153 'mul' 'r_V_55' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 154 [4/5] (2.15ns)   --->   "%r_V_55 = mul i100 %zext_ln1072, %r_V_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 154 'mul' 'r_V_55' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 155 [3/5] (2.15ns)   --->   "%r_V_55 = mul i100 %zext_ln1072, %r_V_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 155 'mul' 'r_V_55' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 156 [2/5] (2.15ns)   --->   "%r_V_55 = mul i100 %zext_ln1072, %r_V_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 156 'mul' 'r_V_55' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 157 [1/5] (2.15ns)   --->   "%r_V_55 = mul i100 %zext_ln1072, %r_V_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 157 'mul' 'r_V_55' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.80>
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_16 = zext i58 %exp_Z1_V to i59" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 158 'zext' 'lhs_V_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 159 [1/1] (0.78ns)   --->   "%ret_V_22 = add i59 16, %lhs_V_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 159 'add' 'ret_V_22' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i100 %r_V_55 to i107" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 160 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i59 %ret_V_22 to i58" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 161 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %trunc_ln1146, i49 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 162 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (1.02ns)   --->   "%add_ln1146_1 = add i107 %trunc_ln, %zext_ln1146" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 163 'add' 'add_ln1146_1' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %add_ln1146_1, i32 106)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 164 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.42>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str71) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_275, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 166 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 167 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 168 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, double 0x7FFFFFFFFFFFFFFF, double 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 169 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 170 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 171 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, double %select_ln214, double 0.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 171 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_22, i49 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 172 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i100 %r_V_55 to i108" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 173 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (1.02ns)   --->   "%ret_V_23 = add i108 %zext_ln657_5, %lhs_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 174 'add' 'ret_V_23' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [1/1] (0.54ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334]   --->   Operation 175 'add' 'r_exp_V' <Predicate = (!tmp_436)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [1/1] (0.32ns)   --->   "%r_exp_V_2 = select i1 %tmp_436, i13 %r_exp_V_3, i13 %r_exp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 176 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_437 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 177 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.49ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_437, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 178 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.12ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 179 'or' 'or_ln338' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln253, i32 53)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 180 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_438, double 0.000000e+00, double 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 181 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.64ns)   --->   "%icmp_ln853 = icmp slt i13 %r_exp_V_2, -1022" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:355]   --->   Operation 182 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_23, i32 54, i32 105)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 183 'partselect' 'tmp' <Predicate = (tmp_436)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_17 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_23, i32 53, i32 104)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 184 'partselect' 'tmp_17' <Predicate = (!tmp_436)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_50 = select i1 %tmp_436, i52 %tmp, i52 %tmp_17" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 185 'select' 'tmp_V_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %r_exp_V_2 to i11" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 186 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/1] (0.53ns)   --->   "%out_exp_V = add i11 1023, %trunc_ln168" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 187 'add' 'out_exp_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_277 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_50) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 188 'bitconcatenate' 'p_Result_277' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_277 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 189 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.12ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 190 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 191 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 192 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 193 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 194 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 195 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [1/1] (0.41ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, double %select_ln339, double %bitcast_ln512" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 196 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, double %select_ln214_1, double %sel_tmp6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 197 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 198 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 199 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 200 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 201 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 202 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln849_2, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 203 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, %icmp_ln853" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 204 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.41ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, double 0.000000e+00, double %select_ln214_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 205 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 206 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 0000000000000000000000000000000]
p_Val2_s                                                           (bitcast       ) [ 0000000000000000000000000000000]
p_Result_275                                                       (bitselect     ) [ 0111111111111111111111111111111]
tmp_V                                                              (partselect    ) [ 0000000000000000000000000000000]
tmp_V_49                                                           (trunc         ) [ 0000000000000000000000000000000]
icmp_ln833                                                         (icmp          ) [ 0000000000000000000000000000000]
icmp_ln837                                                         (icmp          ) [ 0000000000000000000000000000000]
and_ln209                                                          (and           ) [ 0111111111111111111111111111111]
icmp_ln833_3                                                       (icmp          ) [ 0000000000000000000000000000000]
and_ln18                                                           (and           ) [ 0111111111111111111111111111111]
zext_ln502                                                         (zext          ) [ 0000000000000000000000000000000]
m_exp                                                              (add           ) [ 0000000000000000000000000000000]
p_Result_s                                                         (bitconcatenate) [ 0000000000000000000000000000000]
e_frac_V                                                           (sub           ) [ 0000000000000000000000000000000]
select_ln253                                                       (select        ) [ 0111111111111111111111111111111]
isNeg                                                              (bitselect     ) [ 0110000000000000000000000000000]
sub_ln1311                                                         (sub           ) [ 0000000000000000000000000000000]
sext_ln1311                                                        (sext          ) [ 0000000000000000000000000000000]
m_exp_2                                                            (select        ) [ 0110000000000000000000000000000]
icmp_ln338                                                         (icmp          ) [ 0111111111111111111111111111111]
m_frac_l_V                                                         (bitconcatenate) [ 0000000000000000000000000000000]
sext_ln682                                                         (sext          ) [ 0000000000000000000000000000000]
sext_ln1311_1                                                      (sext          ) [ 0000000000000000000000000000000]
zext_ln1287                                                        (zext          ) [ 0000000000000000000000000000000]
zext_ln1285                                                        (zext          ) [ 0000000000000000000000000000000]
r_V                                                                (ashr          ) [ 0000000000000000000000000000000]
sext_ln1287                                                        (sext          ) [ 0000000000000000000000000000000]
r_V_38                                                             (shl           ) [ 0000000000000000000000000000000]
r_V_50                                                             (select        ) [ 0101111111110000000000000000000]
m_fix_l_V                                                          (partselect    ) [ 0000000000000000000000000000000]
zext_ln1253                                                        (zext          ) [ 0000000000000000000000000000000]
r_V_40                                                             (shl           ) [ 0000000000000000000000000000000]
r_V_41                                                             (ashr          ) [ 0000000000000000000000000000000]
m_fix_hi_V                                                         (partselect    ) [ 0000000000000000000000000000000]
p_Result_276                                                       (bitselect     ) [ 0101100000000000000000000000000]
r_V_42                                                             (sext          ) [ 0101100000000000000000000000000]
select_ln1322                                                      (select        ) [ 0000000000000000000000000000000]
shl_ln                                                             (bitconcatenate) [ 0000000000000000000000000000000]
icmp_ln338_1                                                       (icmp          ) [ 0101111111111111111111111111111]
r_V_51                                                             (mul           ) [ 0100010000000000000000000000000]
rhs_V                                                              (bitconcatenate) [ 0000000000000000000000000000000]
sext_ln682_1                                                       (sext          ) [ 0100010000000000000000000000000]
ret_V_18                                                           (add           ) [ 0000000000000000000000000000000]
tmp_16                                                             (partselect    ) [ 0000000000000000000000000000000]
p_Result_268                                                       (bitselect     ) [ 0000000000000000000000000000000]
trunc_ln805                                                        (trunc         ) [ 0000000000000000000000000000000]
icmp_ln805                                                         (icmp          ) [ 0000000000000000000000000000000]
add_ln805                                                          (add           ) [ 0000000000000000000000000000000]
select_ln805                                                       (select        ) [ 0000000000000000000000000000000]
r_exp_V_3                                                          (select        ) [ 0100001111111111111111111111111]
r_V_44                                                             (sext          ) [ 0100000111100000000000000000000]
r_V_52                                                             (mul           ) [ 0000000000000000000000000000000]
tmp_s                                                              (partselect    ) [ 0100000000010000000000000000000]
lhs_V                                                              (sext          ) [ 0000000000000000000000000000000]
rhs_V_1                                                            (bitconcatenate) [ 0000000000000000000000000000000]
sext_ln682_2                                                       (sext          ) [ 0000000000000000000000000000000]
ret_V_19                                                           (sub           ) [ 0000000000000000000000000000000]
m_diff_hi_V                                                        (partselect    ) [ 0100000000001111111111100000000]
Z2_V                                                               (partselect    ) [ 0100000000001111111111110000000]
Z3_V                                                               (partselect    ) [ 0100000000001100000000000000000]
Z4_V                                                               (trunc         ) [ 0100000000001000000000000000000]
Z4_ind_V                                                           (partselect    ) [ 0000000000000000000000000000000]
zext_ln498_1                                                       (zext          ) [ 0000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100000000001000000000000000000]
zext_ln498_2                                                       (zext          ) [ 0000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 0100000000001000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 0000000000000000000000000000000]
f_Z4_V                                                             (partselect    ) [ 0000000000000000000000000000000]
lhs_V_15                                                           (zext          ) [ 0000000000000000000000000000000]
rhs_V_5                                                            (zext          ) [ 0000000000000000000000000000000]
ret_V_20                                                           (add           ) [ 0100000000000111110000000000000]
p_Val2_251                                                         (load          ) [ 0100000000000100000000000000000]
tmp_i                                                              (bitconcatenate) [ 0100000000000011110000000000000]
zext_ln1070                                                        (zext          ) [ 0100000000000011100000000000000]
zext_ln1072_1                                                      (zext          ) [ 0100000000000011100000000000000]
r_V_53                                                             (mul           ) [ 0000000000000000000000000000000]
tmp_76                                                             (partselect    ) [ 0100000000000000010000000000000]
zext_ln498_3                                                       (zext          ) [ 0000000000000000000000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100000000000000010000000000000]
ret_V_21                                                           (zext          ) [ 0000000000000000000000000000000]
zext_ln657                                                         (zext          ) [ 0000000000000000000000000000000]
add_ln657                                                          (add           ) [ 0000000000000000000000000000000]
zext_ln657_1                                                       (zext          ) [ 0000000000000000000000000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 0100000000000000001111110000000]
p_Val2_258                                                         (load          ) [ 0000000000000000000000000000000]
tmp_77                                                             (partselect    ) [ 0100000000000000001111110000000]
lshr_ln662_6                                                       (bitconcatenate) [ 0000000000000000000000000000000]
zext_ln1070_1                                                      (zext          ) [ 0100000000000000000111100000000]
zext_ln1072_2                                                      (zext          ) [ 0100000000000000000111100000000]
zext_ln498                                                         (zext          ) [ 0000000000000000000000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 0100000000000000000000010000000]
r_V_54                                                             (mul           ) [ 0000000000000000000000000000000]
tmp_78                                                             (partselect    ) [ 0100000000000000000000010000000]
exp_Z1_V                                                           (load          ) [ 0100000000000000000000001111110]
lhs_V_4                                                            (bitconcatenate) [ 0000000000000000000000000000000]
zext_ln682                                                         (zext          ) [ 0000000000000000000000000000000]
zext_ln657_2                                                       (zext          ) [ 0000000000000000000000000000000]
add_ln657_2                                                        (add           ) [ 0000000000000000000000000000000]
zext_ln657_3                                                       (zext          ) [ 0000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 0000000000000000000000000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 0100000000000000000000001000000]
exp_Z1_hi_V                                                        (partselect    ) [ 0100000000000000000000001000000]
r_V_48                                                             (zext          ) [ 0100000000000000000000000111100]
zext_ln1072                                                        (zext          ) [ 0100000000000000000000000111100]
r_V_55                                                             (mul           ) [ 0100000000000000000000000000011]
lhs_V_16                                                           (zext          ) [ 0000000000000000000000000000000]
ret_V_22                                                           (add           ) [ 0100000000000000000000000000001]
zext_ln1146                                                        (zext          ) [ 0000000000000000000000000000000]
trunc_ln1146                                                       (trunc         ) [ 0000000000000000000000000000000]
trunc_ln                                                           (bitconcatenate) [ 0000000000000000000000000000000]
add_ln1146_1                                                       (add           ) [ 0000000000000000000000000000000]
tmp_436                                                            (bitselect     ) [ 0100000000000000000000000000001]
specpipeline_ln187                                                 (specpipeline  ) [ 0000000000000000000000000000000]
xor_ln936                                                          (xor           ) [ 0000000000000000000000000000000]
x_is_pinf                                                          (and           ) [ 0000000000000000000000000000000]
or_ln214                                                           (or            ) [ 0000000000000000000000000000000]
select_ln214                                                       (select        ) [ 0000000000000000000000000000000]
or_ln214_1                                                         (or            ) [ 0000000000000000000000000000000]
select_ln214_1                                                     (select        ) [ 0000000000000000000000000000000]
lhs_V_6                                                            (bitconcatenate) [ 0000000000000000000000000000000]
zext_ln657_5                                                       (zext          ) [ 0000000000000000000000000000000]
ret_V_23                                                           (add           ) [ 0000000000000000000000000000000]
r_exp_V                                                            (add           ) [ 0000000000000000000000000000000]
r_exp_V_2                                                          (select        ) [ 0000000000000000000000000000000]
tmp_437                                                            (partselect    ) [ 0000000000000000000000000000000]
icmp_ln849                                                         (icmp          ) [ 0000000000000000000000000000000]
or_ln338                                                           (or            ) [ 0000000000000000000000000000000]
tmp_438                                                            (bitselect     ) [ 0000000000000000000000000000000]
select_ln339                                                       (select        ) [ 0000000000000000000000000000000]
icmp_ln853                                                         (icmp          ) [ 0000000000000000000000000000000]
tmp                                                                (partselect    ) [ 0000000000000000000000000000000]
tmp_17                                                             (partselect    ) [ 0000000000000000000000000000000]
tmp_V_50                                                           (select        ) [ 0000000000000000000000000000000]
trunc_ln168                                                        (trunc         ) [ 0000000000000000000000000000000]
out_exp_V                                                          (add           ) [ 0000000000000000000000000000000]
p_Result_277                                                       (bitconcatenate) [ 0000000000000000000000000000000]
bitcast_ln512                                                      (bitcast       ) [ 0000000000000000000000000000000]
xor_ln214                                                          (xor           ) [ 0000000000000000000000000000000]
and_ln338                                                          (and           ) [ 0000000000000000000000000000000]
xor_ln338                                                          (xor           ) [ 0000000000000000000000000000000]
and_ln849                                                          (and           ) [ 0000000000000000000000000000000]
or_ln849                                                           (or            ) [ 0000000000000000000000000000000]
sel_tmp5                                                           (and           ) [ 0000000000000000000000000000000]
sel_tmp6                                                           (select        ) [ 0000000000000000000000000000000]
select_ln214_2                                                     (select        ) [ 0000000000000000000000000000000]
xor_ln338_1                                                        (xor           ) [ 0000000000000000000000000000000]
and_ln338_1                                                        (and           ) [ 0000000000000000000000000000000]
or_ln849_1                                                         (or            ) [ 0000000000000000000000000000000]
xor_ln849                                                          (xor           ) [ 0000000000000000000000000000000]
or_ln849_2                                                         (or            ) [ 0000000000000000000000000000000]
tmp19                                                              (and           ) [ 0000000000000000000000000000000]
sel_tmp16                                                          (and           ) [ 0000000000000000000000000000000]
UnifiedRetVal                                                      (select        ) [ 0000000000000000000000000000000]
ret_ln368                                                          (ret           ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/11 p_Val2_251/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="42" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/16 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_258/16 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="58" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/22 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_275_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_275/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_V_49_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_49/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln833_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln837_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="52" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln209_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln833_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="52" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln18_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln502_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="e_frac_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="isNeg_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln1311_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1311_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="m_exp_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln338_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="m_frac_l_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="61" slack="0"/>
<pin id="383" dir="0" index="1" bw="54" slack="1"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln682_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="61" slack="0"/>
<pin id="390" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln1311_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln1287_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln1285_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="61" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln1287_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="0"/>
<pin id="411" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1287/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_V_38_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="61" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_38/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="r_V_50_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="71" slack="0"/>
<pin id="422" dir="0" index="2" bw="71" slack="0"/>
<pin id="423" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_50/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="m_fix_l_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="71" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="0" index="3" bw="8" slack="0"/>
<pin id="431" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln1253_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="r_V_40_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_40/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_V_41_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_41/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="m_fix_hi_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="71" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="0" index="3" bw="8" slack="0"/>
<pin id="457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_276_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="71" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_276/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="r_V_42_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_42/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln1322_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="64" slack="0"/>
<pin id="478" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="71" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln338_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="71" slack="0"/>
<pin id="491" dir="0" index="1" bw="71" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="rhs_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="19" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="2"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln682_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_268_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_268/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln805_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln805_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="18" slack="0"/>
<pin id="527" dir="0" index="1" bw="18" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln805_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="13" slack="0"/>
<pin id="534" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln805_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="13" slack="0"/>
<pin id="540" dir="0" index="2" bw="13" slack="0"/>
<pin id="541" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_exp_V_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="0"/>
<pin id="548" dir="0" index="2" bw="13" slack="0"/>
<pin id="549" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="r_V_44_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="1"/>
<pin id="555" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_44/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="72" slack="0"/>
<pin id="558" dir="0" index="1" bw="13" slack="0"/>
<pin id="559" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_52/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="71" slack="0"/>
<pin id="564" dir="0" index="1" bw="84" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="8" slack="0"/>
<pin id="567" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="lhs_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="71" slack="9"/>
<pin id="574" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="rhs_V_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="72" slack="0"/>
<pin id="577" dir="0" index="1" bw="71" slack="1"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln682_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="72" slack="0"/>
<pin id="584" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_2/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ret_V_19_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="71" slack="0"/>
<pin id="588" dir="0" index="1" bw="72" slack="0"/>
<pin id="589" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_19/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="m_diff_hi_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="73" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="Z2_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="73" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="Z3_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="73" slack="0"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="0" index="3" bw="7" slack="0"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="Z4_V_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="73" slack="0"/>
<pin id="624" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="Z4_ind_V_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="73" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="7" slack="0"/>
<pin id="631" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln498_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln498_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="f_Z4_V_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="26" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="6" slack="0"/>
<pin id="651" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="lhs_V_15_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="35" slack="1"/>
<pin id="658" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_15/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="rhs_V_5_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/12 "/>
</bind>
</comp>

<comp id="663" class="1004" name="ret_V_20_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="0" index="1" bw="35" slack="0"/>
<pin id="666" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="43" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="2"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="0" index="3" bw="26" slack="1"/>
<pin id="674" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1070_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="43" slack="0"/>
<pin id="679" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln1072_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="36" slack="1"/>
<pin id="683" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="36" slack="0"/>
<pin id="686" dir="0" index="1" bw="43" slack="0"/>
<pin id="687" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_53/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_76_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="20" slack="0"/>
<pin id="692" dir="0" index="1" bw="79" slack="0"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="0" index="3" bw="8" slack="0"/>
<pin id="695" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/16 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln498_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="5"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_3/16 "/>
</bind>
</comp>

<comp id="704" class="1004" name="ret_V_21_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="43" slack="4"/>
<pin id="706" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_21/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln657_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="20" slack="1"/>
<pin id="709" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/17 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln657_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="20" slack="0"/>
<pin id="712" dir="0" index="1" bw="36" slack="5"/>
<pin id="713" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln657_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="36" slack="0"/>
<pin id="717" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/17 "/>
</bind>
</comp>

<comp id="719" class="1004" name="exp_Z2P_m_1_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="43" slack="0"/>
<pin id="721" dir="0" index="1" bw="36" slack="0"/>
<pin id="722" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_77_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="40" slack="0"/>
<pin id="727" dir="0" index="1" bw="42" slack="0"/>
<pin id="728" dir="0" index="2" bw="3" slack="0"/>
<pin id="729" dir="0" index="3" bw="7" slack="0"/>
<pin id="730" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/17 "/>
</bind>
</comp>

<comp id="735" class="1004" name="lshr_ln662_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="49" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="7"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="40" slack="1"/>
<pin id="740" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln662_6/18 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln1070_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="49" slack="0"/>
<pin id="745" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/18 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln1072_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="44" slack="1"/>
<pin id="749" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="44" slack="0"/>
<pin id="752" dir="0" index="1" bw="49" slack="0"/>
<pin id="753" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_54/18 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln498_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="11"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/22 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_78_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="36" slack="0"/>
<pin id="762" dir="0" index="1" bw="93" slack="0"/>
<pin id="763" dir="0" index="2" bw="7" slack="0"/>
<pin id="764" dir="0" index="3" bw="8" slack="0"/>
<pin id="765" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/22 "/>
</bind>
</comp>

<comp id="770" class="1004" name="lhs_V_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="51" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="12"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="0" index="3" bw="40" slack="6"/>
<pin id="775" dir="0" index="4" bw="1" slack="0"/>
<pin id="776" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/23 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln682_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="51" slack="0"/>
<pin id="782" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/23 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln657_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="36" slack="1"/>
<pin id="786" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/23 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln657_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="36" slack="0"/>
<pin id="789" dir="0" index="1" bw="44" slack="6"/>
<pin id="790" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/23 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln657_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="44" slack="0"/>
<pin id="794" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/23 "/>
</bind>
</comp>

<comp id="796" class="1004" name="exp_Z1P_m_1_l_V_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="51" slack="0"/>
<pin id="798" dir="0" index="1" bw="44" slack="0"/>
<pin id="799" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/23 "/>
</bind>
</comp>

<comp id="802" class="1004" name="exp_Z1P_m_1_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="50" slack="0"/>
<pin id="804" dir="0" index="1" bw="52" slack="0"/>
<pin id="805" dir="0" index="2" bw="3" slack="0"/>
<pin id="806" dir="0" index="3" bw="7" slack="0"/>
<pin id="807" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/23 "/>
</bind>
</comp>

<comp id="812" class="1004" name="exp_Z1_hi_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="50" slack="0"/>
<pin id="814" dir="0" index="1" bw="58" slack="0"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="0" index="3" bw="7" slack="0"/>
<pin id="817" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/23 "/>
</bind>
</comp>

<comp id="822" class="1004" name="r_V_48_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="50" slack="1"/>
<pin id="824" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_48/24 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln1072_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="50" slack="1"/>
<pin id="827" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/24 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="50" slack="0"/>
<pin id="830" dir="0" index="1" bw="50" slack="0"/>
<pin id="831" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_55/24 "/>
</bind>
</comp>

<comp id="834" class="1004" name="lhs_V_16_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="58" slack="6"/>
<pin id="836" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_16/29 "/>
</bind>
</comp>

<comp id="837" class="1004" name="ret_V_22_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="0"/>
<pin id="839" dir="0" index="1" bw="58" slack="0"/>
<pin id="840" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/29 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln1146_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="100" slack="1"/>
<pin id="845" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/29 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln1146_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="59" slack="0"/>
<pin id="848" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/29 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="107" slack="0"/>
<pin id="852" dir="0" index="1" bw="58" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/29 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln1146_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="107" slack="0"/>
<pin id="860" dir="0" index="1" bw="100" slack="0"/>
<pin id="861" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/29 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_436_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="107" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_436/29 "/>
</bind>
</comp>

<comp id="872" class="1004" name="xor_ln936_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="29"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/30 "/>
</bind>
</comp>

<comp id="877" class="1004" name="x_is_pinf_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="29"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/30 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln214_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="29"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/30 "/>
</bind>
</comp>

<comp id="887" class="1004" name="select_ln214_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="29"/>
<pin id="889" dir="0" index="1" bw="64" slack="0"/>
<pin id="890" dir="0" index="2" bw="64" slack="0"/>
<pin id="891" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/30 "/>
</bind>
</comp>

<comp id="894" class="1004" name="or_ln214_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="29"/>
<pin id="896" dir="0" index="1" bw="1" slack="29"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/30 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln214_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="64" slack="0"/>
<pin id="901" dir="0" index="2" bw="64" slack="0"/>
<pin id="902" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/30 "/>
</bind>
</comp>

<comp id="906" class="1004" name="lhs_V_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="108" slack="0"/>
<pin id="908" dir="0" index="1" bw="59" slack="1"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/30 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln657_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="100" slack="2"/>
<pin id="915" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/30 "/>
</bind>
</comp>

<comp id="916" class="1004" name="ret_V_23_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="100" slack="0"/>
<pin id="918" dir="0" index="1" bw="108" slack="0"/>
<pin id="919" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/30 "/>
</bind>
</comp>

<comp id="922" class="1004" name="r_exp_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="13" slack="25"/>
<pin id="925" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/30 "/>
</bind>
</comp>

<comp id="927" class="1004" name="r_exp_V_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="0" index="1" bw="13" slack="25"/>
<pin id="930" dir="0" index="2" bw="13" slack="0"/>
<pin id="931" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/30 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_437_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="3" slack="0"/>
<pin id="935" dir="0" index="1" bw="13" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="0" index="3" bw="5" slack="0"/>
<pin id="938" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_437/30 "/>
</bind>
</comp>

<comp id="943" class="1004" name="icmp_ln849_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="0"/>
<pin id="945" dir="0" index="1" bw="3" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/30 "/>
</bind>
</comp>

<comp id="949" class="1004" name="or_ln338_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="28"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/30 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_438_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="54" slack="29"/>
<pin id="957" dir="0" index="2" bw="7" slack="0"/>
<pin id="958" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_438/30 "/>
</bind>
</comp>

<comp id="961" class="1004" name="select_ln339_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="64" slack="0"/>
<pin id="964" dir="0" index="2" bw="64" slack="0"/>
<pin id="965" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/30 "/>
</bind>
</comp>

<comp id="969" class="1004" name="icmp_ln853_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="13" slack="0"/>
<pin id="971" dir="0" index="1" bw="13" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/30 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="52" slack="0"/>
<pin id="977" dir="0" index="1" bw="108" slack="0"/>
<pin id="978" dir="0" index="2" bw="7" slack="0"/>
<pin id="979" dir="0" index="3" bw="8" slack="0"/>
<pin id="980" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_17_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="52" slack="0"/>
<pin id="987" dir="0" index="1" bw="108" slack="0"/>
<pin id="988" dir="0" index="2" bw="7" slack="0"/>
<pin id="989" dir="0" index="3" bw="8" slack="0"/>
<pin id="990" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/30 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_V_50_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="0" index="1" bw="52" slack="0"/>
<pin id="998" dir="0" index="2" bw="52" slack="0"/>
<pin id="999" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_50/30 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln168_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="13" slack="0"/>
<pin id="1004" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/30 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="out_exp_V_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="11" slack="0"/>
<pin id="1008" dir="0" index="1" bw="11" slack="0"/>
<pin id="1009" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/30 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="p_Result_277_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="0" index="2" bw="11" slack="0"/>
<pin id="1016" dir="0" index="3" bw="52" slack="0"/>
<pin id="1017" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_277/30 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="bitcast_ln512_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/30 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln214_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/30 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="and_ln338_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="29"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/30 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="xor_ln338_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="29"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/30 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="and_ln849_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/30 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="or_ln849_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849/30 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sel_tmp5_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/30 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sel_tmp6_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="64" slack="0"/>
<pin id="1063" dir="0" index="2" bw="64" slack="0"/>
<pin id="1064" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/30 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="select_ln214_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="64" slack="0"/>
<pin id="1071" dir="0" index="2" bw="64" slack="0"/>
<pin id="1072" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_2/30 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="xor_ln338_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/30 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="and_ln338_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="29"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/30 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="or_ln849_1_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="29"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_1/30 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xor_ln849_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/30 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="or_ln849_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_2/30 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp19_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp19/30 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sel_tmp16_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/30 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="UnifiedRetVal_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="64" slack="0"/>
<pin id="1119" dir="0" index="2" bw="64" slack="0"/>
<pin id="1120" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/30 "/>
</bind>
</comp>

<comp id="1124" class="1007" name="grp_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="31" slack="0"/>
<pin id="1126" dir="0" index="1" bw="16" slack="0"/>
<pin id="1127" dir="0" index="2" bw="19" slack="0"/>
<pin id="1128" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_51/2 ret_V_18/4 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="p_Result_275_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="29"/>
<pin id="1137" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="p_Result_275 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="and_ln209_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="29"/>
<pin id="1142" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="and_ln209 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="and_ln18_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="29"/>
<pin id="1149" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="select_ln253_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="54" slack="1"/>
<pin id="1155" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="isNeg_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1165" class="1005" name="m_exp_2_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="12" slack="1"/>
<pin id="1167" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_exp_2 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln338_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="29"/>
<pin id="1172" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="r_V_50_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="71" slack="9"/>
<pin id="1180" dir="1" index="1" bw="71" slack="9"/>
</pin_list>
<bind>
<opset="r_V_50 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="p_Result_276_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="2"/>
<pin id="1185" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_276 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="r_V_42_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="31" slack="1"/>
<pin id="1190" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_42 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln338_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="28"/>
<pin id="1195" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln338_1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sext_ln682_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="31" slack="1"/>
<pin id="1200" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln682_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="r_exp_V_3_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="13" slack="1"/>
<pin id="1205" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="r_V_44_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="84" slack="1"/>
<pin id="1212" dir="1" index="1" bw="84" slack="1"/>
</pin_list>
<bind>
<opset="r_V_44 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_s_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="71" slack="1"/>
<pin id="1217" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1220" class="1005" name="m_diff_hi_V_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="11"/>
<pin id="1222" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1225" class="1005" name="Z2_V_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="5"/>
<pin id="1227" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1232" class="1005" name="Z3_V_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="2"/>
<pin id="1234" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1237" class="1005" name="Z4_V_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="35" slack="1"/>
<pin id="1239" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1242" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="1"/>
<pin id="1244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="ret_V_20_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="36" slack="1"/>
<pin id="1254" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="p_Val2_251_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="26" slack="1"/>
<pin id="1260" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_251 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_i_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="43" slack="4"/>
<pin id="1265" dir="1" index="1" bw="43" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1268" class="1005" name="zext_ln1070_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="79" slack="1"/>
<pin id="1270" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="zext_ln1072_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="79" slack="1"/>
<pin id="1275" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_76_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="20" slack="1"/>
<pin id="1280" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="exp_Z2P_m_1_V_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="44" slack="1"/>
<pin id="1290" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_77_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="40" slack="1"/>
<pin id="1296" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="zext_ln1070_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="93" slack="1"/>
<pin id="1302" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="zext_ln1072_2_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="93" slack="1"/>
<pin id="1307" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="1"/>
<pin id="1312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1315" class="1005" name="tmp_78_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="36" slack="1"/>
<pin id="1317" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="exp_Z1_V_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="58" slack="6"/>
<pin id="1322" dir="1" index="1" bw="58" slack="6"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1325" class="1005" name="exp_Z1P_m_1_V_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="50" slack="1"/>
<pin id="1327" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1330" class="1005" name="exp_Z1_hi_V_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="50" slack="1"/>
<pin id="1332" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1335" class="1005" name="r_V_48_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="100" slack="1"/>
<pin id="1337" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="zext_ln1072_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="100" slack="1"/>
<pin id="1342" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="r_V_55_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="100" slack="1"/>
<pin id="1347" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_55 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="ret_V_22_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="59" slack="1"/>
<pin id="1353" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_436_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_436 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="106" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="106" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="321" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="273" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="349" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="321" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="321" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="381" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="388" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="395" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="409" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="44" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="419" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="392" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="426" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="426" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="419" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="419" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="452" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="440" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="446" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="474" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="388" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="506" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="506" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="515" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="537" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="506" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="82" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="572" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="90" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="608"><net_src comp="88" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="586" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="94" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="618"><net_src comp="88" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="586" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="98" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="586" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="586" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="102" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="644"><net_src comp="612" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="652"><net_src comp="108" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="217" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="110" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="112" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="646" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="656" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="114" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="116" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="669" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="677" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="118" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="120" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="122" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="704" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="124" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="242" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="126" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="128" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="741"><net_src comp="130" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="86" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="743" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="766"><net_src comp="132" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="134" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="136" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="777"><net_src comp="138" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="86" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="140" pin="0"/><net_sink comp="770" pin=4"/></net>

<net id="783"><net_src comp="770" pin="5"/><net_sink comp="780" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="780" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="808"><net_src comp="142" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="126" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="90" pin="0"/><net_sink comp="802" pin=3"/></net>

<net id="818"><net_src comp="144" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="255" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="146" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="134" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="822" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="841"><net_src comp="148" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="849"><net_src comp="837" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="150" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="152" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="843" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="154" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="156" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="168" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="872" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="170" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="172" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="903"><net_src comp="882" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="887" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="174" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="911"><net_src comp="176" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="152" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="906" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="178" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="939"><net_src comp="180" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="182" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="184" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="947"><net_src comp="933" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="186" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="188" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="190" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="966"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="174" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="172" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="927" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="192" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="981"><net_src comp="194" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="916" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="983"><net_src comp="196" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="984"><net_src comp="198" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="991"><net_src comp="194" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="916" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="190" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="200" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="1000"><net_src comp="975" pin="4"/><net_sink comp="995" pin=1"/></net>

<net id="1001"><net_src comp="985" pin="4"/><net_sink comp="995" pin=2"/></net>

<net id="1005"><net_src comp="927" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="36" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1018"><net_src comp="202" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="86" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="995" pin="3"/><net_sink comp="1012" pin=3"/></net>

<net id="1025"><net_src comp="1012" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="894" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="168" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="949" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="168" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="943" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1032" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1026" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1065"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="961" pin="3"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1022" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1073"><net_src comp="894" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="898" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1060" pin="3"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="949" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="168" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="943" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="168" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1082" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1026" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="969" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="174" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="1068" pin="3"/><net_sink comp="1116" pin=2"/></net>

<net id="1129"><net_src comp="56" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="470" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="502" pin="1"/><net_sink comp="1124" pin=2"/></net>

<net id="1132"><net_src comp="1124" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="1134"><net_src comp="1124" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="1138"><net_src comp="265" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1143"><net_src comp="299" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1146"><net_src comp="1140" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1150"><net_src comp="311" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1156"><net_src comp="341" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1162"><net_src comp="349" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1168"><net_src comp="367" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1173"><net_src comp="375" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1176"><net_src comp="1170" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1177"><net_src comp="1170" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1181"><net_src comp="419" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1186"><net_src comp="462" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1191"><net_src comp="470" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1196"><net_src comp="489" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1201"><net_src comp="502" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1206"><net_src comp="545" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1213"><net_src comp="553" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1218"><net_src comp="562" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1223"><net_src comp="592" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1228"><net_src comp="602" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1235"><net_src comp="612" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1240"><net_src comp="622" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1245"><net_src comp="210" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1250"><net_src comp="223" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1255"><net_src comp="663" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1261"><net_src comp="217" pin="7"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="669" pin=3"/></net>

<net id="1266"><net_src comp="669" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1271"><net_src comp="677" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1276"><net_src comp="681" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1281"><net_src comp="690" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1286"><net_src comp="235" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1291"><net_src comp="719" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1297"><net_src comp="725" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="735" pin=3"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="770" pin=3"/></net>

<net id="1303"><net_src comp="743" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1308"><net_src comp="747" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1313"><net_src comp="248" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1318"><net_src comp="760" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1323"><net_src comp="255" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1328"><net_src comp="802" pin="4"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1333"><net_src comp="812" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1338"><net_src comp="822" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1343"><net_src comp="825" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1348"><net_src comp="828" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1354"><net_src comp="837" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1359"><net_src comp="864" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="995" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {22 23 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {16 17 }
  - Chain level:
	State 1
		p_Result_275 : 1
		tmp_V : 1
		tmp_V_49 : 1
		icmp_ln833 : 2
		icmp_ln837 : 2
		and_ln209 : 3
		icmp_ln833_3 : 2
		and_ln18 : 3
		zext_ln502 : 2
		m_exp : 3
		p_Result_s : 2
		e_frac_V : 3
		select_ln253 : 4
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		m_exp_2 : 5
		icmp_ln338 : 4
	State 2
		sext_ln682 : 1
		zext_ln1287 : 1
		zext_ln1285 : 1
		r_V : 2
		sext_ln1287 : 3
		r_V_38 : 2
		r_V_50 : 4
		m_fix_l_V : 5
		zext_ln1253 : 1
		r_V_40 : 6
		r_V_41 : 6
		m_fix_hi_V : 5
		p_Result_276 : 5
		r_V_42 : 6
		r_V_51 : 7
		select_ln1322 : 7
		shl_ln : 8
		icmp_ln338_1 : 9
	State 3
	State 4
		sext_ln682_1 : 1
		ret_V_18 : 2
	State 5
		tmp_16 : 1
		p_Result_268 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln805 : 2
		select_ln805 : 3
		r_exp_V_3 : 4
	State 6
		r_V_52 : 1
	State 7
	State 8
	State 9
	State 10
		tmp_s : 1
	State 11
		sext_ln682_2 : 1
		ret_V_19 : 2
		m_diff_hi_V : 3
		Z2_V : 3
		Z3_V : 3
		Z4_V : 3
		Z4_ind_V : 3
		zext_ln498_1 : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 5
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 6
		zext_ln498_2 : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 5
		p_Val2_251 : 6
	State 12
		f_Z4_V : 1
		rhs_V_5 : 2
		ret_V_20 : 3
	State 13
		zext_ln1070 : 1
		r_V_53 : 2
	State 14
	State 15
	State 16
		tmp_76 : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		p_Val2_258 : 2
	State 17
		add_ln657 : 1
		zext_ln657_1 : 2
		exp_Z2P_m_1_V : 3
		tmp_77 : 1
	State 18
		zext_ln1070_1 : 1
		r_V_54 : 2
	State 19
	State 20
	State 21
	State 22
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		tmp_78 : 1
	State 23
		zext_ln682 : 1
		add_ln657_2 : 1
		zext_ln657_3 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 24
		r_V_55 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
		ret_V_22 : 1
		trunc_ln1146 : 2
		trunc_ln : 3
		add_ln1146_1 : 4
		tmp_436 : 5
	State 30
		ret_V_23 : 1
		r_exp_V_2 : 1
		tmp_437 : 2
		icmp_ln849 : 3
		or_ln338 : 4
		select_ln339 : 1
		icmp_ln853 : 2
		tmp : 2
		tmp_17 : 2
		tmp_V_50 : 3
		trunc_ln168 : 2
		out_exp_V : 3
		p_Result_277 : 4
		bitcast_ln512 : 5
		and_ln338 : 4
		and_ln849 : 4
		or_ln849 : 4
		sel_tmp5 : 4
		sel_tmp6 : 4
		select_ln214_2 : 5
		xor_ln338_1 : 4
		and_ln338_1 : 4
		or_ln849_1 : 4
		xor_ln849 : 4
		or_ln849_2 : 4
		tmp19 : 4
		sel_tmp16 : 4
		UnifiedRetVal : 4
		ret_ln368 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_556       |    4    |   441   |   249   |
|    mul   |       grp_fu_684       |    5    |   297   |    89   |
|          |       grp_fu_750       |    6    |   236   |    87   |
|          |       grp_fu_828       |    8    |   340   |    86   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln253_fu_341  |    0    |    0    |    54   |
|          |     m_exp_2_fu_367     |    0    |    0    |    12   |
|          |      r_V_50_fu_419     |    0    |    0    |    75   |
|          |  select_ln1322_fu_474  |    0    |    0    |    63   |
|          |   select_ln805_fu_537  |    0    |    0    |    13   |
|          |    r_exp_V_3_fu_545    |    0    |    0    |    13   |
|  select  |   select_ln214_fu_887  |    0    |    0    |    63   |
|          |  select_ln214_1_fu_898 |    0    |    0    |    63   |
|          |    r_exp_V_2_fu_927    |    0    |    0    |    13   |
|          |   select_ln339_fu_961  |    0    |    0    |    63   |
|          |     tmp_V_50_fu_995    |    0    |    0    |    52   |
|          |    sel_tmp6_fu_1060    |    0    |    0    |    63   |
|          | select_ln214_2_fu_1068 |    0    |    0    |    63   |
|          |  UnifiedRetVal_fu_1116 |    0    |    0    |    63   |
|----------|------------------------|---------|---------|---------|
|          |      m_exp_fu_321      |    0    |    0    |    11   |
|          |    add_ln805_fu_531    |    0    |    0    |    13   |
|          |     ret_V_20_fu_663    |    0    |    0    |    35   |
|          |    add_ln657_fu_710    |    0    |    0    |    36   |
|          |  exp_Z2P_m_1_V_fu_719  |    0    |    0    |    43   |
|    add   |   add_ln657_2_fu_787   |    0    |    0    |    44   |
|          | exp_Z1P_m_1_l_V_fu_796 |    0    |    0    |    51   |
|          |     ret_V_22_fu_837    |    0    |    0    |    58   |
|          |   add_ln1146_1_fu_858  |    0    |    0    |   107   |
|          |     ret_V_23_fu_916    |    0    |    0    |   108   |
|          |     r_exp_V_fu_922     |    0    |    0    |    13   |
|          |    out_exp_V_fu_1006   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   ashr   |       r_V_fu_403       |    0    |    0    |   176   |
|          |      r_V_41_fu_446     |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|    shl   |      r_V_38_fu_413     |    0    |    0    |   176   |
|          |      r_V_40_fu_440     |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln833_fu_287   |    0    |    0    |    13   |
|          |    icmp_ln837_fu_293   |    0    |    0    |    29   |
|          |   icmp_ln833_3_fu_305  |    0    |    0    |    29   |
|   icmp   |    icmp_ln338_fu_375   |    0    |    0    |    13   |
|          |   icmp_ln338_1_fu_489  |    0    |    0    |    50   |
|          |    icmp_ln805_fu_525   |    0    |    0    |    20   |
|          |    icmp_ln849_fu_943   |    0    |    0    |    9    |
|          |    icmp_ln853_fu_969   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     e_frac_V_fu_335    |    0    |    0    |    54   |
|    sub   |    sub_ln1311_fu_357   |    0    |    0    |    11   |
|          |     ret_V_19_fu_586    |    0    |    0    |    72   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln209_fu_299    |    0    |    0    |    2    |
|          |     and_ln18_fu_311    |    0    |    0    |    2    |
|          |    x_is_pinf_fu_877    |    0    |    0    |    2    |
|          |    and_ln338_fu_1032   |    0    |    0    |    2    |
|    and   |    and_ln849_fu_1042   |    0    |    0    |    2    |
|          |    sel_tmp5_fu_1054    |    0    |    0    |    2    |
|          |   and_ln338_1_fu_1082  |    0    |    0    |    2    |
|          |      tmp19_fu_1104     |    0    |    0    |    2    |
|          |    sel_tmp16_fu_1110   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln214_fu_882    |    0    |    0    |    2    |
|          |    or_ln214_1_fu_894   |    0    |    0    |    2    |
|    or    |     or_ln338_fu_949    |    0    |    0    |    2    |
|          |    or_ln849_fu_1048    |    0    |    0    |    2    |
|          |   or_ln849_1_fu_1087   |    0    |    0    |    2    |
|          |   or_ln849_2_fu_1098   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln936_fu_872    |    0    |    0    |    2    |
|          |    xor_ln214_fu_1026   |    0    |    0    |    2    |
|    xor   |    xor_ln338_fu_1037   |    0    |    0    |    2    |
|          |   xor_ln338_1_fu_1076  |    0    |    0    |    2    |
|          |    xor_ln849_fu_1092   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1124      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_read_read_fu_204   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_275_fu_265  |    0    |    0    |    0    |
|          |      isNeg_fu_349      |    0    |    0    |    0    |
| bitselect|   p_Result_276_fu_462  |    0    |    0    |    0    |
|          |   p_Result_268_fu_515  |    0    |    0    |    0    |
|          |     tmp_436_fu_864     |    0    |    0    |    0    |
|          |     tmp_438_fu_954     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_V_fu_273      |    0    |    0    |    0    |
|          |    m_fix_l_V_fu_426    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_452   |    0    |    0    |    0    |
|          |      tmp_16_fu_506     |    0    |    0    |    0    |
|          |      tmp_s_fu_562      |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_592   |    0    |    0    |    0    |
|          |       Z2_V_fu_602      |    0    |    0    |    0    |
|          |       Z3_V_fu_612      |    0    |    0    |    0    |
|partselect|     Z4_ind_V_fu_626    |    0    |    0    |    0    |
|          |      f_Z4_V_fu_646     |    0    |    0    |    0    |
|          |      tmp_76_fu_690     |    0    |    0    |    0    |
|          |      tmp_77_fu_725     |    0    |    0    |    0    |
|          |      tmp_78_fu_760     |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_802  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_812   |    0    |    0    |    0    |
|          |     tmp_437_fu_933     |    0    |    0    |    0    |
|          |       tmp_fu_975       |    0    |    0    |    0    |
|          |      tmp_17_fu_985     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_49_fu_283    |    0    |    0    |    0    |
|          |   trunc_ln805_fu_522   |    0    |    0    |    0    |
|   trunc  |       Z4_V_fu_622      |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_846  |    0    |    0    |    0    |
|          |   trunc_ln168_fu_1002  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln502_fu_317   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_395   |    0    |    0    |    0    |
|          |   zext_ln1285_fu_399   |    0    |    0    |    0    |
|          |   zext_ln1253_fu_436   |    0    |    0    |    0    |
|          |   zext_ln498_1_fu_636  |    0    |    0    |    0    |
|          |   zext_ln498_2_fu_641  |    0    |    0    |    0    |
|          |     lhs_V_15_fu_656    |    0    |    0    |    0    |
|          |     rhs_V_5_fu_659     |    0    |    0    |    0    |
|          |   zext_ln1070_fu_677   |    0    |    0    |    0    |
|          |  zext_ln1072_1_fu_681  |    0    |    0    |    0    |
|          |   zext_ln498_3_fu_700  |    0    |    0    |    0    |
|          |     ret_V_21_fu_704    |    0    |    0    |    0    |
|   zext   |    zext_ln657_fu_707   |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_715  |    0    |    0    |    0    |
|          |  zext_ln1070_1_fu_743  |    0    |    0    |    0    |
|          |  zext_ln1072_2_fu_747  |    0    |    0    |    0    |
|          |    zext_ln498_fu_756   |    0    |    0    |    0    |
|          |    zext_ln682_fu_780   |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_784  |    0    |    0    |    0    |
|          |   zext_ln657_3_fu_792  |    0    |    0    |    0    |
|          |      r_V_48_fu_822     |    0    |    0    |    0    |
|          |   zext_ln1072_fu_825   |    0    |    0    |    0    |
|          |     lhs_V_16_fu_834    |    0    |    0    |    0    |
|          |   zext_ln1146_fu_843   |    0    |    0    |    0    |
|          |   zext_ln657_5_fu_913  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_327   |    0    |    0    |    0    |
|          |    m_frac_l_V_fu_381   |    0    |    0    |    0    |
|          |      shl_ln_fu_481     |    0    |    0    |    0    |
|          |      rhs_V_fu_495      |    0    |    0    |    0    |
|          |     rhs_V_1_fu_575     |    0    |    0    |    0    |
|bitconcatenate|      tmp_i_fu_669      |    0    |    0    |    0    |
|          |   lshr_ln662_6_fu_735  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_770     |    0    |    0    |    0    |
|          |     trunc_ln_fu_850    |    0    |    0    |    0    |
|          |     lhs_V_6_fu_906     |    0    |    0    |    0    |
|          |  p_Result_277_fu_1012  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1311_fu_363   |    0    |    0    |    0    |
|          |    sext_ln682_fu_388   |    0    |    0    |    0    |
|          |  sext_ln1311_1_fu_392  |    0    |    0    |    0    |
|          |   sext_ln1287_fu_409   |    0    |    0    |    0    |
|   sext   |      r_V_42_fu_470     |    0    |    0    |    0    |
|          |   sext_ln682_1_fu_502  |    0    |    0    |    0    |
|          |      r_V_44_fu_553     |    0    |    0    |    0    |
|          |      lhs_V_fu_572      |    0    |    0    |    0    |
|          |   sext_ln682_2_fu_582  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    24   |   1314  |   2783  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1225                               |    8   |
|                               Z3_V_reg_1232                               |    8   |
|                               Z4_V_reg_1237                               |   35   |
|                             and_ln18_reg_1147                             |    1   |
|                             and_ln209_reg_1140                            |    1   |
|                           exp_Z1P_m_1_V_reg_1325                          |   50   |
|                             exp_Z1_V_reg_1320                             |   58   |
|                            exp_Z1_hi_V_reg_1330                           |   50   |
|                           exp_Z2P_m_1_V_reg_1288                          |   44   |
|                           icmp_ln338_1_reg_1193                           |    1   |
|                            icmp_ln338_reg_1170                            |    1   |
|                               isNeg_reg_1159                              |    1   |
|                            m_diff_hi_V_reg_1220                           |    8   |
|                              m_exp_2_reg_1165                             |   12   |
|                           p_Result_275_reg_1135                           |    1   |
|                           p_Result_276_reg_1183                           |    1   |
|                            p_Val2_251_reg_1258                            |   26   |
|                              r_V_42_reg_1188                              |   31   |
|                              r_V_44_reg_1210                              |   84   |
|                              r_V_48_reg_1335                              |   100  |
|                              r_V_50_reg_1178                              |   71   |
|                              r_V_55_reg_1345                              |   100  |
|                             r_exp_V_3_reg_1203                            |   13   |
|                             ret_V_20_reg_1252                             |   36   |
|                             ret_V_22_reg_1351                             |   59   |
|                           select_ln253_reg_1153                           |   54   |
|                           sext_ln682_1_reg_1198                           |   31   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1310|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1283 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1247|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1242 |    8   |
|                              tmp_436_reg_1356                             |    1   |
|                              tmp_76_reg_1278                              |   20   |
|                              tmp_77_reg_1294                              |   40   |
|                              tmp_78_reg_1315                              |   36   |
|                               tmp_i_reg_1263                              |   43   |
|                               tmp_s_reg_1215                              |   71   |
|                           zext_ln1070_1_reg_1300                          |   93   |
|                            zext_ln1070_reg_1268                           |   79   |
|                           zext_ln1072_1_reg_1273                          |   79   |
|                           zext_ln1072_2_reg_1305                          |   93   |
|                            zext_ln1072_reg_1340                           |   100  |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  1572  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_556    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_684    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_684    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_750    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_750    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_828    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_828    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1124    |  p1  |   3  |  16  |   48   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   666  || 7.25025 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1314  |  2783  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   114  |
|  Register |    -   |    -   |  1572  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    7   |  2886  |  2897  |
+-----------+--------+--------+--------+--------+
