module bit_8_down_counter(
    input clk,
    input rst,
    input en,
    output [7:0] cnt_out
    );
    
    reg [7:0] cnt_out;
    
    always@(posedge clk, negedge rst) begin
    if(!rst)
    cnt_out <= 0;
    else begin
    if(en)
    cnt_out <= cnt_out - 1;
    if(cnt_out>8'b1111_1111)
    cnt_out <= 0;
    end
    end
    
endmodule
