\hypertarget{group__HAL__CONF}{}\section{H\+A\+L\+\_\+\+C\+O\+NF}
\label{group__HAL__CONF}\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group__HAL__CONF_ga2311bcc7b41bfba183c9ec1a64a11e93}{}\label{group__HAL__CONF_ga2311bcc7b41bfba183c9ec1a64a11e93} 
\#define \hyperlink{group__HAL__CONF_ga2311bcc7b41bfba183c9ec1a64a11e93}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+P\+AL}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables the P\+AL subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga413a1b6c0ca2c9e524df50ceac1275fd}{}\label{group__HAL__CONF_ga413a1b6c0ca2c9e524df50ceac1275fd} 
\#define \hyperlink{group__HAL__CONF_ga413a1b6c0ca2c9e524df50ceac1275fd}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+A\+DC}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the A\+DC subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga2e351185eace5acfd90b65c9fe796355}{}\label{group__HAL__CONF_ga2e351185eace5acfd90b65c9fe796355} 
\#define \hyperlink{group__HAL__CONF_ga2e351185eace5acfd90b65c9fe796355}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+C\+AN}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the C\+AN subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gafa9dbe1932df28930e9cfff6000b43d6}{}\label{group__HAL__CONF_gafa9dbe1932df28930e9cfff6000b43d6} 
\#define \hyperlink{group__HAL__CONF_gafa9dbe1932df28930e9cfff6000b43d6}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+D\+AC}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the D\+AC subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga2dd40c0fdd833b861f9241f6d282fe34}{}\label{group__HAL__CONF_ga2dd40c0fdd833b861f9241f6d282fe34} 
\#define \hyperlink{group__HAL__CONF_ga2dd40c0fdd833b861f9241f6d282fe34}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+E\+XT}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables the E\+XT subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gab4702b9e1b6fa2869e26c274fccd53f0}{}\label{group__HAL__CONF_gab4702b9e1b6fa2869e26c274fccd53f0} 
\#define \hyperlink{group__HAL__CONF_gab4702b9e1b6fa2869e26c274fccd53f0}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+G\+PT}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the G\+PT subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gae5eb94efa72e401dc17a356b27f4e7e5}{}\label{group__HAL__CONF_gae5eb94efa72e401dc17a356b27f4e7e5} 
\#define \hyperlink{group__HAL__CONF_gae5eb94efa72e401dc17a356b27f4e7e5}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+I2C}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables the I2C subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gaf6c729ab991837f19eff8a030ebb1e3a}{}\label{group__HAL__CONF_gaf6c729ab991837f19eff8a030ebb1e3a} 
\#define \hyperlink{group__HAL__CONF_gaf6c729ab991837f19eff8a030ebb1e3a}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+VE}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables the I2C slave subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga5a92967aad4c273b71d8db15731d50d4}{}\label{group__HAL__CONF_ga5a92967aad4c273b71d8db15731d50d4} 
\#define \hyperlink{group__HAL__CONF_ga5a92967aad4c273b71d8db15731d50d4}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+I2S}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the I2S subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gac58fde738d018b1233a5441ae4c6245b}{}\label{group__HAL__CONF_gac58fde738d018b1233a5441ae4c6245b} 
\#define \hyperlink{group__HAL__CONF_gac58fde738d018b1233a5441ae4c6245b}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+I\+CU}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the I\+CU subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga0da24d012c72a79db22e5621b391d3da}{}\label{group__HAL__CONF_ga0da24d012c72a79db22e5621b391d3da} 
\#define \hyperlink{group__HAL__CONF_ga0da24d012c72a79db22e5621b391d3da}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+M\+AC}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the M\+AC subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gafc4461ac2cc33590839ed91f2e940079}{}\label{group__HAL__CONF_gafc4461ac2cc33590839ed91f2e940079} 
\#define \hyperlink{group__HAL__CONF_gafc4461ac2cc33590839ed91f2e940079}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+M\+M\+C\+\_\+\+S\+PI}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the M\+M\+C\+\_\+\+S\+PI subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gafb7a560610f96b2858d51c36d65f8c2f}{}\label{group__HAL__CONF_gafb7a560610f96b2858d51c36d65f8c2f} 
\#define \hyperlink{group__HAL__CONF_gafb7a560610f96b2858d51c36d65f8c2f}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+P\+WM}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables the P\+WM subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga17d20632810c9bb1601a19973977f55c}{}\label{group__HAL__CONF_ga17d20632810c9bb1601a19973977f55c} 
\#define \hyperlink{group__HAL__CONF_ga17d20632810c9bb1601a19973977f55c}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+R\+TC}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the R\+TC subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga06f315a18b911f426da736c42ab20325}{}\label{group__HAL__CONF_ga06f315a18b911f426da736c42ab20325} 
\#define \hyperlink{group__HAL__CONF_ga06f315a18b911f426da736c42ab20325}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+S\+DC}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the S\+DC subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga720d92b9c3a00d952f6f0c8665b54ebb}{}\label{group__HAL__CONF_ga720d92b9c3a00d952f6f0c8665b54ebb} 
\#define \hyperlink{group__HAL__CONF_ga720d92b9c3a00d952f6f0c8665b54ebb}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+S\+E\+R\+I\+AL}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the S\+E\+R\+I\+AL subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga79c970fb20565143ad8b65720c0b2d0e}{}\label{group__HAL__CONF_ga79c970fb20565143ad8b65720c0b2d0e} 
\#define \hyperlink{group__HAL__CONF_ga79c970fb20565143ad8b65720c0b2d0e}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+S\+E\+R\+I\+A\+L\+\_\+\+U\+SB}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the S\+E\+R\+I\+AL over U\+SB subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga33a3c5bee9ed1f665aace8b88fed9b2b}{}\label{group__HAL__CONF_ga33a3c5bee9ed1f665aace8b88fed9b2b} 
\#define \hyperlink{group__HAL__CONF_ga33a3c5bee9ed1f665aace8b88fed9b2b}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+S\+PI}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the S\+PI subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga73220cad2edf2aee77b7ce1b53cacff0}{}\label{group__HAL__CONF_ga73220cad2edf2aee77b7ce1b53cacff0} 
\#define \hyperlink{group__HAL__CONF_ga73220cad2edf2aee77b7ce1b53cacff0}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+U\+A\+RT}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the U\+A\+RT subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gafc8f8fc6010f46f5baae4a369e14974e}{}\label{group__HAL__CONF_gafc8f8fc6010f46f5baae4a369e14974e} 
\#define \hyperlink{group__HAL__CONF_gafc8f8fc6010f46f5baae4a369e14974e}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+U\+SB}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the U\+SB subsystem. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gac3be0803223f25a5edeed87f56b526c3}{}\label{group__HAL__CONF_gac3be0803223f25a5edeed87f56b526c3} 
\#define \hyperlink{group__HAL__CONF_gac3be0803223f25a5edeed87f56b526c3}{H\+A\+L\+\_\+\+U\+S\+E\+\_\+\+W\+DG}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the W\+DG subsystem. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga39e892a4090185fbdda9bb105bc03b4f}{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables synchronous A\+P\+Is. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_gac0893cb47e338c2dabad34b974a0a88d}{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the {\ttfamily adc\+Acquire\+Bus()} and {\ttfamily adc\+Release\+Bus()} A\+P\+Is. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga5294d9d12e4186c781df3b2f1d8bd80b}{}\label{group__HAL__CONF_ga5294d9d12e4186c781df3b2f1d8bd80b} 
\#define \hyperlink{group__HAL__CONF_ga5294d9d12e4186c781df3b2f1d8bd80b}{C\+A\+N\+\_\+\+U\+S\+E\+\_\+\+S\+L\+E\+E\+P\+\_\+\+M\+O\+DE}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Sleep mode related A\+P\+Is inclusion switch. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga7125642404a6fd3d4985d1cb6e1b7b0a}{}\label{group__HAL__CONF_ga7125642404a6fd3d4985d1cb6e1b7b0a} 
\#define \hyperlink{group__HAL__CONF_ga7125642404a6fd3d4985d1cb6e1b7b0a}{I2\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the mutual exclusion A\+P\+Is on the I2C bus. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_gad763d9426413cf2fe3922ebb8578bc59}{}\label{group__HAL__CONF_gad763d9426413cf2fe3922ebb8578bc59} 
\#define \hyperlink{group__HAL__CONF_gad763d9426413cf2fe3922ebb8578bc59}{M\+A\+C\+\_\+\+U\+S\+E\+\_\+\+Z\+E\+R\+O\+\_\+\+C\+O\+PY}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables an event sources for incoming packets. \end{DoxyCompactList}\item 
\hypertarget{group__HAL__CONF_ga887da1c1383a9e7b45c4464877a7e05e}{}\label{group__HAL__CONF_ga887da1c1383a9e7b45c4464877a7e05e} 
\#define \hyperlink{group__HAL__CONF_ga887da1c1383a9e7b45c4464877a7e05e}{M\+A\+C\+\_\+\+U\+S\+E\+\_\+\+E\+V\+E\+N\+TS}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables an event sources for incoming packets. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga3087dfffa81dd8a0a80ee92746e65fe2}{M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Delays insertions. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga8d39f0c9799062f0698d97c26e6fa42d}{S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY}~100
\begin{DoxyCompactList}\small\item\em Number of initialization attempts before rejecting the card. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga4f938eff7370feb8de8411e255d21b01}{S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Include support for M\+MC cards. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga3391c832c171a8606b0fc864766f08ba}{S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Delays insertions. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_gacb4c08ac23f83ac9d58c50ff840de516}{S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE}~38400
\begin{DoxyCompactList}\small\item\em Default bit rate. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga81a9fb00c7a1ce0fe70f263d8fd820e8}{S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}~16
\begin{DoxyCompactList}\small\item\em Serial buffers size. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga24727a5407c6a41af53b59588592da80}{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}~256
\begin{DoxyCompactList}\small\item\em Serial over U\+SB buffers size. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga0c332b2493fd2106beb13425549120fe}{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER}~2
\begin{DoxyCompactList}\small\item\em Serial over U\+SB number of buffers. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga0c9ab1488423fa10a22f506c6e74b563}{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}~T\+R\+UE
\begin{DoxyCompactList}\small\item\em Enables synchronous A\+P\+Is. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga36d1818f9631f955f7cc94629b1d5498}{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the {\ttfamily spi\+Acquire\+Bus()} and {\ttfamily spi\+Release\+Bus()} A\+P\+Is. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga3ccbb19b26b53ba0a8e40cb6b8650114}{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables synchronous A\+P\+Is. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_gae689e57cf792af401c324de566038687}{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables the {\ttfamily uart\+Acquire\+Bus()} and {\ttfamily uart\+Release\+Bus()} A\+P\+Is. \end{DoxyCompactList}\item 
\#define \hyperlink{group__HAL__CONF_ga150144a73f541c7aca03c61f5ae16a6e}{U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}~F\+A\+L\+SE
\begin{DoxyCompactList}\small\item\em Enables synchronous A\+P\+Is. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group__HAL__CONF_gac0893cb47e338c2dabad34b974a0a88d}{}\label{group__HAL__CONF_gac0893cb47e338c2dabad34b974a0a88d} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}}
\index{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}{ADC\_USE\_MUTUAL\_EXCLUSION}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON~F\+A\+L\+SE}



Enables the {\ttfamily adc\+Acquire\+Bus()} and {\ttfamily adc\+Release\+Bus()} A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga39e892a4090185fbdda9bb105bc03b4f}{}\label{group__HAL__CONF_ga39e892a4090185fbdda9bb105bc03b4f} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}}
\index{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}{ADC\_USE\_WAIT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT~T\+R\+UE}



Enables synchronous A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga3087dfffa81dd8a0a80ee92746e65fe2}{}\label{group__HAL__CONF_ga3087dfffa81dd8a0a80ee92746e65fe2} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG@{M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}}
\index{M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG@{M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}{MMC\_NICE\_WAITING}}
{\footnotesize\ttfamily \#define M\+M\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG~T\+R\+UE}



Delays insertions. 

If enabled this options inserts delays into the M\+MC waiting routines releasing some extra C\+PU time for the threads with lower priority, this may slow down the driver a bit however. This option is recommended also if the S\+PI driver does not use a D\+MA channel and heavily loads the C\+PU. \hypertarget{group__HAL__CONF_ga8d39f0c9799062f0698d97c26e6fa42d}{}\label{group__HAL__CONF_ga8d39f0c9799062f0698d97c26e6fa42d} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY@{S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY}}
\index{S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY@{S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY}{SDC\_INIT\_RETRY}}
{\footnotesize\ttfamily \#define S\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+R\+E\+T\+RY~100}



Number of initialization attempts before rejecting the card. 

\begin{DoxyNote}{Note}
Attempts are performed at 10mS intervals. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga4f938eff7370feb8de8411e255d21b01}{}\label{group__HAL__CONF_ga4f938eff7370feb8de8411e255d21b01} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT@{S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT}}
\index{S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT@{S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT}{SDC\_MMC\_SUPPORT}}
{\footnotesize\ttfamily \#define S\+D\+C\+\_\+\+M\+M\+C\+\_\+\+S\+U\+P\+P\+O\+RT~F\+A\+L\+SE}



Include support for M\+MC cards. 

\begin{DoxyNote}{Note}
M\+MC support is not yet implemented so this option must be kept at {\ttfamily F\+A\+L\+SE}. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga3391c832c171a8606b0fc864766f08ba}{}\label{group__HAL__CONF_ga3391c832c171a8606b0fc864766f08ba} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG@{S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}}
\index{S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG@{S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG}{SDC\_NICE\_WAITING}}
{\footnotesize\ttfamily \#define S\+D\+C\+\_\+\+N\+I\+C\+E\+\_\+\+W\+A\+I\+T\+I\+NG~T\+R\+UE}



Delays insertions. 

If enabled this options inserts delays into the M\+MC waiting routines releasing some extra C\+PU time for the threads with lower priority, this may slow down the driver a bit however. \hypertarget{group__HAL__CONF_ga81a9fb00c7a1ce0fe70f263d8fd820e8}{}\label{group__HAL__CONF_ga81a9fb00c7a1ce0fe70f263d8fd820e8} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE@{S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}}
\index{S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE@{S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}{SERIAL\_BUFFERS\_SIZE}}
{\footnotesize\ttfamily \#define S\+E\+R\+I\+A\+L\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE~16}



Serial buffers size. 

Configuration parameter, you can change the depth of the queue buffers depending on the requirements of your application. \begin{DoxyNote}{Note}
The default is 16 bytes for both the transmission and receive buffers. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_gacb4c08ac23f83ac9d58c50ff840de516}{}\label{group__HAL__CONF_gacb4c08ac23f83ac9d58c50ff840de516} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE@{S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE}}
\index{S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE@{S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE}{SERIAL\_DEFAULT\_BITRATE}}
{\footnotesize\ttfamily \#define S\+E\+R\+I\+A\+L\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+I\+T\+R\+A\+TE~38400}



Default bit rate. 

Configuration parameter, this is the baud rate selected for the default configuration. \hypertarget{group__HAL__CONF_ga0c332b2493fd2106beb13425549120fe}{}\label{group__HAL__CONF_ga0c332b2493fd2106beb13425549120fe} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER@{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER}}
\index{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER@{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER}{SERIAL\_USB\_BUFFERS\_NUMBER}}
{\footnotesize\ttfamily \#define S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+N\+U\+M\+B\+ER~2}



Serial over U\+SB number of buffers. 

\begin{DoxyNote}{Note}
The default is 2 buffers. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga24727a5407c6a41af53b59588592da80}{}\label{group__HAL__CONF_ga24727a5407c6a41af53b59588592da80} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE@{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}}
\index{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE@{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE}{SERIAL\_USB\_BUFFERS\_SIZE}}
{\footnotesize\ttfamily \#define S\+E\+R\+I\+A\+L\+\_\+\+U\+S\+B\+\_\+\+B\+U\+F\+F\+E\+R\+S\+\_\+\+S\+I\+ZE~256}



Serial over U\+SB buffers size. 

Configuration parameter, the buffer size must be a multiple of the U\+SB data endpoint maximum packet size. \begin{DoxyNote}{Note}
The default is 256 bytes for both the transmission and receive buffers. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga36d1818f9631f955f7cc94629b1d5498}{}\label{group__HAL__CONF_ga36d1818f9631f955f7cc94629b1d5498} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}}
\index{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}{SPI\_USE\_MUTUAL\_EXCLUSION}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON~F\+A\+L\+SE}



Enables the {\ttfamily spi\+Acquire\+Bus()} and {\ttfamily spi\+Release\+Bus()} A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga0c9ab1488423fa10a22f506c6e74b563}{}\label{group__HAL__CONF_ga0c9ab1488423fa10a22f506c6e74b563} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}}
\index{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}{SPI\_USE\_WAIT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT~T\+R\+UE}



Enables synchronous A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_gae689e57cf792af401c324de566038687}{}\label{group__HAL__CONF_gae689e57cf792af401c324de566038687} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}}
\index{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON@{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON}{UART\_USE\_MUTUAL\_EXCLUSION}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+U\+A\+L\+\_\+\+E\+X\+C\+L\+U\+S\+I\+ON~F\+A\+L\+SE}



Enables the {\ttfamily uart\+Acquire\+Bus()} and {\ttfamily uart\+Release\+Bus()} A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga3ccbb19b26b53ba0a8e40cb6b8650114}{}\label{group__HAL__CONF_ga3ccbb19b26b53ba0a8e40cb6b8650114} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}}
\index{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}{UART\_USE\_WAIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT~F\+A\+L\+SE}



Enables synchronous A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
\hypertarget{group__HAL__CONF_ga150144a73f541c7aca03c61f5ae16a6e}{}\label{group__HAL__CONF_ga150144a73f541c7aca03c61f5ae16a6e} 
\index{H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}!U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}}
\index{U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT@{U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}!H\+A\+L\+\_\+\+C\+O\+NF@{H\+A\+L\+\_\+\+C\+O\+NF}}
\subsubsection{\texorpdfstring{U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT}{USB\_USE\_WAIT}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+U\+S\+E\+\_\+\+W\+A\+IT~F\+A\+L\+SE}



Enables synchronous A\+P\+Is. 

\begin{DoxyNote}{Note}
Disabling this option saves both code and data space. 
\end{DoxyNote}
