//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	filter_w_output_layer

.visible .entry filter_w_output_layer(
	.param .u64 filter_w_output_layer_param_0,
	.param .u64 filter_w_output_layer_param_1,
	.param .u64 filter_w_output_layer_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<8>;
	.reg .f64 	%fd<32>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd8, [filter_w_output_layer_param_0];
	ld.param.u64 	%rd9, [filter_w_output_layer_param_1];
	ld.param.u64 	%rd10, [filter_w_output_layer_param_2];
	mov.u32 	%r1, %ctaid.x;
	setp.gt.u32	%p1, %r1, 19;
	mov.u32 	%r2, %tid.x;
	setp.gt.u32	%p2, %r2, 19;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_3;

	cvta.to.global.u64 	%rd11, %rd8;
	mul.wide.u32 	%rd12, %r1, 160;
	add.s64 	%rd13, %rd11, %rd12;
	mul.wide.u32 	%rd14, %r2, 8;
	add.s64 	%rd1, %rd13, %rd14;
	mad.lo.s32 	%r6, %r1, 20, %r2;
	cvta.to.global.u64 	%rd15, %rd9;
	mul.wide.u32 	%rd16, %r6, 8;
	add.s64 	%rd18, %rd15, %rd16;
	cvta.to.global.u64 	%rd17, %rd10;
	mov.u32 	%r7, 0;

BB0_2:
	ld.global.f64 	%fd1, [%rd18];
	ld.global.f64 	%fd2, [%rd1];
	ld.global.f64 	%fd3, [%rd17];
	fma.rn.f64 	%fd4, %fd2, %fd1, %fd3;
	st.global.f64 	[%rd17], %fd4;
	ld.global.f64 	%fd5, [%rd18+3200];
	ld.global.f64 	%fd6, [%rd1+3200];
	fma.rn.f64 	%fd7, %fd6, %fd5, %fd4;
	st.global.f64 	[%rd17], %fd7;
	ld.global.f64 	%fd8, [%rd18+6400];
	ld.global.f64 	%fd9, [%rd1+6400];
	fma.rn.f64 	%fd10, %fd9, %fd8, %fd7;
	st.global.f64 	[%rd17], %fd10;
	ld.global.f64 	%fd11, [%rd18+9600];
	ld.global.f64 	%fd12, [%rd1+9600];
	fma.rn.f64 	%fd13, %fd12, %fd11, %fd10;
	st.global.f64 	[%rd17], %fd13;
	ld.global.f64 	%fd14, [%rd18+12800];
	ld.global.f64 	%fd15, [%rd1+12800];
	fma.rn.f64 	%fd16, %fd15, %fd14, %fd13;
	st.global.f64 	[%rd17], %fd16;
	ld.global.f64 	%fd17, [%rd18+16000];
	ld.global.f64 	%fd18, [%rd1+16000];
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd16;
	st.global.f64 	[%rd17], %fd19;
	ld.global.f64 	%fd20, [%rd18+19200];
	ld.global.f64 	%fd21, [%rd1+19200];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd19;
	st.global.f64 	[%rd17], %fd22;
	ld.global.f64 	%fd23, [%rd18+22400];
	ld.global.f64 	%fd24, [%rd1+22400];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd22;
	st.global.f64 	[%rd17], %fd25;
	ld.global.f64 	%fd26, [%rd18+25600];
	ld.global.f64 	%fd27, [%rd1+25600];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd25;
	st.global.f64 	[%rd17], %fd28;
	ld.global.f64 	%fd29, [%rd18+28800];
	ld.global.f64 	%fd30, [%rd1+28800];
	fma.rn.f64 	%fd31, %fd30, %fd29, %fd28;
	st.global.f64 	[%rd17], %fd31;
	add.s64 	%rd18, %rd18, 32000;
	add.s64 	%rd17, %rd17, 8;
	add.s32 	%r7, %r7, 1;
	setp.lt.s32	%p4, %r7, 10;
	@%p4 bra 	BB0_2;

BB0_3:
	ret;
}

	// .globl	filter_w_relu_layer
.visible .entry filter_w_relu_layer(
	.param .u64 filter_w_relu_layer_param_0
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<3>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd2, [filter_w_relu_layer_param_0];
	mov.u32 	%r1, %ctaid.x;
	setp.gt.u32	%p1, %r1, 19;
	mov.u32 	%r2, %tid.x;
	setp.gt.u32	%p2, %r2, 19;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_21;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.u32 	%rd4, %r1, 160;
	add.s64 	%rd5, %rd3, %rd4;
	mul.wide.u32 	%rd6, %r2, 8;
	add.s64 	%rd1, %rd5, %rd6;
	ld.global.f64 	%fd1, [%rd1];
	setp.geu.f64	%p4, %fd1, 0d0000000000000000;
	@%p4 bra 	BB1_3;

	mov.u64 	%rd7, 0;
	st.global.u64 	[%rd1], %rd7;

BB1_3:
	ld.global.f64 	%fd2, [%rd1+3200];
	setp.geu.f64	%p5, %fd2, 0d0000000000000000;
	@%p5 bra 	BB1_5;

	mov.u64 	%rd8, 0;
	st.global.u64 	[%rd1+3200], %rd8;

BB1_5:
	ld.global.f64 	%fd3, [%rd1+6400];
	setp.geu.f64	%p6, %fd3, 0d0000000000000000;
	@%p6 bra 	BB1_7;

	mov.u64 	%rd9, 0;
	st.global.u64 	[%rd1+6400], %rd9;

BB1_7:
	ld.global.f64 	%fd4, [%rd1+9600];
	setp.geu.f64	%p7, %fd4, 0d0000000000000000;
	@%p7 bra 	BB1_9;

	mov.u64 	%rd10, 0;
	st.global.u64 	[%rd1+9600], %rd10;

BB1_9:
	ld.global.f64 	%fd5, [%rd1+12800];
	setp.geu.f64	%p8, %fd5, 0d0000000000000000;
	@%p8 bra 	BB1_11;

	mov.u64 	%rd11, 0;
	st.global.u64 	[%rd1+12800], %rd11;

BB1_11:
	ld.global.f64 	%fd6, [%rd1+16000];
	setp.geu.f64	%p9, %fd6, 0d0000000000000000;
	@%p9 bra 	BB1_13;

	mov.u64 	%rd12, 0;
	st.global.u64 	[%rd1+16000], %rd12;

BB1_13:
	ld.global.f64 	%fd7, [%rd1+19200];
	setp.geu.f64	%p10, %fd7, 0d0000000000000000;
	@%p10 bra 	BB1_15;

	mov.u64 	%rd13, 0;
	st.global.u64 	[%rd1+19200], %rd13;

BB1_15:
	ld.global.f64 	%fd8, [%rd1+22400];
	setp.geu.f64	%p11, %fd8, 0d0000000000000000;
	@%p11 bra 	BB1_17;

	mov.u64 	%rd14, 0;
	st.global.u64 	[%rd1+22400], %rd14;

BB1_17:
	ld.global.f64 	%fd9, [%rd1+25600];
	setp.geu.f64	%p12, %fd9, 0d0000000000000000;
	@%p12 bra 	BB1_19;

	mov.u64 	%rd15, 0;
	st.global.u64 	[%rd1+25600], %rd15;

BB1_19:
	ld.global.f64 	%fd10, [%rd1+28800];
	setp.geu.f64	%p13, %fd10, 0d0000000000000000;
	@%p13 bra 	BB1_21;

	mov.u64 	%rd16, 0;
	st.global.u64 	[%rd1+28800], %rd16;

BB1_21:
	ret;
}

	// .globl	filter_w_conv_layer
.visible .entry filter_w_conv_layer(
	.param .u64 filter_w_conv_layer_param_0,
	.param .u64 filter_w_conv_layer_param_1,
	.param .u64 filter_w_conv_layer_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<41>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [filter_w_conv_layer_param_0];
	ld.param.u64 	%rd2, [filter_w_conv_layer_param_1];
	ld.param.u64 	%rd3, [filter_w_conv_layer_param_2];
	mov.u32 	%r1, %ctaid.x;
	setp.gt.u32	%p1, %r1, 99;
	mov.u32 	%r2, %tid.x;
	setp.gt.u32	%p2, %r2, 99;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB2_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.u32 	%rd5, %r1, 800;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r2, 8;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r1, -858993459;
	shr.u64 	%rd10, %rd9, 34;
	cvt.u32.u64	%r3, %rd10;
	mul.lo.s32 	%r4, %r3, 5;
	sub.s32 	%r5, %r1, %r4;
	mul.wide.u32 	%rd11, %r2, -858993459;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64	%r6, %rd12;
	mul.lo.s32 	%r7, %r6, 5;
	sub.s32 	%r8, %r2, %r7;
	cvta.to.global.u64 	%rd13, %rd2;
	mul.wide.u32 	%rd14, %r5, 40;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 8;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f64 	%fd1, [%rd17];
	ld.global.f64 	%fd2, [%rd8];
	cvta.to.global.u64 	%rd18, %rd3;
	mul.wide.u32 	%rd19, %r3, 160;
	add.s64 	%rd20, %rd18, %rd19;
	mul.wide.u32 	%rd21, %r6, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f64 	%fd3, [%rd22];
	fma.rn.f64 	%fd4, %fd2, %fd1, %fd3;
	ld.global.f64 	%fd5, [%rd22+3200];
	ld.global.f64 	%fd6, [%rd22+6400];
	ld.global.f64 	%fd7, [%rd22+9600];
	ld.global.f64 	%fd8, [%rd22+12800];
	ld.global.f64 	%fd9, [%rd22+16000];
	ld.global.f64 	%fd10, [%rd22+19200];
	ld.global.f64 	%fd11, [%rd22+22400];
	ld.global.f64 	%fd12, [%rd22+25600];
	ld.global.f64 	%fd13, [%rd22+28800];
	st.global.f64 	[%rd22], %fd4;
	ld.global.f64 	%fd14, [%rd17+200];
	ld.global.f64 	%fd15, [%rd8];
	fma.rn.f64 	%fd16, %fd15, %fd14, %fd5;
	st.global.f64 	[%rd22+3200], %fd16;
	ld.global.f64 	%fd17, [%rd17+400];
	ld.global.f64 	%fd18, [%rd8];
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd6;
	st.global.f64 	[%rd22+6400], %fd19;
	ld.global.f64 	%fd20, [%rd17+600];
	ld.global.f64 	%fd21, [%rd8];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd7;
	st.global.f64 	[%rd22+9600], %fd22;
	ld.global.f64 	%fd23, [%rd17+800];
	ld.global.f64 	%fd24, [%rd8];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd8;
	st.global.f64 	[%rd22+12800], %fd25;
	ld.global.f64 	%fd26, [%rd17+1000];
	ld.global.f64 	%fd27, [%rd8];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd9;
	st.global.f64 	[%rd22+16000], %fd28;
	ld.global.f64 	%fd29, [%rd17+1200];
	ld.global.f64 	%fd30, [%rd8];
	fma.rn.f64 	%fd31, %fd30, %fd29, %fd10;
	st.global.f64 	[%rd22+19200], %fd31;
	ld.global.f64 	%fd32, [%rd17+1400];
	ld.global.f64 	%fd33, [%rd8];
	fma.rn.f64 	%fd34, %fd33, %fd32, %fd11;
	st.global.f64 	[%rd22+22400], %fd34;
	ld.global.f64 	%fd35, [%rd17+1600];
	ld.global.f64 	%fd36, [%rd8];
	fma.rn.f64 	%fd37, %fd36, %fd35, %fd12;
	st.global.f64 	[%rd22+25600], %fd37;
	ld.global.f64 	%fd38, [%rd17+1800];
	ld.global.f64 	%fd39, [%rd8];
	fma.rn.f64 	%fd40, %fd39, %fd38, %fd13;
	st.global.f64 	[%rd22+28800], %fd40;

BB2_2:
	ret;
}


