   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_ll_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.OC1Config,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	OC1Config:
  25              	.LFB390:
  26              		.file 1 "../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c"
   1:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
   2:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ******************************************************************************
   3:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @file    stm32l4xx_ll_tim.c
   4:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @author  MCD Application Team
   5:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief   TIM LL module driver.
   6:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ******************************************************************************
   7:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @attention
   8:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *
   9:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * All rights reserved.</center></h2>
  11:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *
  12:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * License. You may obtain a copy of the License at:
  15:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *
  17:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ******************************************************************************
  18:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
  19:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(USE_FULL_LL_DRIVER)
  20:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  21:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #include "stm32l4xx_ll_tim.h"
  23:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #include "stm32l4xx_ll_bus.h"
  24:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  25:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #ifdef  USE_FULL_ASSERT
  26:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #include "stm32_assert.h"
  27:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #else
  28:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define assert_param(expr) ((void)0U)
  29:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif /* USE_FULL_ASSERT */
  30:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  31:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup STM32L4xx_LL_Driver
  32:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
  33:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
  34:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  35:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defi
  36:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  37:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup TIM_LL
  38:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
  39:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
  40:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  41:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Private types -------------------------------------------------------------*/
  42:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Private variables ---------------------------------------------------------*/
  43:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Private constants ---------------------------------------------------------*/
  44:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Private macros ------------------------------------------------------------*/
  45:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup TIM_LL_Private_Macros
  46:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
  47:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
  48:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \
  49:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \
  50:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \
  51:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \
  52:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))
  53:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  54:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \
  55:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \
  56:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))
  57:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  58:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \
  59:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \
  60:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \
  61:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \
  62:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \
  63:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \
  64:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \
  65:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_PWM2) \
  66:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM1) \
  67:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM2) \
  68:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM1) \
  69:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM2) \
  70:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM1) \
  71:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM2))
  72:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  73:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \
  74:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                       || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))
  75:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  76:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \
  77:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))
  78:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  79:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \
  80:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))
  81:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  82:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \
  83:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \
  84:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))
  85:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  86:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \
  87:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \
  88:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \
  89:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV8))
  90:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
  91:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \
  92:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \
  93:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \
  94:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \
  95:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \
  96:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \
  97:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \
  98:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \
  99:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \
 100:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \
 101:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \
 102:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \
 103:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \
 104:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \
 105:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \
 106:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))
 107:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 108:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
 109:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \
 110:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE))
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 112:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \
 113:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \
 114:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12))
 115:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 116:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
 117:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                                   || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))
 118:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 119:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \
 120:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OSSR_ENABLE))
 121:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 122:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \
 123:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OSSI_ENABLE))
 124:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 125:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \
 126:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \
 127:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \
 128:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))
 129:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 130:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \
 131:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_BREAK_ENABLE))
 132:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 133:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \
 134:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                              || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))
 135:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 136:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1)     \
 137:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N2)  \
 138:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N4)  \
 139:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N8)  \
 140:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N6)  \
 141:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N8)  \
 142:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N6)  \
 143:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N8)  \
 144:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N6)  \
 145:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N8)  \
 146:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N5) \
 147:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N6) \
 148:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N8) \
 149:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N5) \
 150:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N6) \
 151:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N8))
 152:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 153:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_DISABLE) \
 154:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK2_ENABLE))
 155:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 156:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_POLARITY_LOW) \
 157:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                               || ((__VALUE__) == LL_TIM_BREAK2_POLARITY_HIGH))
 158:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 159:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1)    \
 160:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N2)  \
 161:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N4)  \
 162:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N8)  \
 163:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N6)  \
 164:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N8)  \
 165:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N6)  \
 166:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N8)  \
 167:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N6)  \
 168:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N8)  \
 169:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N5) \
 170:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N6) \
 171:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N8) \
 172:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N5) \
 173:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N6) \
 174:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N8))
 175:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 176:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE
 177:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****                                                      || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENAB
 178:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 179:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @}
 180:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 181:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 182:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 183:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Private function prototypes -----------------------------------------------*/
 184:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @defgroup TIM_LL_Private_Functions TIM Private Functions
 185:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
 186:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 187:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 188:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 189:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 190:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 191:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 192:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 193:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 194:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 195:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 196:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 197:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 198:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @}
 199:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 200:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 201:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /* Exported functions --------------------------------------------------------*/
 202:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup TIM_LL_Exported_Functions
 203:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
 204:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 205:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 206:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup TIM_LL_EF_Init
 207:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
 208:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 209:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 210:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 211:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set TIMx registers to their reset values.
 212:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer instance
 213:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 214:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 215:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: invalid TIMx instance
 216:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 217:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)
 218:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = SUCCESS;
 220:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 221:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 222:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_INSTANCE(TIMx));
 223:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 224:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (TIMx == TIM1)
 225:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 226:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);
 227:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);
 228:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 229:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM2)
 230:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 231:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);
 232:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);
 233:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 234:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(TIM3)
 235:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM3)
 236:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 237:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);
 238:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);
 239:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 240:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 241:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(TIM4)
 242:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM4)
 243:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 244:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);
 245:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);
 246:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 247:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 248:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(TIM5)
 249:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM5)
 250:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 251:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM5);
 252:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM5);
 253:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 254:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 255:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM6)
 256:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 257:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM6);
 258:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM6);
 259:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 260:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined (TIM7)
 261:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM7)
 262:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 263:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM7);
 264:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM7);
 265:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 266:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 267:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(TIM8)
 268:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM8)
 269:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 270:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM8);
 271:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM8);
 272:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 273:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 274:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM15)
 275:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 276:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM15);
 277:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM15);
 278:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 279:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM16)
 280:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 281:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16);
 282:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16);
 283:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 284:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #if defined(TIM17)
 285:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else if (TIMx == TIM17)
 286:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 287:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17);
 288:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17);
 289:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 290:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** #endif
 291:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   else
 292:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 293:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     result = ERROR;
 294:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 295:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 296:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return result;
 297:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 298:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 299:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 300:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set the fields of the time base unit configuration data structure
 301:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         to their default values.
 302:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configura
 303:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 304:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 305:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
 306:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 307:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 308:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 309:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 310:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 311:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 312:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->RepetitionCounter = 0x00000000U;
 313:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 314:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 315:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 316:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx time base unit.
 317:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 318:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (TIMx time base unit conf
 319:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 320:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 321:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 322:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 323:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
 324:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 325:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr1;
 326:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 327:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 328:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_INSTANCE(TIMx));
 329:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
 330:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));
 331:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 332:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 333:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 335:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 336:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Select the Counter Mode */
 337:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 338:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 339:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 341:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 342:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the clock division */
 343:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 344:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 345:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 346:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR1 */
 347:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 348:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 349:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Autoreload value */
 350:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 351:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 352:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Prescaler value */
 353:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 354:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 356:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 357:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Repetition Counter value */
 358:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 359:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 360:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 361:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Generate an update event to reload the Prescaler
 362:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****      and the repetition counter value (if applicable) immediately */
 363:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_GenerateEvent_UPDATE(TIMx);
 364:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 365:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 366:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 367:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 368:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 369:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx output channel configuration data
 370:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         structure to their default values.
 371:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel
 372:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 373:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 374:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
 375:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 376:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 377:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 378:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 379:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 380:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->CompareValue = 0x00000000U;
 381:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 382:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 383:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 384:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 385:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 386:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 387:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 388:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel.
 389:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 390:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  Channel This parameter can be one of the following values:
 391:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 392:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 393:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 394:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 395:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 396:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 397:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channe
 398:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 399:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx output channel is initialized
 400:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: TIMx output channel is not initialized
 401:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 402:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitS
 403:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 404:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 405:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 406:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   switch (Channel)
 407:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 408:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH1:
 409:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC1Config(TIMx, TIM_OC_InitStruct);
 410:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 411:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH2:
 412:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC2Config(TIMx, TIM_OC_InitStruct);
 413:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 414:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 415:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC3Config(TIMx, TIM_OC_InitStruct);
 416:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 417:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 418:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC4Config(TIMx, TIM_OC_InitStruct);
 419:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 420:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH5:
 421:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC5Config(TIMx, TIM_OC_InitStruct);
 422:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 423:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH6:
 424:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = OC6Config(TIMx, TIM_OC_InitStruct);
 425:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 426:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     default:
 427:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 428:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 429:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 430:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return result;
 431:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 432:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 433:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 434:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx input channel configuration data
 435:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         structure to their default values.
 436:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel c
 437:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 438:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 439:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
 440:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 441:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 442:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICPolarity    = LL_TIM_IC_POLARITY_RISING;
 443:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 444:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
 445:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
 446:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 447:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 448:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 449:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel.
 450:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 451:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  Channel This parameter can be one of the following values:
 452:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 453:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 454:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 455:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 456:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel
 457:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 458:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx output channel is initialized
 459:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: TIMx output channel is not initialized
 460:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 461:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitS
 462:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 463:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 464:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 465:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   switch (Channel)
 466:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 467:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH1:
 468:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = IC1Config(TIMx, TIM_IC_InitStruct);
 469:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 470:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH2:
 471:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = IC2Config(TIMx, TIM_IC_InitStruct);
 472:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 473:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 474:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = IC3Config(TIMx, TIM_IC_InitStruct);
 475:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 476:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 477:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       result = IC4Config(TIMx, TIM_IC_InitStruct);
 478:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 479:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     default:
 480:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 481:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 482:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 483:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return result;
 484:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 485:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 486:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 487:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Fills each TIM_EncoderInitStruct field with its default value
 488:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder i
 489:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 490:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 491:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
 492:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 493:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 494:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;
 495:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
 496:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 497:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 498:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
 499:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
 500:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 501:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
 502:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
 503:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 504:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 505:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 506:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the encoder interface of the timer instance.
 507:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 508:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx enco
 509:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 510:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 511:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 512:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 513:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruc
 514:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 515:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr1;
 516:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
 517:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 518:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 519:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx));
 520:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode));
 521:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity));
 522:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput));
 523:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler));
 524:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter));
 525:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity));
 526:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));
 527:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));
 528:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));
 529:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 530:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
 531:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 532:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 533:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 534:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 535:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 536:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 537:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 538:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 539:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Configure TI1 */
 540:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 541:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 542:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 543:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 544:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 545:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Configure TI2 */
 546:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);
 547:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 548:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 549:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 550:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 551:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set TI1 and TI2 polarity and enable TI1 and TI2 */
 552:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 553:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 554:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 555:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 556:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 557:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set encoder mode */
 558:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode);
 559:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 560:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 561:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 562:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 563:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
 564:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 565:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 566:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 567:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 568:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 569:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 570:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx Hall sensor interface configuration data
 571:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         structure to their default values.
 572:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HAL
 573:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 574:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 575:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
 576:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 577:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 578:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Polarity       = LL_TIM_IC_POLARITY_RISING;
 579:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 580:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
 581:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->CommutationDelay  = 0U;
 582:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 583:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 584:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 585:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the Hall sensor interface of the timer instance.
 586:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR
 587:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *       to the TI1 input channel
 588:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note TIMx slave mode controller is configured in reset mode.
 589:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****           Selected internal trigger is TI1F_ED.
 590:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Channel 1 is configured as input, IC1 is mapped on TRC.
 591:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed
 592:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *       between 2 changes on the inputs. It gives information about motor speed.
 593:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Channel 2 is configured in output PWM 2 mode.
 594:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay.
 595:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note OC2REF is selected as trigger output on TRGO.
 596:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note LL_TIM_IC_POLARITY_BOTHEDGE must not be used for TI1 when it is used
 597:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *       when TIMx operates in Hall sensor interface mode.
 598:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 599:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIM
 600:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 601:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 602:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 603:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 604:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensor
 605:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 606:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
 607:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr1;
 608:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
 609:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpsmcr;
 610:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 611:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 612:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx));
 613:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));
 614:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));
 615:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));
 616:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 617:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
 618:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 619:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 620:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 621:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 622:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 623:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 624:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 625:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 626:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 627:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 628:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 629:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx SMCR register value */
 630:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);
 631:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 632:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */
 633:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 |= TIM_CR2_TI1S;
 634:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 635:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* OC2REF signal is used as trigger output (TRGO) */
 636:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 |= LL_TIM_TRGO_OC2REF;
 637:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 638:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Configure the slave mode controller */
 639:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);
 640:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 641:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_SLAVEMODE_RESET;
 642:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 643:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Configure input channel 1 */
 644:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 645:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 646:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
 647:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 648:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 649:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Configure input channel 2 */
 650:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);
 651:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
 652:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 653:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set Channel 1 polarity and enable Channel 1 and Channel2 */
 654:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 655:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 656:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 657:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 658:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 659:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 660:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 661:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx SMCR */
 662:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);
 663:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 664:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 665:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 666:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 667:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
 668:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 669:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 670:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCR2 */
 671:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay);
 672:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 673:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 674:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 675:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 676:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 677:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Set the fields of the Break and Dead Time configuration data structure
 678:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *         to their default values.
 679:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead 
 680:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval None
 681:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 682:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
 683:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 684:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 685:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSRState       = LL_TIM_OSSR_DISABLE;
 686:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 687:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
 688:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 689:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 690:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 691:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;
 692:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;
 693:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;
 694:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;
 695:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 696:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 697:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 698:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 699:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the Break and Dead Time feature of the timer instance.
 700:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR
 701:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *  and DTG[7:0] can be write-locked depending on the LOCK configuration, it
 702:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *  can be necessary to configure all of them during the first write access to
 703:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *  the TIMx_BDTR register.
 704:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
 705:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *       a timer instance provides a break input.
 706:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
 707:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *       a timer instance provides a second break input.
 708:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 709:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead 
 710:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 711:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: Break and Dead Time is initialized
 712:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 713:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 714:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
 715:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 716:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpbdtr = 0;
 717:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 718:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 719:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_BREAK_INSTANCE(TIMx));
 720:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));
 721:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));
 722:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));
 723:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));
 724:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));
 725:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));
 726:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 727:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
 728:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   the OSSI State, the dead time value and the Automatic Output Enable Bit */
 729:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 730:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the BDTR bits */
 731:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 732:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 733:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 734:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 735:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 736:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 737:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 738:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 739:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 740:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 741:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
 742:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 743:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 744:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 745:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BKIN2_INSTANCE(TIMx))
 746:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 747:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_STATE(TIM_BDTRInitStruct->Break2State));
 748:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
 749:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
 750:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 751:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the BREAK2 input related BDTR bit-fields */
 752:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 753:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 754:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 755:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 756:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 757:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set TIMx_BDTR */
 758:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 759:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 760:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 761:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 762:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 763:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @}
 764:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 765:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 766:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 767:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @}
 768:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 769:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 770:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /** @addtogroup TIM_LL_Private_Functions TIM Private Functions
 771:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *  @brief   Private functions
 772:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @{
 773:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 774:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 775:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 1.
 776:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 777:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure
 778:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 779:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 780:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 781:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 782:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 783:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
  27              		.loc 1 783 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 30B4     		push	{r4, r5}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 5, -4
 784:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr1;
 785:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
 786:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
 787:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 788:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 789:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 790:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 791:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 792:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 793:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 794:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 795:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 796:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 797:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
  37              		.loc 1 797 0
  38 0002 036A     		ldr	r3, [r0, #32]
  39 0004 23F00103 		bic	r3, r3, #1
  40 0008 0362     		str	r3, [r0, #32]
 798:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 799:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 800:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
  41              		.loc 1 800 0
  42 000a 036A     		ldr	r3, [r0, #32]
  43              	.LVL1:
 801:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 802:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 803:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
  44              		.loc 1 803 0
  45 000c 4468     		ldr	r4, [r0, #4]
  46              	.LVL2:
 804:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 805:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 806:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
  47              		.loc 1 806 0
  48 000e 8269     		ldr	r2, [r0, #24]
  49              	.LVL3:
 807:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 808:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 809:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 810:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 811:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Mode */
 812:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
  50              		.loc 1 812 0
  51 0010 22F48032 		bic	r2, r2, #65536
  52              	.LVL4:
  53 0014 22F07302 		bic	r2, r2, #115
  54 0018 0D68     		ldr	r5, [r1]
  55 001a 2A43     		orrs	r2, r2, r5
  56              	.LVL5:
 813:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 814:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 815:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
  57              		.loc 1 815 0
  58 001c 23F00203 		bic	r3, r3, #2
  59              	.LVL6:
  60 0020 0D69     		ldr	r5, [r1, #16]
  61 0022 2B43     		orrs	r3, r3, r5
  62              	.LVL7:
 816:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 817:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
 818:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
  63              		.loc 1 818 0
  64 0024 23F00103 		bic	r3, r3, #1
  65              	.LVL8:
  66 0028 4D68     		ldr	r5, [r1, #4]
  67 002a 2B43     		orrs	r3, r3, r5
  68              	.LVL9:
 819:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 820:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
  69              		.loc 1 820 0
  70 002c 164D     		ldr	r5, .L5
  71 002e A842     		cmp	r0, r5
  72 0030 0FD0     		beq	.L2
  73              		.loc 1 820 0 is_stmt 0 discriminator 1
  74 0032 05F50065 		add	r5, r5, #2048
  75 0036 A842     		cmp	r0, r5
  76 0038 0BD0     		beq	.L2
  77              		.loc 1 820 0 discriminator 2
  78 003a 05F54065 		add	r5, r5, #3072
  79 003e A842     		cmp	r0, r5
  80 0040 07D0     		beq	.L2
  81              		.loc 1 820 0 discriminator 3
  82 0042 05F58065 		add	r5, r5, #1024
  83 0046 A842     		cmp	r0, r5
  84 0048 03D0     		beq	.L2
  85              		.loc 1 820 0 discriminator 4
  86 004a 05F58065 		add	r5, r5, #1024
  87 004e A842     		cmp	r0, r5
  88 0050 12D1     		bne	.L3
  89              	.L2:
 821:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 822:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 823:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 824:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 825:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Polarity */
 826:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
  90              		.loc 1 826 0 is_stmt 1
  91 0052 23F00803 		bic	r3, r3, #8
  92              	.LVL10:
  93 0056 4D69     		ldr	r5, [r1, #20]
  94 0058 43EA8503 		orr	r3, r3, r5, lsl #2
  95              	.LVL11:
 827:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 828:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output State */
 829:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
  96              		.loc 1 829 0
  97 005c 23F00403 		bic	r3, r3, #4
  98              	.LVL12:
  99 0060 8D68     		ldr	r5, [r1, #8]
 100 0062 43EA8503 		orr	r3, r3, r5, lsl #2
 101              	.LVL13:
 830:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 831:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
 832:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 102              		.loc 1 832 0
 103 0066 24F48074 		bic	r4, r4, #256
 104              	.LVL14:
 105 006a 8D69     		ldr	r5, [r1, #24]
 106 006c 2C43     		orrs	r4, r4, r5
 107              	.LVL15:
 833:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 834:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Idle state */
 835:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 108              		.loc 1 835 0
 109 006e 24F40074 		bic	r4, r4, #512
 110              	.LVL16:
 111 0072 CD69     		ldr	r5, [r1, #28]
 112 0074 44EA4504 		orr	r4, r4, r5, lsl #1
 113              	.LVL17:
 114              	.L3:
 836:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 837:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 838:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 839:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 115              		.loc 1 839 0
 116 0078 4460     		str	r4, [r0, #4]
 840:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 841:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 842:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 117              		.loc 1 842 0
 118 007a 8261     		str	r2, [r0, #24]
 843:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 844:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
 845:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 119              		.loc 1 845 0
 120 007c CA68     		ldr	r2, [r1, #12]
 121              	.LVL18:
 122              	.LBB70:
 123              	.LBB71:
 124              		.file 2 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @file    stm32l4xx_ll_tim.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ******************************************************************************
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @attention
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ******************************************************************************
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #ifndef __STM32L4xx_LL_TIM_H
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __STM32L4xx_LL_TIM_H
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #ifdef __cplusplus
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** extern "C" {
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #include "stm32l4xx.h"
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @addtogroup STM32L4xx_LL_Driver
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defi
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x3CU,   /* 7: TIMx_CH5  */
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0x3CU    /* 8: TIMx_CH6  */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** };
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 1: - NA */
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 3: - NA */
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 5: - NA */
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 7: OC5M, OC5FE, OC5PE */
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U             /* 8: OC6M, OC6FE, OC6PE */
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** };
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 1: - NA */
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 3: - NA */
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 5: - NA */
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 7: - NA */
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U             /* 8: - NA */
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** };
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   4U,            /* 2: CC2P */
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   12U,           /* 6: CC4P */
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   16U,           /* 7: CC5P */
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   20U            /* 8: CC6P */
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** };
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   8U,            /* 7: OIS5 */
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   10U            /* 8: OIS6 */
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** };
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Defines used for the bit position in the register and perform offsets */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) & 0x1FUL)
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Generic bit definitions for TIMx_OR2 register */
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR2_BKINP     TIM1_OR2_BKINP     /*!< BRK BKIN input polarity */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR2_ETRSEL    TIM1_OR2_ETRSEL    /*!< TIMx ETR source selection */
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Remap mask definitions */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR1_RMP_SHIFT 16U
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR1_RMP_MASK  0x0000FFFFU
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(ADC3)
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_TI1_RMP) << T
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #else
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_TI1_RMP) << TIMx_OR1_RMP_SHIFT)
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* ADC3 */
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM2_OR1_RMP_MASK  ((TIM2_OR1_TI4_RMP | TIM2_OR1_ETR1_RMP | TIM2_OR1_ITR1_RMP) << TIMx_OR1_
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM3_OR1_RMP_MASK  (TIM3_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(ADC2) && defined(ADC3)
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM8_OR1_RMP_MASK  ((TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_TI1_RMP) << T
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #else
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM8_OR1_RMP_MASK  (TIM8_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* ADC2 & ADC3 */
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM15_OR1_RMP_MASK (TIM15_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM16_OR1_RMP_MASK (TIM16_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM17_OR1_RMP_MASK (TIM17_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** @cond 0
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(DFSDM1_Channel0)
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR2_BKDFBK0E   TIMx_OR2_BKDF1BK0E
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIMx_OR3_BK2DFBK1E  TIMx_OR3_BK2DF1BK1E
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* DFSDM1_Channel0 */
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** @endcond
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval none
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval none
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downc
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    from the RCR value (N).
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    GP timers: this parameter must be a number between Min_Data = 0x
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    Advanced timers: this parameter must be a number between Min_Dat
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function LL_TI
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** typedef struct
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                             has been written, their content is frozen until the nex
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       switching-on of the outputs.
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt fla
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
 840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETRSOURCE External Trigger Source
 920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_LEGACY                0x00000000U                                       /*
 923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_COMP1                 TIM1_OR2_ETRSEL_0                                 /*
 924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_COMP2                 TIM1_OR2_ETRSEL_1                                 /*
 925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
 930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
 933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
 934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
 939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
 942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
 943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
 944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
 945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
 946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
 947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
 948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
 949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
 950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
 951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
 952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
 953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
 954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
 955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
 956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
 957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
 962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
 965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
 966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
 971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
 974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
 975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
 976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
 977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
 978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
 979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
 980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
 981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
 982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
 983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
 984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
 985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
 986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
 987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
 988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
 989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
 991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
 993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
 994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
 995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
 996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
 997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
 998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
 999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
1012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
1015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
1016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
1021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKIN                TIM1_OR2_BKINE      /*!< BKIN input from AF controll
1024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_OR2_BKCMP1E    /*!< internal signal: COMP1 outp
1025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_OR2_BKCMP2E    /*!< internal signal: COMP2 outp
1026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(DFSDM1_Channel0)
1027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DF1BK               TIM1_OR2_BKDF1BK0E  /*!< internal signal: DFSDM1 bre
1028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* DFSDM1_Channel0 */
1029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
1034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_LOW               TIM1_OR2_BKINP           /*!< BRK BKIN input is acti
1037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is acti
1038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                     
1068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR3           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)     
1069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC1_RMP  TIM1 External Trigger ADC1 Remap
1099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_NC   TIM1_OR1_RMP_MASK                                            
1102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 (TIM1_OR1_ETR_ADC1_RMP_0 | TIM1_OR1_RMP_MASK)                
1103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 (TIM1_OR1_ETR_ADC1_RMP_1 | TIM1_OR1_RMP_MASK)                
1104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 (TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_RMP_MASK)                  
1105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(ADC3)
1110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC3_RMP  TIM1 External Trigger ADC3 Remap
1111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_NC   TIM1_OR1_RMP_MASK                                            
1114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD1 (TIM1_OR1_ETR_ADC3_RMP_0 | TIM1_OR1_RMP_MASK)                
1115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD2 (TIM1_OR1_ETR_ADC3_RMP_1 | TIM1_OR1_RMP_MASK)                
1116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD3 (TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_RMP_MASK)                  
1117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* ADC3 */
1121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 External Input Ch1 Remap
1123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_GPIO  TIM1_OR1_RMP_MASK                                                
1126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP1 (TIM1_OR1_TI1_RMP | TIM1_OR1_RMP_MASK)                           
1127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ITR1_RMP  TIM2 Internal Trigger1 Remap
1132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
1135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO  TIM2_OR1_RMP_MASK                                          
1136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF (TIM2_OR1_ITR1_RMP | TIM2_OR1_RMP_MASK)                    
1137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
1138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* STM32L496xx || STM32L4A6xx || */
1139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined (STM32L412xx) || defined (STM32L422xx) ||defined (STM32L431xx) || defined (STM32L432xx)
1141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_NONE          0x00000000U                                             
1142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_USB_SOF       TIM2_OR1_ITR1_RMP                                       
1143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* STM32L431xx || STM32L432xx || STM32L442xx || STM32L433xx || STM32L443xx || */
1144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* STM32L451xx || STM32L452xx || STM32L462xx */
1145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_GPIO TIM2_OR1_RMP_MASK                                                 
1146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_LSE  (TIM2_OR1_ETR1_RMP | TIM2_OR1_RMP_MASK)                           
1147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 External Input Ch4 Remap
1152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO        TIM2_OR1_RMP_MASK                                          
1155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1       (TIM2_OR1_TI4_RMP_0 | TIM2_OR1_RMP_MASK)                   
1156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined (STM32L412xx) || defined (STM32L422xx)
1157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #else
1158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2       (TIM2_OR1_TI4_RMP_1 | TIM2_OR1_RMP_MASK)                   
1159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 (TIM2_OR1_TI4_RMP | TIM2_OR1_RMP_MASK)                     
1160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif
1161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(TIM3)
1166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 External Input Ch1 Remap
1167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_GPIO         TIM3_OR1_RMP_MASK                                         
1170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1        (TIM3_OR1_TI1_RMP_0 | TIM3_OR1_RMP_MASK)                  
1171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP2        (TIM3_OR1_TI1_RMP_1 | TIM3_OR1_RMP_MASK)                  
1172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1_COMP2  (TIM3_OR1_TI1_RMP | TIM3_OR1_RMP_MASK)                    
1173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* TIM3 */
1177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(TIM8)
1179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC2_RMP  TIM8 External Trigger ADC2 Remap
1180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_NC   TIM8_OR1_RMP_MASK                                            
1183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD1 (TIM8_OR1_ETR_ADC2_RMP_0 | TIM8_OR1_RMP_MASK)                
1184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD2 (TIM8_OR1_ETR_ADC2_RMP_1 | TIM8_OR1_RMP_MASK)                
1185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD3 (TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_RMP_MASK)                  
1186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC3_RMP  TIM8 External Trigger ADC3 Remap
1191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_NC   TIM8_OR1_RMP_MASK                                            
1194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD1 (TIM8_OR1_ETR_ADC3_RMP_0 | TIM8_OR1_RMP_MASK)                
1195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD2 (TIM8_OR1_ETR_ADC3_RMP_1 | TIM8_OR1_RMP_MASK)                
1196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD3 (TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_RMP_MASK)                  
1197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_TI1_RMP  TIM8 External Input Ch1 Remap
1202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_GPIO  TIM8_OR1_RMP_MASK                                                
1205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP2 (TIM8_OR1_TI1_RMP | TIM8_OR1_RMP_MASK)                           
1206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* TIM8 */
1210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 External Input Ch1 Remap
1212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_GPIO TIM15_OR1_RMP_MASK                                               
1215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_LSE  (TIM15_OR1_TI1_RMP | TIM15_OR1_RMP_MASK)                         
1216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_ENCODERMODE  TIM15 ENCODERMODE
1221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION TIM15_OR1_RMP_MASK                                  
1224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM2          (TIM15_OR1_ENCODER_MODE_0 | TIM15_OR1_RMP_MASK)     
1225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM3          (TIM15_OR1_ENCODER_MODE_1 | TIM15_OR1_RMP_MASK)     
1226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM4          (TIM15_OR1_ENCODER_MODE | TIM15_OR1_RMP_MASK)       
1227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 External Input Ch1 Remap
1232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO TIM16_OR1_RMP_MASK                                               
1235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSI  (TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)                       
1236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSE  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MASK)                       
1237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK) 
1238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined TIM16_OR1_TI1_RMP_2
1239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MSI     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_RMP_MASK)                    
1240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MAS
1241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MAS
1242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif
1243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #if defined(TIM17)
1248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
1249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_GPIO   TIM17_OR1_RMP_MASK                                             
1252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MSI    (TIM17_OR1_TI1_RMP_0 | TIM17_OR1_RMP_MASK)                     
1253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_HSE_32 (TIM17_OR1_TI1_RMP_1 | TIM17_OR1_RMP_MASK)                     
1254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MCO    (TIM17_OR1_TI1_RMP | TIM17_OR1_RMP_MASK)                       
1255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #endif /* TIM17 */
1259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_NC     0x00000000U         /*!< OCREF_CLR_INT is not connected */
1264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR    TIM_SMCR_OCCS       /*!< OCREF_CLR_INT is connected to ETRF */
1265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
1270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** @cond 0
1271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
1273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** @endcond
1275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __REG__ Register to be written
1292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
1293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Register value
1302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __CNT__ Counter value
1318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval UIF status bit
1319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval DTG[0:7]
1333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****     0U)
1340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
1350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (
1376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable timer counter.
1420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable timer counter.
1431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
1443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
1447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
1449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable update event generation.
1453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
1454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
1458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
1460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable update event generation.
1464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
1465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
1469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
1471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
1475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
1476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
1478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
1480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
1482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set update event source
1486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
1487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
1488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *        - Counter overflow/underflow
1489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *        - Setting the UG bit
1490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
1491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
1492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
1493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
1494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
1496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
1501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
1503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get actual event update source
1507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
1508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       by a timer instance.
1550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get actual counter mode.
1571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       by a timer instance.
1574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t counter_mode;
1587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   if (counter_mode == 0U)
1591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   {
1592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   }
1594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return counter_mode;
1596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
1607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       instance.
1636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       instance.
1654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the counter value.
1668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the counter value.
1682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
1689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the prescaler value.
1708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the prescaler value.
1724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
1740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Auto-reload value
1756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
1764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535.
1765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
1768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
1770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
1773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
1775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
1779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
1782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Repetition counter value
1784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
1786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
1788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
1792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
1793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
1794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
1798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
1805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
1809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) copy is set.
1815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Counter Counter value
1816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)
1819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL);
1821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
1825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
1829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
1833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
1834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
1835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
1838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
1842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
1844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
1851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
1855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
1857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
1861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
1864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
1866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
1867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
1868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
1871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
1873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
1904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
1905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
1906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
1907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
1908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
1910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
1912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
1913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
1914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
1917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
1919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
1925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
1927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
1929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
1930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
1931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
1932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
1953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
1954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
1956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
1958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
1959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
1960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
1961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
1973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
1974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
1976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
1978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
1979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
1980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
1983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
1985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
1987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
1988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
1989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
1990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
2006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
2010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
2014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configure an output channel.
2017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
2025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIF
2098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIF
2137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a break input.
2210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
2243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
2355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
2404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
2405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
2406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
2407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
2408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
2421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
2425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
2430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
2434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
2435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
2436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
2437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
2458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
2461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
2462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
2463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
2464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
2485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
2486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
2490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
2491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
2492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
2493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
2506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
2510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
2515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
2517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
2518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
2519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
2521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
2524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
2526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
2530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
2536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
2541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
 125              		.loc 2 2542 0
 126 007e 4263     		str	r2, [r0, #52]
 127              	.LVL19:
 128              	.LBE71:
 129              	.LBE70:
 846:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 847:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
 848:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 130              		.loc 1 848 0
 131 0080 0362     		str	r3, [r0, #32]
 849:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 850:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 851:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 132              		.loc 1 851 0
 133 0082 0020     		movs	r0, #0
 134              	.LVL20:
 135 0084 30BC     		pop	{r4, r5}
 136              		.cfi_restore 5
 137              		.cfi_restore 4
 138              		.cfi_def_cfa_offset 0
 139              	.LVL21:
 140 0086 7047     		bx	lr
 141              	.L6:
 142              		.align	2
 143              	.L5:
 144 0088 002C0140 		.word	1073818624
 145              		.cfi_endproc
 146              	.LFE390:
 148              		.section	.text.OC2Config,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu fpv4-sp-d16
 155              	OC2Config:
 156              	.LFB391:
 852:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 853:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 854:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 2.
 855:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 856:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure
 857:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 858:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 859:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 860:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 861:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 862:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 157              		.loc 1 862 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162              	.LVL22:
 163 0000 30B4     		push	{r4, r5}
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 4, -8
 166              		.cfi_offset 5, -4
 863:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr1;
 864:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
 865:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
 866:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 867:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 868:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(TIMx));
 869:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 870:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 871:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 872:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 873:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 874:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 875:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 876:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 167              		.loc 1 876 0
 168 0002 036A     		ldr	r3, [r0, #32]
 169 0004 23F01003 		bic	r3, r3, #16
 170 0008 0362     		str	r3, [r0, #32]
 877:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 878:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 879:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 171              		.loc 1 879 0
 172 000a 036A     		ldr	r3, [r0, #32]
 173              	.LVL23:
 880:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 881:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 882:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 174              		.loc 1 882 0
 175 000c 4468     		ldr	r4, [r0, #4]
 176              	.LVL24:
 883:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 884:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 885:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 177              		.loc 1 885 0
 178 000e 8269     		ldr	r2, [r0, #24]
 179              	.LVL25:
 886:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 887:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 888:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 889:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 890:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Output Compare Mode */
 891:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 180              		.loc 1 891 0
 181 0010 22F08072 		bic	r2, r2, #16777216
 182              	.LVL26:
 183 0014 22F4E642 		bic	r2, r2, #29440
 184 0018 0D68     		ldr	r5, [r1]
 185 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 186              	.LVL27:
 892:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 893:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 894:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 187              		.loc 1 894 0
 188 001e 23F02003 		bic	r3, r3, #32
 189              	.LVL28:
 190 0022 0D69     		ldr	r5, [r1, #16]
 191 0024 43EA0513 		orr	r3, r3, r5, lsl #4
 192              	.LVL29:
 895:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 896:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
 897:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 193              		.loc 1 897 0
 194 0028 23F01003 		bic	r3, r3, #16
 195              	.LVL30:
 196 002c 4D68     		ldr	r5, [r1, #4]
 197 002e 43EA0513 		orr	r3, r3, r5, lsl #4
 198              	.LVL31:
 898:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 899:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 199              		.loc 1 899 0
 200 0032 174D     		ldr	r5, .L11
 201 0034 A842     		cmp	r0, r5
 202 0036 0FD0     		beq	.L8
 203              		.loc 1 899 0 is_stmt 0 discriminator 1
 204 0038 05F50065 		add	r5, r5, #2048
 205 003c A842     		cmp	r0, r5
 206 003e 0BD0     		beq	.L8
 207              		.loc 1 899 0 discriminator 2
 208 0040 05F54065 		add	r5, r5, #3072
 209 0044 A842     		cmp	r0, r5
 210 0046 07D0     		beq	.L8
 211              		.loc 1 899 0 discriminator 3
 212 0048 05F58065 		add	r5, r5, #1024
 213 004c A842     		cmp	r0, r5
 214 004e 03D0     		beq	.L8
 215              		.loc 1 899 0 discriminator 4
 216 0050 05F58065 		add	r5, r5, #1024
 217 0054 A842     		cmp	r0, r5
 218 0056 13D1     		bne	.L9
 219              	.L8:
 900:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 901:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 902:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 903:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 904:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Polarity */
 905:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 220              		.loc 1 905 0 is_stmt 1
 221 0058 23F08003 		bic	r3, r3, #128
 222              	.LVL32:
 223 005c 4D69     		ldr	r5, [r1, #20]
 224 005e 43EA8513 		orr	r3, r3, r5, lsl #6
 225              	.LVL33:
 906:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 907:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output State */
 908:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 226              		.loc 1 908 0
 227 0062 23F04003 		bic	r3, r3, #64
 228              	.LVL34:
 229 0066 8D68     		ldr	r5, [r1, #8]
 230 0068 43EA8513 		orr	r3, r3, r5, lsl #6
 231              	.LVL35:
 909:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 910:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
 911:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 232              		.loc 1 911 0
 233 006c 24F48064 		bic	r4, r4, #1024
 234              	.LVL36:
 235 0070 8D69     		ldr	r5, [r1, #24]
 236 0072 44EA8504 		orr	r4, r4, r5, lsl #2
 237              	.LVL37:
 912:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 913:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Idle state */
 914:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 238              		.loc 1 914 0
 239 0076 24F40064 		bic	r4, r4, #2048
 240              	.LVL38:
 241 007a CD69     		ldr	r5, [r1, #28]
 242 007c 44EAC504 		orr	r4, r4, r5, lsl #3
 243              	.LVL39:
 244              	.L9:
 915:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 916:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 917:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 918:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 245              		.loc 1 918 0
 246 0080 4460     		str	r4, [r0, #4]
 919:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 920:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 921:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 247              		.loc 1 921 0
 248 0082 8261     		str	r2, [r0, #24]
 922:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 923:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
 924:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 249              		.loc 1 924 0
 250 0084 CA68     		ldr	r2, [r1, #12]
 251              	.LVL40:
 252              	.LBB72:
 253              	.LBB73:
2543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
2547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
2553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
2558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
 254              		.loc 2 2559 0
 255 0086 8263     		str	r2, [r0, #56]
 256              	.LVL41:
 257              	.LBE73:
 258              	.LBE72:
 925:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 926:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
 927:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 259              		.loc 1 927 0
 260 0088 0362     		str	r3, [r0, #32]
 928:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 929:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
 930:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 261              		.loc 1 930 0
 262 008a 0020     		movs	r0, #0
 263              	.LVL42:
 264 008c 30BC     		pop	{r4, r5}
 265              		.cfi_restore 5
 266              		.cfi_restore 4
 267              		.cfi_def_cfa_offset 0
 268              	.LVL43:
 269 008e 7047     		bx	lr
 270              	.L12:
 271              		.align	2
 272              	.L11:
 273 0090 002C0140 		.word	1073818624
 274              		.cfi_endproc
 275              	.LFE391:
 277              		.section	.text.OC3Config,"ax",%progbits
 278              		.align	1
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	OC3Config:
 285              	.LFB392:
 931:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 932:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 933:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 3.
 934:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 935:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure
 936:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 937:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 938:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
 939:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
 940:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 941:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 286              		.loc 1 941 0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 291              	.LVL44:
 292 0000 30B4     		push	{r4, r5}
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 4, -8
 295              		.cfi_offset 5, -4
 942:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr2;
 943:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
 944:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
 945:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 946:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
 947:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC3_INSTANCE(TIMx));
 948:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 949:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 950:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 951:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 952:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 953:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 954:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
 955:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 296              		.loc 1 955 0
 297 0002 036A     		ldr	r3, [r0, #32]
 298 0004 23F48073 		bic	r3, r3, #256
 299 0008 0362     		str	r3, [r0, #32]
 956:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 957:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 958:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 300              		.loc 1 958 0
 301 000a 036A     		ldr	r3, [r0, #32]
 302              	.LVL45:
 959:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 960:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 961:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 303              		.loc 1 961 0
 304 000c 4468     		ldr	r4, [r0, #4]
 305              	.LVL46:
 962:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 963:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR2 register value */
 964:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 306              		.loc 1 964 0
 307 000e C269     		ldr	r2, [r0, #28]
 308              	.LVL47:
 965:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 966:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 967:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 968:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 969:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Output Compare Mode */
 970:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 309              		.loc 1 970 0
 310 0010 22F48032 		bic	r2, r2, #65536
 311              	.LVL48:
 312 0014 22F07302 		bic	r2, r2, #115
 313 0018 0D68     		ldr	r5, [r1]
 314 001a 2A43     		orrs	r2, r2, r5
 315              	.LVL49:
 971:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 972:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 973:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 316              		.loc 1 973 0
 317 001c 23F40073 		bic	r3, r3, #512
 318              	.LVL50:
 319 0020 0D69     		ldr	r5, [r1, #16]
 320 0022 43EA0523 		orr	r3, r3, r5, lsl #8
 321              	.LVL51:
 974:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 975:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
 976:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 322              		.loc 1 976 0
 323 0026 23F48073 		bic	r3, r3, #256
 324              	.LVL52:
 325 002a 4D68     		ldr	r5, [r1, #4]
 326 002c 43EA0523 		orr	r3, r3, r5, lsl #8
 327              	.LVL53:
 977:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 978:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 328              		.loc 1 978 0
 329 0030 174D     		ldr	r5, .L17
 330 0032 A842     		cmp	r0, r5
 331 0034 0FD0     		beq	.L14
 332              		.loc 1 978 0 is_stmt 0 discriminator 1
 333 0036 05F50065 		add	r5, r5, #2048
 334 003a A842     		cmp	r0, r5
 335 003c 0BD0     		beq	.L14
 336              		.loc 1 978 0 discriminator 2
 337 003e 05F54065 		add	r5, r5, #3072
 338 0042 A842     		cmp	r0, r5
 339 0044 07D0     		beq	.L14
 340              		.loc 1 978 0 discriminator 3
 341 0046 05F58065 		add	r5, r5, #1024
 342 004a A842     		cmp	r0, r5
 343 004c 03D0     		beq	.L14
 344              		.loc 1 978 0 discriminator 4
 345 004e 05F58065 		add	r5, r5, #1024
 346 0052 A842     		cmp	r0, r5
 347 0054 13D1     		bne	.L15
 348              	.L14:
 979:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 980:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 981:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 982:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 983:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Polarity */
 984:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 349              		.loc 1 984 0 is_stmt 1
 350 0056 23F40063 		bic	r3, r3, #2048
 351              	.LVL54:
 352 005a 4D69     		ldr	r5, [r1, #20]
 353 005c 43EA8523 		orr	r3, r3, r5, lsl #10
 354              	.LVL55:
 985:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 986:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output State */
 987:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 355              		.loc 1 987 0
 356 0060 23F48063 		bic	r3, r3, #1024
 357              	.LVL56:
 358 0064 8D68     		ldr	r5, [r1, #8]
 359 0066 43EA8523 		orr	r3, r3, r5, lsl #10
 360              	.LVL57:
 988:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 989:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
 990:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 361              		.loc 1 990 0
 362 006a 24F48054 		bic	r4, r4, #4096
 363              	.LVL58:
 364 006e 8D69     		ldr	r5, [r1, #24]
 365 0070 44EA0514 		orr	r4, r4, r5, lsl #4
 366              	.LVL59:
 991:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 992:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the complementary output Idle state */
 993:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 367              		.loc 1 993 0
 368 0074 24F40054 		bic	r4, r4, #8192
 369              	.LVL60:
 370 0078 CD69     		ldr	r5, [r1, #28]
 371 007a 44EA4514 		orr	r4, r4, r5, lsl #5
 372              	.LVL61:
 373              	.L15:
 994:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 995:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 996:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 997:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 374              		.loc 1 997 0
 375 007e 4460     		str	r4, [r0, #4]
 998:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 999:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR2 */
1000:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 376              		.loc 1 1000 0
 377 0080 C261     		str	r2, [r0, #28]
1001:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1002:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1003:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 378              		.loc 1 1003 0
 379 0082 CA68     		ldr	r2, [r1, #12]
 380              	.LVL62:
 381              	.LBB74:
 382              	.LBB75:
2560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
2564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
2569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
2570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
2575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
 383              		.loc 2 2576 0
 384 0084 C263     		str	r2, [r0, #60]
 385              	.LVL63:
 386              	.LBE75:
 387              	.LBE74:
1004:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1005:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
1006:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 388              		.loc 1 1006 0
 389 0086 0362     		str	r3, [r0, #32]
1007:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1008:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1009:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 390              		.loc 1 1009 0
 391 0088 0020     		movs	r0, #0
 392              	.LVL64:
 393 008a 30BC     		pop	{r4, r5}
 394              		.cfi_restore 5
 395              		.cfi_restore 4
 396              		.cfi_def_cfa_offset 0
 397              	.LVL65:
 398 008c 7047     		bx	lr
 399              	.L18:
 400 008e 00BF     		.align	2
 401              	.L17:
 402 0090 002C0140 		.word	1073818624
 403              		.cfi_endproc
 404              	.LFE392:
 406              		.section	.text.OC4Config,"ax",%progbits
 407              		.align	1
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	OC4Config:
 414              	.LFB393:
1010:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1011:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1012:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 4.
1013:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1014:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure
1015:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1016:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1017:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1018:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1019:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
1020:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 415              		.loc 1 1020 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420              	.LVL66:
 421 0000 30B4     		push	{r4, r5}
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 5, -4
1021:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr2;
1022:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
1023:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
1024:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1025:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1026:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC4_INSTANCE(TIMx));
1027:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
1028:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
1029:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
1030:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
1031:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
1032:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1033:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
1034:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 425              		.loc 1 1034 0
 426 0002 036A     		ldr	r3, [r0, #32]
 427 0004 23F48053 		bic	r3, r3, #4096
 428 0008 0362     		str	r3, [r0, #32]
1035:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1036:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1037:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 429              		.loc 1 1037 0
 430 000a 036A     		ldr	r3, [r0, #32]
 431              	.LVL67:
1038:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1039:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
1040:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 432              		.loc 1 1040 0
 433 000c 4468     		ldr	r4, [r0, #4]
 434              	.LVL68:
1041:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1042:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR2 register value */
1043:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 435              		.loc 1 1043 0
 436 000e C269     		ldr	r2, [r0, #28]
 437              	.LVL69:
1044:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1045:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
1046:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
1047:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1048:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1049:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 438              		.loc 1 1049 0
 439 0010 22F08072 		bic	r2, r2, #16777216
 440              	.LVL70:
 441 0014 22F4E642 		bic	r2, r2, #29440
 442 0018 0D68     		ldr	r5, [r1]
 443 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 444              	.LVL71:
1050:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1051:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1052:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 445              		.loc 1 1052 0
 446 001e 23F40053 		bic	r3, r3, #8192
 447              	.LVL72:
 448 0022 0D69     		ldr	r5, [r1, #16]
 449 0024 43EA0533 		orr	r3, r3, r5, lsl #12
 450              	.LVL73:
1053:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1054:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
1055:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 451              		.loc 1 1055 0
 452 0028 23F48053 		bic	r3, r3, #4096
 453              	.LVL74:
 454 002c 4D68     		ldr	r5, [r1, #4]
 455 002e 43EA0533 		orr	r3, r3, r5, lsl #12
 456              	.LVL75:
1056:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1057:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 457              		.loc 1 1057 0
 458 0032 104D     		ldr	r5, .L23
 459 0034 A842     		cmp	r0, r5
 460 0036 0FD0     		beq	.L20
 461              		.loc 1 1057 0 is_stmt 0 discriminator 1
 462 0038 05F50065 		add	r5, r5, #2048
 463 003c A842     		cmp	r0, r5
 464 003e 0BD0     		beq	.L20
 465              		.loc 1 1057 0 discriminator 2
 466 0040 05F54065 		add	r5, r5, #3072
 467 0044 A842     		cmp	r0, r5
 468 0046 07D0     		beq	.L20
 469              		.loc 1 1057 0 discriminator 3
 470 0048 05F58065 		add	r5, r5, #1024
 471 004c A842     		cmp	r0, r5
 472 004e 03D0     		beq	.L20
 473              		.loc 1 1057 0 discriminator 4
 474 0050 05F58065 		add	r5, r5, #1024
 475 0054 A842     		cmp	r0, r5
 476 0056 04D1     		bne	.L21
 477              	.L20:
1058:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
1059:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
1060:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
1061:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1062:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
1063:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 478              		.loc 1 1063 0 is_stmt 1
 479 0058 24F48044 		bic	r4, r4, #16384
 480              	.LVL76:
 481 005c 8D69     		ldr	r5, [r1, #24]
 482 005e 44EA8514 		orr	r4, r4, r5, lsl #6
 483              	.LVL77:
 484              	.L21:
1064:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
1065:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1066:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CR2 */
1067:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 485              		.loc 1 1067 0
 486 0062 4460     		str	r4, [r0, #4]
1068:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1069:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR2 */
1070:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 487              		.loc 1 1070 0
 488 0064 C261     		str	r2, [r0, #28]
1071:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1072:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1073:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 489              		.loc 1 1073 0
 490 0066 CA68     		ldr	r2, [r1, #12]
 491              	.LVL78:
 492              	.LBB76:
 493              	.LBB77:
2577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
2581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
2587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
2592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
 494              		.loc 2 2593 0
 495 0068 0264     		str	r2, [r0, #64]
 496              	.LVL79:
 497              	.LBE77:
 498              	.LBE76:
1074:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1075:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
1076:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 499              		.loc 1 1076 0
 500 006a 0362     		str	r3, [r0, #32]
1077:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1078:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1079:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 501              		.loc 1 1079 0
 502 006c 0020     		movs	r0, #0
 503              	.LVL80:
 504 006e 30BC     		pop	{r4, r5}
 505              		.cfi_restore 5
 506              		.cfi_restore 4
 507              		.cfi_def_cfa_offset 0
 508              	.LVL81:
 509 0070 7047     		bx	lr
 510              	.L24:
 511 0072 00BF     		.align	2
 512              	.L23:
 513 0074 002C0140 		.word	1073818624
 514              		.cfi_endproc
 515              	.LFE393:
 517              		.section	.text.OC5Config,"ax",%progbits
 518              		.align	1
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu fpv4-sp-d16
 524              	OC5Config:
 525              	.LFB394:
1080:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1081:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1082:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 5.
1083:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1084:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 5 configuration data structure
1085:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1086:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1087:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1088:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1089:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
1090:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 526              		.loc 1 1090 0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 531              	.LVL82:
 532 0000 30B4     		push	{r4, r5}
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 4, -8
 535              		.cfi_offset 5, -4
1091:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr3;
1092:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
1093:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1094:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1095:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC5_INSTANCE(TIMx));
1096:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
1097:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
1098:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
1099:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
1100:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
1101:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1102:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 5: Reset the CC5E Bit */
1103:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 536              		.loc 1 1103 0
 537 0002 036A     		ldr	r3, [r0, #32]
 538 0004 23F48033 		bic	r3, r3, #65536
 539 0008 0362     		str	r3, [r0, #32]
1104:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1105:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1106:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 540              		.loc 1 1106 0
 541 000a 036A     		ldr	r3, [r0, #32]
 542              	.LVL83:
1107:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1108:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR3 register value */
1109:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 543              		.loc 1 1109 0
 544 000c 426D     		ldr	r2, [r0, #84]
 545              	.LVL84:
1110:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1112:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 546              		.loc 1 1112 0
 547 000e 22F48032 		bic	r2, r2, #65536
 548              	.LVL85:
 549 0012 22F07002 		bic	r2, r2, #112
 550 0016 0C68     		ldr	r4, [r1]
 551 0018 2243     		orrs	r2, r2, r4
 552              	.LVL86:
1113:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1114:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1115:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 553              		.loc 1 1115 0
 554 001a 23F40033 		bic	r3, r3, #131072
 555              	.LVL87:
 556 001e 0C69     		ldr	r4, [r1, #16]
 557 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 558              	.LVL88:
1116:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1117:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
1118:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 559              		.loc 1 1118 0
 560 0024 23F48033 		bic	r3, r3, #65536
 561              	.LVL89:
 562 0028 4C68     		ldr	r4, [r1, #4]
 563 002a 43EA0443 		orr	r3, r3, r4, lsl #16
 564              	.LVL90:
1119:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1120:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 565              		.loc 1 1120 0
 566 002e 114C     		ldr	r4, .L29
 567 0030 A042     		cmp	r0, r4
 568 0032 0FD0     		beq	.L26
 569              		.loc 1 1120 0 is_stmt 0 discriminator 1
 570 0034 04F50064 		add	r4, r4, #2048
 571 0038 A042     		cmp	r0, r4
 572 003a 0BD0     		beq	.L26
 573              		.loc 1 1120 0 discriminator 2
 574 003c 04F54064 		add	r4, r4, #3072
 575 0040 A042     		cmp	r0, r4
 576 0042 07D0     		beq	.L26
 577              		.loc 1 1120 0 discriminator 3
 578 0044 04F58064 		add	r4, r4, #1024
 579 0048 A042     		cmp	r0, r4
 580 004a 03D0     		beq	.L26
 581              		.loc 1 1120 0 discriminator 4
 582 004c 04F58064 		add	r4, r4, #1024
 583 0050 A042     		cmp	r0, r4
 584 0052 06D1     		bne	.L27
 585              	.L26:
1121:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
1122:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
1123:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
1124:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1125:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
1126:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 586              		.loc 1 1126 0 is_stmt 1
 587 0054 4468     		ldr	r4, [r0, #4]
 588 0056 24F48034 		bic	r4, r4, #65536
 589 005a 8D69     		ldr	r5, [r1, #24]
 590 005c 44EA0524 		orr	r4, r4, r5, lsl #8
 591 0060 4460     		str	r4, [r0, #4]
 592              	.L27:
1127:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1128:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
1129:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1130:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR3 */
1131:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 593              		.loc 1 1131 0
 594 0062 4265     		str	r2, [r0, #84]
1132:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1133:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1134:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 595              		.loc 1 1134 0
 596 0064 CA68     		ldr	r2, [r1, #12]
 597              	.LVL91:
 598              	.LBB78:
 599              	.LBB79:
2594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
2598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
2606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 600              		.loc 2 2607 0
 601 0066 816D     		ldr	r1, [r0, #88]
 602              	.LVL92:
 603 0068 8265     		str	r2, [r0, #88]
 604              	.LVL93:
 605              	.LBE79:
 606              	.LBE78:
1135:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1136:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
1137:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 607              		.loc 1 1137 0
 608 006a 0362     		str	r3, [r0, #32]
1138:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1139:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1140:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 609              		.loc 1 1140 0
 610 006c 0020     		movs	r0, #0
 611              	.LVL94:
 612 006e 30BC     		pop	{r4, r5}
 613              		.cfi_restore 5
 614              		.cfi_restore 4
 615              		.cfi_def_cfa_offset 0
 616 0070 7047     		bx	lr
 617              	.L30:
 618 0072 00BF     		.align	2
 619              	.L29:
 620 0074 002C0140 		.word	1073818624
 621              		.cfi_endproc
 622              	.LFE394:
 624              		.section	.text.OC6Config,"ax",%progbits
 625              		.align	1
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 629              		.fpu fpv4-sp-d16
 631              	OC6Config:
 632              	.LFB395:
1141:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1142:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1143:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 6.
1144:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1145:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 6 configuration data structure
1146:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1147:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1148:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1149:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1150:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
1151:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 633              		.loc 1 1151 0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 638              	.LVL95:
 639 0000 30B4     		push	{r4, r5}
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 4, -8
 642              		.cfi_offset 5, -4
1152:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr3;
1153:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccer;
1154:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1155:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1156:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC6_INSTANCE(TIMx));
1157:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
1158:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
1159:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
1160:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
1161:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
1162:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1163:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 5: Reset the CC6E Bit */
1164:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 643              		.loc 1 1164 0
 644 0002 036A     		ldr	r3, [r0, #32]
 645 0004 23F48013 		bic	r3, r3, #1048576
 646 0008 0362     		str	r3, [r0, #32]
1165:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1166:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1167:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 647              		.loc 1 1167 0
 648 000a 036A     		ldr	r3, [r0, #32]
 649              	.LVL96:
1168:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1169:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Get the TIMx CCMR3 register value */
1170:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 650              		.loc 1 1170 0
 651 000c 426D     		ldr	r2, [r0, #84]
 652              	.LVL97:
1171:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1172:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1173:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 653              		.loc 1 1173 0
 654 000e 22F08072 		bic	r2, r2, #16777216
 655              	.LVL98:
 656 0012 22F4E042 		bic	r2, r2, #28672
 657 0016 0C68     		ldr	r4, [r1]
 658 0018 42EA0422 		orr	r2, r2, r4, lsl #8
 659              	.LVL99:
1174:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1175:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1176:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 660              		.loc 1 1176 0
 661 001c 23F40013 		bic	r3, r3, #2097152
 662              	.LVL100:
 663 0020 0C69     		ldr	r4, [r1, #16]
 664 0022 43EA0453 		orr	r3, r3, r4, lsl #20
 665              	.LVL101:
1177:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1178:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Output State */
1179:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 666              		.loc 1 1179 0
 667 0026 23F48013 		bic	r3, r3, #1048576
 668              	.LVL102:
 669 002a 4C68     		ldr	r4, [r1, #4]
 670 002c 43EA0453 		orr	r3, r3, r4, lsl #20
 671              	.LVL103:
1180:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1181:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 672              		.loc 1 1181 0
 673 0030 104C     		ldr	r4, .L35
 674 0032 A042     		cmp	r0, r4
 675 0034 0FD0     		beq	.L32
 676              		.loc 1 1181 0 is_stmt 0 discriminator 1
 677 0036 04F50064 		add	r4, r4, #2048
 678 003a A042     		cmp	r0, r4
 679 003c 0BD0     		beq	.L32
 680              		.loc 1 1181 0 discriminator 2
 681 003e 04F54064 		add	r4, r4, #3072
 682 0042 A042     		cmp	r0, r4
 683 0044 07D0     		beq	.L32
 684              		.loc 1 1181 0 discriminator 3
 685 0046 04F58064 		add	r4, r4, #1024
 686 004a A042     		cmp	r0, r4
 687 004c 03D0     		beq	.L32
 688              		.loc 1 1181 0 discriminator 4
 689 004e 04F58064 		add	r4, r4, #1024
 690 0052 A042     		cmp	r0, r4
 691 0054 06D1     		bne	.L33
 692              	.L32:
1182:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
1183:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
1184:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
1185:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1186:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     /* Set the Output Idle state */
1187:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 693              		.loc 1 1187 0 is_stmt 1
 694 0056 4468     		ldr	r4, [r0, #4]
 695 0058 24F48024 		bic	r4, r4, #262144
 696 005c 8D69     		ldr	r5, [r1, #24]
 697 005e 44EA8524 		orr	r4, r4, r5, lsl #10
 698 0062 4460     		str	r4, [r0, #4]
 699              	.L33:
1188:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
1189:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1190:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCMR3 */
1191:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 700              		.loc 1 1191 0
 701 0064 4265     		str	r2, [r0, #84]
1192:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1193:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1194:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 702              		.loc 1 1194 0
 703 0066 CA68     		ldr	r2, [r1, #12]
 704              	.LVL104:
 705              	.LBB80:
 706              	.LBB81:
2608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
2612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
2620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
 707              		.loc 2 2621 0
 708 0068 C265     		str	r2, [r0, #92]
 709              	.LVL105:
 710              	.LBE81:
 711              	.LBE80:
1195:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1196:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Write to TIMx CCER */
1197:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 712              		.loc 1 1197 0
 713 006a 0362     		str	r3, [r0, #32]
1198:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1199:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1200:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 714              		.loc 1 1200 0
 715 006c 0020     		movs	r0, #0
 716              	.LVL106:
 717 006e 30BC     		pop	{r4, r5}
 718              		.cfi_restore 5
 719              		.cfi_restore 4
 720              		.cfi_def_cfa_offset 0
 721 0070 7047     		bx	lr
 722              	.L36:
 723 0072 00BF     		.align	2
 724              	.L35:
 725 0074 002C0140 		.word	1073818624
 726              		.cfi_endproc
 727              	.LFE395:
 729              		.section	.text.IC1Config,"ax",%progbits
 730              		.align	1
 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 734              		.fpu fpv4-sp-d16
 736              	IC1Config:
 737              	.LFB396:
1201:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1202:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1203:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 1.
1204:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1205:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure
1206:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1207:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1208:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1209:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1210:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1211:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 738              		.loc 1 1211 0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 0
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		@ link register save eliminated.
 743              	.LVL107:
 744 0000 10B4     		push	{r4}
 745              		.cfi_def_cfa_offset 4
 746              		.cfi_offset 4, -4
1212:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1213:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
1214:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1215:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1216:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1217:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1218:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
1220:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 747              		.loc 1 1220 0
 748 0002 036A     		ldr	r3, [r0, #32]
 749 0004 23F00103 		bic	r3, r3, #1
 750 0008 0362     		str	r3, [r0, #32]
1221:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1222:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1223:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR1,
 751              		.loc 1 1223 0
 752 000a 8369     		ldr	r3, [r0, #24]
 753 000c 23F0FF03 		bic	r3, r3, #255
 754 0010 4A68     		ldr	r2, [r1, #4]
 755 0012 CC68     		ldr	r4, [r1, #12]
 756 0014 2243     		orrs	r2, r2, r4
 757 0016 8C68     		ldr	r4, [r1, #8]
 758 0018 2243     		orrs	r2, r2, r4
 759 001a 43EA1243 		orr	r3, r3, r2, lsr #16
 760 001e 8361     		str	r3, [r0, #24]
1224:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
1225:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1226:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1227:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Polarity and set the CC1E Bit */
1228:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
 761              		.loc 1 1228 0
 762 0020 036A     		ldr	r3, [r0, #32]
 763 0022 23F00A03 		bic	r3, r3, #10
 764 0026 0A68     		ldr	r2, [r1]
 765 0028 1343     		orrs	r3, r3, r2
 766 002a 43F00103 		orr	r3, r3, #1
 767 002e 0362     		str	r3, [r0, #32]
1229:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
1230:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E));
1231:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1232:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1233:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 768              		.loc 1 1233 0
 769 0030 0020     		movs	r0, #0
 770              	.LVL108:
 771 0032 5DF8044B 		ldr	r4, [sp], #4
 772              		.cfi_restore 4
 773              		.cfi_def_cfa_offset 0
 774 0036 7047     		bx	lr
 775              		.cfi_endproc
 776              	.LFE396:
 778              		.section	.text.IC2Config,"ax",%progbits
 779              		.align	1
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 783              		.fpu fpv4-sp-d16
 785              	IC2Config:
 786              	.LFB397:
1234:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1235:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1236:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 2.
1237:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1238:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure
1239:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1240:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1241:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1242:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1243:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1244:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 787              		.loc 1 1244 0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 792              	.LVL109:
 793 0000 10B4     		push	{r4}
 794              		.cfi_def_cfa_offset 4
 795              		.cfi_offset 4, -4
1245:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1246:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(TIMx));
1247:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1248:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1249:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1250:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1251:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1252:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
1253:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
 796              		.loc 1 1253 0
 797 0002 036A     		ldr	r3, [r0, #32]
 798 0004 23F01003 		bic	r3, r3, #16
 799 0008 0362     		str	r3, [r0, #32]
1254:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1255:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1256:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR1,
 800              		.loc 1 1256 0
 801 000a 8369     		ldr	r3, [r0, #24]
 802 000c 23F47F43 		bic	r3, r3, #65280
 803 0010 4A68     		ldr	r2, [r1, #4]
 804 0012 CC68     		ldr	r4, [r1, #12]
 805 0014 2243     		orrs	r2, r2, r4
 806 0016 8C68     		ldr	r4, [r1, #8]
 807 0018 2243     		orrs	r2, r2, r4
 808 001a 43EA1223 		orr	r3, r3, r2, lsr #8
 809 001e 8361     		str	r3, [r0, #24]
1257:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
1258:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1259:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1260:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Polarity and set the CC2E Bit */
1261:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
 810              		.loc 1 1261 0
 811 0020 036A     		ldr	r3, [r0, #32]
 812 0022 23F0A003 		bic	r3, r3, #160
 813 0026 0A68     		ldr	r2, [r1]
 814 0028 43EA0213 		orr	r3, r3, r2, lsl #4
 815 002c 43F01003 		orr	r3, r3, #16
 816 0030 0362     		str	r3, [r0, #32]
1262:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
1263:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E));
1264:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1265:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1266:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 817              		.loc 1 1266 0
 818 0032 0020     		movs	r0, #0
 819              	.LVL110:
 820 0034 5DF8044B 		ldr	r4, [sp], #4
 821              		.cfi_restore 4
 822              		.cfi_def_cfa_offset 0
 823 0038 7047     		bx	lr
 824              		.cfi_endproc
 825              	.LFE397:
 827              		.section	.text.IC3Config,"ax",%progbits
 828              		.align	1
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 832              		.fpu fpv4-sp-d16
 834              	IC3Config:
 835              	.LFB398:
1267:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1268:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1269:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 3.
1270:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1271:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure
1272:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1273:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1274:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1275:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1276:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1277:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 836              		.loc 1 1277 0
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 0
 839              		@ frame_needed = 0, uses_anonymous_args = 0
 840              		@ link register save eliminated.
 841              	.LVL111:
 842 0000 10B4     		push	{r4}
 843              		.cfi_def_cfa_offset 4
 844              		.cfi_offset 4, -4
1278:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1279:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC3_INSTANCE(TIMx));
1280:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1281:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1282:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1283:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1284:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1285:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
1286:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 845              		.loc 1 1286 0
 846 0002 036A     		ldr	r3, [r0, #32]
 847 0004 23F48073 		bic	r3, r3, #256
 848 0008 0362     		str	r3, [r0, #32]
1287:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1288:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1289:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR2,
 849              		.loc 1 1289 0
 850 000a C369     		ldr	r3, [r0, #28]
 851 000c 23F0FF03 		bic	r3, r3, #255
 852 0010 4A68     		ldr	r2, [r1, #4]
 853 0012 CC68     		ldr	r4, [r1, #12]
 854 0014 2243     		orrs	r2, r2, r4
 855 0016 8C68     		ldr	r4, [r1, #8]
 856 0018 2243     		orrs	r2, r2, r4
 857 001a 43EA1243 		orr	r3, r3, r2, lsr #16
 858 001e C361     		str	r3, [r0, #28]
1290:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
1291:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1292:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1293:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Polarity and set the CC3E Bit */
1294:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
 859              		.loc 1 1294 0
 860 0020 036A     		ldr	r3, [r0, #32]
 861 0022 23F42063 		bic	r3, r3, #2560
 862 0026 0A68     		ldr	r2, [r1]
 863 0028 43EA0223 		orr	r3, r3, r2, lsl #8
 864 002c 43F48073 		orr	r3, r3, #256
 865 0030 0362     		str	r3, [r0, #32]
1295:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCER_CC3P | TIM_CCER_CC3NP),
1296:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E));
1297:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1298:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1299:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 866              		.loc 1 1299 0
 867 0032 0020     		movs	r0, #0
 868              	.LVL112:
 869 0034 5DF8044B 		ldr	r4, [sp], #4
 870              		.cfi_restore 4
 871              		.cfi_def_cfa_offset 0
 872 0038 7047     		bx	lr
 873              		.cfi_endproc
 874              	.LFE398:
 876              		.section	.text.IC4Config,"ax",%progbits
 877              		.align	1
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 881              		.fpu fpv4-sp-d16
 883              	IC4Config:
 884              	.LFB399:
1300:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1301:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
1302:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 4.
1303:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1304:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure
1305:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1306:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1307:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   *          - ERROR: not applicable
1308:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   */
1309:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1310:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** {
 885              		.loc 1 1310 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890              	.LVL113:
 891 0000 10B4     		push	{r4}
 892              		.cfi_def_cfa_offset 4
 893              		.cfi_offset 4, -4
1311:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Check the parameters */
1312:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_TIM_CC4_INSTANCE(TIMx));
1313:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1314:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1315:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1316:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1317:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1318:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
1319:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 894              		.loc 1 1319 0
 895 0002 036A     		ldr	r3, [r0, #32]
 896 0004 23F48053 		bic	r3, r3, #4096
 897 0008 0362     		str	r3, [r0, #32]
1320:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1321:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1322:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR2,
 898              		.loc 1 1322 0
 899 000a C369     		ldr	r3, [r0, #28]
 900 000c 23F47F43 		bic	r3, r3, #65280
 901 0010 4A68     		ldr	r2, [r1, #4]
 902 0012 CC68     		ldr	r4, [r1, #12]
 903 0014 2243     		orrs	r2, r2, r4
 904 0016 8C68     		ldr	r4, [r1, #8]
 905 0018 2243     		orrs	r2, r2, r4
 906 001a 43EA1223 		orr	r3, r3, r2, lsr #8
 907 001e C361     		str	r3, [r0, #28]
1323:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
1324:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1325:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1326:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Select the Polarity and set the CC2E Bit */
1327:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
 908              		.loc 1 1327 0
 909 0020 036A     		ldr	r3, [r0, #32]
 910 0022 23F42043 		bic	r3, r3, #40960
 911 0026 0A68     		ldr	r2, [r1]
 912 0028 43EA0233 		orr	r3, r3, r2, lsl #12
 913 002c 43F48053 		orr	r3, r3, #4096
 914 0030 0362     		str	r3, [r0, #32]
1328:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              (TIM_CCER_CC4P | TIM_CCER_CC4NP),
1329:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E));
1330:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
1331:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   return SUCCESS;
1332:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 915              		.loc 1 1332 0
 916 0032 0020     		movs	r0, #0
 917              	.LVL114:
 918 0034 5DF8044B 		ldr	r4, [sp], #4
 919              		.cfi_restore 4
 920              		.cfi_def_cfa_offset 0
 921 0038 7047     		bx	lr
 922              		.cfi_endproc
 923              	.LFE399:
 925              		.section	.text.LL_TIM_DeInit,"ax",%progbits
 926              		.align	1
 927              		.global	LL_TIM_DeInit
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 931              		.fpu fpv4-sp-d16
 933              	LL_TIM_DeInit:
 934              	.LFB377:
 218:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = SUCCESS;
 935              		.loc 1 218 0
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 0
 938              		@ frame_needed = 0, uses_anonymous_args = 0
 939              		@ link register save eliminated.
 940              	.LVL115:
 224:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 941              		.loc 1 224 0
 942 0000 524B     		ldr	r3, .L69
 943 0002 9842     		cmp	r0, r3
 944 0004 1FD0     		beq	.L58
 229:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 945              		.loc 1 229 0
 946 0006 B0F1804F 		cmp	r0, #1073741824
 947 000a 28D0     		beq	.L59
 235:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 948              		.loc 1 235 0
 949 000c 504B     		ldr	r3, .L69+4
 950 000e 9842     		cmp	r0, r3
 951 0010 30D0     		beq	.L60
 242:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 952              		.loc 1 242 0
 953 0012 504B     		ldr	r3, .L69+8
 954 0014 9842     		cmp	r0, r3
 955 0016 39D0     		beq	.L61
 249:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 956              		.loc 1 249 0
 957 0018 4F4B     		ldr	r3, .L69+12
 958 001a 9842     		cmp	r0, r3
 959 001c 42D0     		beq	.L62
 255:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 960              		.loc 1 255 0
 961 001e 4F4B     		ldr	r3, .L69+16
 962 0020 9842     		cmp	r0, r3
 963 0022 4BD0     		beq	.L63
 261:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 964              		.loc 1 261 0
 965 0024 4E4B     		ldr	r3, .L69+20
 966 0026 9842     		cmp	r0, r3
 967 0028 54D0     		beq	.L64
 268:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 968              		.loc 1 268 0
 969 002a 4E4B     		ldr	r3, .L69+24
 970 002c 9842     		cmp	r0, r3
 971 002e 5DD0     		beq	.L65
 274:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 972              		.loc 1 274 0
 973 0030 4D4B     		ldr	r3, .L69+28
 974 0032 9842     		cmp	r0, r3
 975 0034 66D0     		beq	.L66
 279:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 976              		.loc 1 279 0
 977 0036 4D4B     		ldr	r3, .L69+32
 978 0038 9842     		cmp	r0, r3
 979 003a 6FD0     		beq	.L67
 285:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 980              		.loc 1 285 0
 981 003c 4C4B     		ldr	r3, .L69+36
 982 003e 9842     		cmp	r0, r3
 983 0040 78D0     		beq	.L68
 293:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 984              		.loc 1 293 0
 985 0042 0120     		movs	r0, #1
 986              	.LVL116:
 297:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 987              		.loc 1 297 0
 988 0044 7047     		bx	lr
 989              	.LVL117:
 990              	.L58:
 991              	.LBB82:
 992              	.LBB83:
 993              		.file 3 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @file    stm32l4xx_ll_bus.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   @verbatim
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ==============================================================================
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****     [..]
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       from/to registers.
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****     [..]
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       Workarounds:
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   @endverbatim
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @attention
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #ifndef STM32L4xx_LL_BUS_H
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define STM32L4xx_LL_BUS_H
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #ifdef __cplusplus
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** extern "C" {
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #include "stm32l4xx.h"
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @addtogroup STM32L4xx_LL_Driver
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(RCC)
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DMAMUX1)
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DMAMUX1 */
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DMA2D)
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D          RCC_AHB1ENR_DMA2DEN
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DMA2D */
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GFXMMU)
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GFXMMU         RCC_AHB1ENR_GFXMMUEN
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GFXMMU */
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOD)
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /*GPIOD*/
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOE)
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /*GPIOE*/
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOF)
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOF */
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOG)
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOG */
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOI)
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOI          RCC_AHB2ENR_GPIOIEN
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOI */
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DCMI)
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DCMI */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(AES)
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* AES */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(HASH)
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* HASH */
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPIM)
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OSPIM          RCC_AHB2ENR_OSPIMEN
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPIM */
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(PKA)
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR_PKAEN
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* PKA */
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN)
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC1         RCC_AHB2ENR_SDMMC1EN
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SRAM3_BASE)
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM3          RCC_AHB2SMENR_SRAM3SMEN
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SRAM3_BASE */
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(QUADSPI)
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* QUADSPI */
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI1)
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI1          RCC_AHB3ENR_OSPI1EN
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI1 */
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI2)
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI2          RCC_AHB3ENR_OSPI2EN
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI2 */
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM3)
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM3 */
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM4)
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM4 */
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM5)
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM5 */
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(LCD)
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR1_LCDEN
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* LCD */
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(RCC_APB1ENR1_RTCAPBEN)
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* RCC_APB1ENR1_RTCAPBEN */
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SPI2)
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SPI2 */
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USART3)
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USART3 */
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(UART4)
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* UART4 */
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(UART5)
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* UART5 */
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(I2C2)
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* I2C2 */
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(CRS)
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* CRS */
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR1_CAN1EN
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(CAN2)
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR1_CAN2EN
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* CAN2 */
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USB)
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBFSEN
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USB */
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR1_DAC1EN
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          RCC_APB1ENR1_OPAMPEN
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(I2C4)
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* I2C4 */
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SWPMI1)
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SWPMI1         RCC_APB1ENR2_SWPMI1EN
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SWPMI1 */
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN)
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDMMC1         RCC_APB2ENR_SDMMC1EN
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM8)
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM8 */
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM17)
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM17 */
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SAI2)
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SAI2 */
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1         RCC_APB2ENR_DFSDM1EN
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(LTDC)
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC           RCC_APB2ENR_LTDCEN
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* LTDC */
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DSI)
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI            RCC_APB2ENR_DSIEN
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DSI */
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** Legacy definitions for compatibility purpose
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** @cond 0
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM          LL_APB2_GRP1_PERIPH_DFSDM1
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** @endcond
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock\n
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_EnableClock\n
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_EnableClock
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_IsEnabledClock\n
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_IsEnabledClock
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock\n
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_DisableClock\n
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_DisableClock
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ForceReset\n
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset\n
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ForceReset
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ReleaseReset
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockStopSleep\n
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_EnableClockStopSleep
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockStopSleep\n
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_DisableClockStopSleep
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_EnableClock\n
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_EnableClock\n
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_EnableClock\n
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_EnableClock\n
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock\n
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_EnableClock\n
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_EnableClock
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_IsEnabledClock\n
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_IsEnabledClock\n
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_IsEnabledClock\n
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_IsEnabledClock\n
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_IsEnabledClock\n
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock\n
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_IsEnabledClock\n
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_IsEnabledClock
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_DisableClock\n
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_DisableClock\n
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_DisableClock\n
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_DisableClock\n
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_DisableClock\n
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock\n
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_DisableClock\n
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_DisableClock
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ForceReset\n
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ForceReset\n
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ForceReset\n
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ForceReset\n
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOIRST      LL_AHB2_GRP1_ForceReset\n
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST      LL_AHB2_GRP1_ForceReset\n
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ForceReset\n
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     DCMIRST       LL_AHB2_GRP1_ForceReset\n
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ForceReset\n
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ForceReset\n
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ForceReset\n
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OSPIMRST      LL_AHB2_GRP1_ForceReset\n
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ForceReset
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ReleaseReset\n
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ReleaseReset\n
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOIRST      LL_AHB2_GRP1_ReleaseReset\n
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST      LL_AHB2_GRP1_ReleaseReset\n
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ReleaseReset\n
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     DCMIRST       LL_AHB2_GRP1_ReleaseReset\n
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ReleaseReset\n
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ReleaseReset\n
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ReleaseReset\n
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OSPIMRST      LL_AHB2_GRP1_ReleaseReset\n
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ReleaseReset
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOISMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SRAM3SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    OTGFSSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    DCMISMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    HASHSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    OSPIMSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SDMMC1SMEN    LL_AHB2_GRP1_EnableClockStopSleep
 781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
 793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
 806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    GPIOISMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SRAM3SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    OTGFSSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    DCMISMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    HASHSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    OSPIMSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2SMENR    SDMMC1SMEN    LL_AHB2_GRP1_DisableClockStopSleep
 835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*)
 847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock\n
 876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_EnableClock\n
 877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI2EN       LL_AHB3_GRP1_EnableClock
 878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock\n
 900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_IsEnabledClock\n
 901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI2EN       LL_AHB3_GRP1_IsEnabledClock
 902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock\n
 920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_DisableClock\n
 921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3ENR      OSPI2EN       LL_AHB3_GRP1_DisableClock
 922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset\n
 940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     OSPI1RST      LL_AHB3_GRP1_ForceReset\n
 941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     OSPI2RST      LL_AHB3_GRP1_ForceReset
 942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset\n
 961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     OSPI1RST      LL_AHB3_GRP1_ReleaseReset\n
 962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3RSTR     OSPI2RST      LL_AHB3_GRP1_ReleaseReset
 963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep\n
 982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    OSPI1SMEN     LL_AHB3_GRP1_EnableClockStopSleep\n
 983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    OSPI2SMEN     LL_AHB3_GRP1_EnableClockStopSleep
 984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
 988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
 989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
1004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
1005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep\n
1006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    OSPI1SMEN     LL_AHB3_GRP1_DisableClockStopSleep\n
1007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB3SMENR    OSPI2SMEN     LL_AHB3_GRP1_DisableClockStopSleep\n
1008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*)
1012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*)
1013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
1018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
1020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
1024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
1025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
1027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
1028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
1029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
1033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
1034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
1035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
1036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
1037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
1038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_EnableClock\n
1039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
1040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
1041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
1042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
1043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
1044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
1045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
1046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
1047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
1048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
1049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
1050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
1051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN1EN        LL_APB1_GRP1_EnableClock\n
1052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USBFSEN       LL_APB1_GRP1_EnableClock\n
1053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN2EN        LL_APB1_GRP1_EnableClock\n
1054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
1055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     DAC1EN        LL_APB1_GRP1_EnableClock\n
1056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     OPAMPEN       LL_APB1_GRP1_EnableClock\n
1057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
1058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
1090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
1093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
1095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
1101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
1102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     SWPMI1EN      LL_APB1_GRP2_EnableClock\n
1103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
1104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
1114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
1117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
1119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
1125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
1126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
1127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
1128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
1129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
1130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_IsEnabledClock\n
1131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
1132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
1133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
1134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
1135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
1136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
1137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
1138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
1139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
1140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
1141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
1142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
1143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
1144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USBFSEN       LL_APB1_GRP1_IsEnabledClock\n
1145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
1146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_IsEnabledClock\n
1147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
1148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     OPAMPEN       LL_APB1_GRP1_IsEnabledClock\n
1149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
1150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
1182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
1184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_IsEnabledClock\n
1190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     SWPMI1EN      LL_APB1_GRP2_IsEnabledClock\n
1191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
1192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
1204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_DisableClock\n
1210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_DisableClock\n
1211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_DisableClock\n
1212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_DisableClock\n
1213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_DisableClock\n
1214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_DisableClock\n
1215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_DisableClock\n
1217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
1218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_DisableClock\n
1219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
1220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_DisableClock\n
1221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_DisableClock\n
1222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_DisableClock\n
1223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN1EN        LL_APB1_GRP1_DisableClock\n
1228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     USBFSEN       LL_APB1_GRP1_DisableClock\n
1229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     CAN2EN        LL_APB1_GRP1_DisableClock\n
1230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_DisableClock\n
1231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     DAC1EN        LL_APB1_GRP1_DisableClock\n
1232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     OPAMPEN       LL_APB1_GRP1_DisableClock\n
1233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_DisableClock\n
1274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     SWPMI1EN      LL_APB1_GRP2_DisableClock\n
1275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_DisableClock
1276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ForceReset\n
1293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM3RST       LL_APB1_GRP1_ForceReset\n
1294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM4RST       LL_APB1_GRP1_ForceReset\n
1295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM5RST       LL_APB1_GRP1_ForceReset\n
1296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM6RST       LL_APB1_GRP1_ForceReset\n
1297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM7RST       LL_APB1_GRP1_ForceReset\n
1298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    LCDRST        LL_APB1_GRP1_ForceReset\n
1299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ForceReset\n
1300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    SPI3RST       LL_APB1_GRP1_ForceReset\n
1301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USART2RST     LL_APB1_GRP1_ForceReset\n
1302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USART3RST     LL_APB1_GRP1_ForceReset\n
1303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    UART4RST      LL_APB1_GRP1_ForceReset\n
1304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    UART5RST      LL_APB1_GRP1_ForceReset\n
1305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ForceReset\n
1306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ForceReset\n
1307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ForceReset\n
1308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CRSRST        LL_APB1_GRP1_ForceReset\n
1309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CAN1RST       LL_APB1_GRP1_ForceReset\n
1310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USBFSRST      LL_APB1_GRP1_ForceReset\n
1311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CAN2RST       LL_APB1_GRP1_ForceReset\n
1312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    PWRRST        LL_APB1_GRP1_ForceReset\n
1313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    DAC1RST       LL_APB1_GRP1_ForceReset\n
1314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    OPAMPRST      LL_APB1_GRP1_ForceReset\n
1315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ForceReset
1316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ForceReset\n
1354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    I2C4RST       LL_APB1_GRP2_ForceReset\n
1355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    SWPMI1RST     LL_APB1_GRP2_ForceReset\n
1356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ForceReset
1357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ReleaseReset\n
1375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM3RST       LL_APB1_GRP1_ReleaseReset\n
1376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM4RST       LL_APB1_GRP1_ReleaseReset\n
1377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM5RST       LL_APB1_GRP1_ReleaseReset\n
1378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM6RST       LL_APB1_GRP1_ReleaseReset\n
1379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    TIM7RST       LL_APB1_GRP1_ReleaseReset\n
1380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    LCDRST        LL_APB1_GRP1_ReleaseReset\n
1381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ReleaseReset\n
1382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    SPI3RST       LL_APB1_GRP1_ReleaseReset\n
1383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USART2RST     LL_APB1_GRP1_ReleaseReset\n
1384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USART3RST     LL_APB1_GRP1_ReleaseReset\n
1385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    UART4RST      LL_APB1_GRP1_ReleaseReset\n
1386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    UART5RST      LL_APB1_GRP1_ReleaseReset\n
1387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ReleaseReset\n
1388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ReleaseReset\n
1389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ReleaseReset\n
1390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CRSRST        LL_APB1_GRP1_ReleaseReset\n
1391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CAN1RST       LL_APB1_GRP1_ReleaseReset\n
1392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    USBFSRST      LL_APB1_GRP1_ReleaseReset\n
1393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    CAN2RST       LL_APB1_GRP1_ReleaseReset\n
1394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    PWRRST        LL_APB1_GRP1_ReleaseReset\n
1395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    DAC1RST       LL_APB1_GRP1_ReleaseReset\n
1396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    OPAMPRST      LL_APB1_GRP1_ReleaseReset\n
1397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ReleaseReset
1398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ReleaseReset\n
1436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    I2C4RST       LL_APB1_GRP2_ReleaseReset\n
1437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    SWPMI1RST     LL_APB1_GRP2_ReleaseReset\n
1438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ReleaseReset
1439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM4SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM5SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM6SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM7SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   LCDSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_EnableClockStopSleep\n
1464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   SPI3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
1468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USART3SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
1469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   UART4SMEN     LL_APB1_GRP1_EnableClockStopSleep\n
1470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   UART5SMEN     LL_APB1_GRP1_EnableClockStopSleep\n
1471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CRSSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CAN1SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USBFSSMEN     LL_APB1_GRP1_EnableClockStopSleep\n
1477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CAN2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   PWRSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   DAC1SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   OPAMPSMEN     LL_APB1_GRP1_EnableClockStopSleep\n
1481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_EnableClockStopSleep
1482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
1514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_EnableClockStopSleep\n
1525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   I2C4SMEN      LL_APB1_GRP2_EnableClockStopSleep\n
1526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   SWPMI1SMEN    LL_APB1_GRP2_EnableClockStopSleep\n
1527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_EnableClockStopSleep
1528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs)
1538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM4SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM5SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM6SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   TIM7SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   LCDSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_DisableClockStopSleep\n
1556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   SPI3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
1560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USART3SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
1561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   UART4SMEN     LL_APB1_GRP1_DisableClockStopSleep\n
1562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   UART5SMEN     LL_APB1_GRP1_DisableClockStopSleep\n
1563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CRSSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CAN1SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   USBFSSMEN     LL_APB1_GRP1_DisableClockStopSleep\n
1569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   CAN2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   PWRSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   DAC1SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   OPAMPSMEN     LL_APB1_GRP1_DisableClockStopSleep\n
1573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_DisableClockStopSleep
1574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
1592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1
1595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
1599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
1600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
1606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_DisableClockStopSleep\n
1613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   I2C4SMEN      LL_APB1_GRP2_DisableClockStopSleep\n
1614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   SWPMI1SMEN    LL_APB1_GRP2_DisableClockStopSleep\n
1615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_DisableClockStopSleep
1616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*)
1620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs)
1626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
1632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
1633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
1636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
1637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_EnableClock\n
1642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SDMMC1EN      LL_APB2_GRP1_EnableClock\n
1643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
1646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
1648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_EnableClock\n
1651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI2EN        LL_APB2_GRP1_EnableClock\n
1652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DFSDM1EN      LL_APB2_GRP1_EnableClock\n
1653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      LTDCEN        LL_APB2_GRP1_EnableClock\n
1654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DSIEN         LL_APB2_GRP1_EnableClock
1655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
1658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*)
1659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
1666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI (*)
1671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
1679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
1681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
1682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
1686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_IsEnabledClock\n
1687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_IsEnabledClock\n
1688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SDMMC1EN      LL_APB2_GRP1_IsEnabledClock\n
1689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
1690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
1691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_IsEnabledClock\n
1692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
1693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_IsEnabledClock\n
1694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
1695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
1696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_IsEnabledClock\n
1697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI2EN        LL_APB2_GRP1_IsEnabledClock\n
1698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DFSDM1EN      LL_APB2_GRP1_IsEnabledClock\n
1699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      LTDCEN        LL_APB2_GRP1_IsEnabledClock\n
1700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DSIEN         LL_APB2_GRP1_IsEnabledClock
1701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
1704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*)
1705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
1712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI (*)
1717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
1722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
1724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
1728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_DisableClock\n
1729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SDMMC1EN      LL_APB2_GRP1_DisableClock\n
1730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_DisableClock\n
1731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
1732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_DisableClock\n
1733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
1734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_DisableClock\n
1735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_DisableClock\n
1736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_DisableClock\n
1737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_DisableClock\n
1738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      SAI2EN        LL_APB2_GRP1_DisableClock\n
1739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DFSDM1EN      LL_APB2_GRP1_DisableClock\n
1740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      LTDCEN        LL_APB2_GRP1_DisableClock\n
1741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2ENR      DSIEN         LL_APB2_GRP1_DisableClock
1742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*)
1745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
1752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI (*)
1757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
1762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
1764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force APB2 peripherals reset.
1768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB2RSTR     SYSCFGRST     LL_APB2_GRP1_ForceReset\n
1769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SDMMC1RST     LL_APB2_GRP1_ForceReset\n
1770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM1RST       LL_APB2_GRP1_ForceReset\n
1771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ForceReset\n
1772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM8RST       LL_APB2_GRP1_ForceReset\n
1773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ForceReset\n
1774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM15RST      LL_APB2_GRP1_ForceReset\n
1775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM16RST      LL_APB2_GRP1_ForceReset\n
1776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM17RST      LL_APB2_GRP1_ForceReset\n
1777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SAI1RST       LL_APB2_GRP1_ForceReset\n
1778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SAI2RST       LL_APB2_GRP1_ForceReset\n
1779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     DFSDM1RST     LL_APB2_GRP1_ForceReset\n
1780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     LTDCRST       LL_APB2_GRP1_ForceReset\n
1781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     DSIRST        LL_APB2_GRP1_ForceReset
1782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
1784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*)
1786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
1793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI (*)
1798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
1803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->APB2RSTR, Periphs);
 994              		.loc 3 1804 0
 995 0046 03F56443 		add	r3, r3, #58368
 996 004a 1A6C     		ldr	r2, [r3, #64]
 997 004c 42F40062 		orr	r2, r2, #2048
 998 0050 1A64     		str	r2, [r3, #64]
 999              	.LVL118:
 1000              	.LBE83:
 1001              	.LBE82:
 1002              	.LBB84:
 1003              	.LBB85:
1805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
1806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
1807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
1808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release APB2 peripherals reset.
1809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll APB2RSTR     SYSCFGRST     LL_APB2_GRP1_ReleaseReset\n
1810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SDMMC1RST     LL_APB2_GRP1_ReleaseReset\n
1811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM1RST       LL_APB2_GRP1_ReleaseReset\n
1812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ReleaseReset\n
1813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM8RST       LL_APB2_GRP1_ReleaseReset\n
1814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ReleaseReset\n
1815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM15RST      LL_APB2_GRP1_ReleaseReset\n
1816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM16RST      LL_APB2_GRP1_ReleaseReset\n
1817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     TIM17RST      LL_APB2_GRP1_ReleaseReset\n
1818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SAI1RST       LL_APB2_GRP1_ReleaseReset\n
1819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     SAI2RST       LL_APB2_GRP1_ReleaseReset\n
1820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     DFSDM1RST     LL_APB2_GRP1_ReleaseReset\n
1821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     LTDCRST       LL_APB2_GRP1_ReleaseReset\n
1822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         APB2RSTR     DSIRST        LL_APB2_GRP1_ReleaseReset
1823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
1825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*)
1827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
1834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI (*)
1839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
1842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
1843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
1844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
1845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2RSTR, Periphs);
 1004              		.loc 3 1845 0
 1005 0052 1A6C     		ldr	r2, [r3, #64]
 1006 0054 22F40062 		bic	r2, r2, #2048
 1007 0058 1A64     		str	r2, [r3, #64]
 1008              	.LBE85:
 1009              	.LBE84:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1010              		.loc 1 219 0
 1011 005a 0020     		movs	r0, #0
 1012              	.LVL119:
 1013 005c 7047     		bx	lr
 1014              	.LVL120:
 1015              	.L59:
 1016              	.LBB86:
 1017              	.LBB87:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1018              		.loc 3 1348 0
 1019 005e 454B     		ldr	r3, .L69+40
 1020 0060 9A6B     		ldr	r2, [r3, #56]
 1021 0062 42F00102 		orr	r2, r2, #1
 1022 0066 9A63     		str	r2, [r3, #56]
 1023              	.LVL121:
 1024              	.LBE87:
 1025              	.LBE86:
 1026              	.LBB88:
 1027              	.LBB89:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1028              		.loc 3 1430 0
 1029 0068 9A6B     		ldr	r2, [r3, #56]
 1030 006a 22F00102 		bic	r2, r2, #1
 1031 006e 9A63     		str	r2, [r3, #56]
 1032              	.LBE89:
 1033              	.LBE88:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1034              		.loc 1 219 0
 1035 0070 0020     		movs	r0, #0
 1036              	.LVL122:
 1037 0072 7047     		bx	lr
 1038              	.LVL123:
 1039              	.L60:
 1040              	.LBB90:
 1041              	.LBB91:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1042              		.loc 3 1348 0
 1043 0074 03F50333 		add	r3, r3, #134144
 1044 0078 9A6B     		ldr	r2, [r3, #56]
 1045 007a 42F00202 		orr	r2, r2, #2
 1046 007e 9A63     		str	r2, [r3, #56]
 1047              	.LVL124:
 1048              	.LBE91:
 1049              	.LBE90:
 1050              	.LBB92:
 1051              	.LBB93:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1052              		.loc 3 1430 0
 1053 0080 9A6B     		ldr	r2, [r3, #56]
 1054 0082 22F00202 		bic	r2, r2, #2
 1055 0086 9A63     		str	r2, [r3, #56]
 1056              	.LBE93:
 1057              	.LBE92:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1058              		.loc 1 219 0
 1059 0088 0020     		movs	r0, #0
 1060              	.LVL125:
 1061 008a 7047     		bx	lr
 1062              	.LVL126:
 1063              	.L61:
 1064              	.LBB94:
 1065              	.LBB95:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1066              		.loc 3 1348 0
 1067 008c 03F50233 		add	r3, r3, #133120
 1068 0090 9A6B     		ldr	r2, [r3, #56]
 1069 0092 42F00402 		orr	r2, r2, #4
 1070 0096 9A63     		str	r2, [r3, #56]
 1071              	.LVL127:
 1072              	.LBE95:
 1073              	.LBE94:
 1074              	.LBB96:
 1075              	.LBB97:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1076              		.loc 3 1430 0
 1077 0098 9A6B     		ldr	r2, [r3, #56]
 1078 009a 22F00402 		bic	r2, r2, #4
 1079 009e 9A63     		str	r2, [r3, #56]
 1080              	.LBE97:
 1081              	.LBE96:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1082              		.loc 1 219 0
 1083 00a0 0020     		movs	r0, #0
 1084              	.LVL128:
 1085 00a2 7047     		bx	lr
 1086              	.LVL129:
 1087              	.L62:
 1088              	.LBB98:
 1089              	.LBB99:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1090              		.loc 3 1348 0
 1091 00a4 03F50133 		add	r3, r3, #132096
 1092 00a8 9A6B     		ldr	r2, [r3, #56]
 1093 00aa 42F00802 		orr	r2, r2, #8
 1094 00ae 9A63     		str	r2, [r3, #56]
 1095              	.LVL130:
 1096              	.LBE99:
 1097              	.LBE98:
 1098              	.LBB100:
 1099              	.LBB101:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1100              		.loc 3 1430 0
 1101 00b0 9A6B     		ldr	r2, [r3, #56]
 1102 00b2 22F00802 		bic	r2, r2, #8
 1103 00b6 9A63     		str	r2, [r3, #56]
 1104              	.LBE101:
 1105              	.LBE100:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1106              		.loc 1 219 0
 1107 00b8 0020     		movs	r0, #0
 1108              	.LVL131:
 1109 00ba 7047     		bx	lr
 1110              	.LVL132:
 1111              	.L63:
 1112              	.LBB102:
 1113              	.LBB103:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1114              		.loc 3 1348 0
 1115 00bc 03F50033 		add	r3, r3, #131072
 1116 00c0 9A6B     		ldr	r2, [r3, #56]
 1117 00c2 42F01002 		orr	r2, r2, #16
 1118 00c6 9A63     		str	r2, [r3, #56]
 1119              	.LVL133:
 1120              	.LBE103:
 1121              	.LBE102:
 1122              	.LBB104:
 1123              	.LBB105:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1124              		.loc 3 1430 0
 1125 00c8 9A6B     		ldr	r2, [r3, #56]
 1126 00ca 22F01002 		bic	r2, r2, #16
 1127 00ce 9A63     		str	r2, [r3, #56]
 1128              	.LBE105:
 1129              	.LBE104:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1130              		.loc 1 219 0
 1131 00d0 0020     		movs	r0, #0
 1132              	.LVL134:
 1133 00d2 7047     		bx	lr
 1134              	.LVL135:
 1135              	.L64:
 1136              	.LBB106:
 1137              	.LBB107:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1138              		.loc 3 1348 0
 1139 00d4 03F5FE33 		add	r3, r3, #130048
 1140 00d8 9A6B     		ldr	r2, [r3, #56]
 1141 00da 42F02002 		orr	r2, r2, #32
 1142 00de 9A63     		str	r2, [r3, #56]
 1143              	.LVL136:
 1144              	.LBE107:
 1145              	.LBE106:
 1146              	.LBB108:
 1147              	.LBB109:
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1148              		.loc 3 1430 0
 1149 00e0 9A6B     		ldr	r2, [r3, #56]
 1150 00e2 22F02002 		bic	r2, r2, #32
 1151 00e6 9A63     		str	r2, [r3, #56]
 1152              	.LBE109:
 1153              	.LBE108:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1154              		.loc 1 219 0
 1155 00e8 0020     		movs	r0, #0
 1156              	.LVL137:
 1157 00ea 7047     		bx	lr
 1158              	.LVL138:
 1159              	.L65:
 1160              	.LBB110:
 1161              	.LBB111:
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1162              		.loc 3 1804 0
 1163 00ec 03F55C43 		add	r3, r3, #56320
 1164 00f0 1A6C     		ldr	r2, [r3, #64]
 1165 00f2 42F40052 		orr	r2, r2, #8192
 1166 00f6 1A64     		str	r2, [r3, #64]
 1167              	.LVL139:
 1168              	.LBE111:
 1169              	.LBE110:
 1170              	.LBB112:
 1171              	.LBB113:
 1172              		.loc 3 1845 0
 1173 00f8 1A6C     		ldr	r2, [r3, #64]
 1174 00fa 22F40052 		bic	r2, r2, #8192
 1175 00fe 1A64     		str	r2, [r3, #64]
 1176              	.LBE113:
 1177              	.LBE112:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1178              		.loc 1 219 0
 1179 0100 0020     		movs	r0, #0
 1180              	.LVL140:
 1181 0102 7047     		bx	lr
 1182              	.LVL141:
 1183              	.L66:
 1184              	.LBB114:
 1185              	.LBB115:
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1186              		.loc 3 1804 0
 1187 0104 03F55043 		add	r3, r3, #53248
 1188 0108 1A6C     		ldr	r2, [r3, #64]
 1189 010a 42F48032 		orr	r2, r2, #65536
 1190 010e 1A64     		str	r2, [r3, #64]
 1191              	.LVL142:
 1192              	.LBE115:
 1193              	.LBE114:
 1194              	.LBB116:
 1195              	.LBB117:
 1196              		.loc 3 1845 0
 1197 0110 1A6C     		ldr	r2, [r3, #64]
 1198 0112 22F48032 		bic	r2, r2, #65536
 1199 0116 1A64     		str	r2, [r3, #64]
 1200              	.LBE117:
 1201              	.LBE116:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1202              		.loc 1 219 0
 1203 0118 0020     		movs	r0, #0
 1204              	.LVL143:
 1205 011a 7047     		bx	lr
 1206              	.LVL144:
 1207              	.L67:
 1208              	.LBB118:
 1209              	.LBB119:
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1210              		.loc 3 1804 0
 1211 011c 03F54C43 		add	r3, r3, #52224
 1212 0120 1A6C     		ldr	r2, [r3, #64]
 1213 0122 42F40032 		orr	r2, r2, #131072
 1214 0126 1A64     		str	r2, [r3, #64]
 1215              	.LVL145:
 1216              	.LBE119:
 1217              	.LBE118:
 1218              	.LBB120:
 1219              	.LBB121:
 1220              		.loc 3 1845 0
 1221 0128 1A6C     		ldr	r2, [r3, #64]
 1222 012a 22F40032 		bic	r2, r2, #131072
 1223 012e 1A64     		str	r2, [r3, #64]
 1224              	.LBE121:
 1225              	.LBE120:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1226              		.loc 1 219 0
 1227 0130 0020     		movs	r0, #0
 1228              	.LVL146:
 1229 0132 7047     		bx	lr
 1230              	.LVL147:
 1231              	.L68:
 1232              	.LBB122:
 1233              	.LBB123:
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 1234              		.loc 3 1804 0
 1235 0134 03F54843 		add	r3, r3, #51200
 1236 0138 1A6C     		ldr	r2, [r3, #64]
 1237 013a 42F48022 		orr	r2, r2, #262144
 1238 013e 1A64     		str	r2, [r3, #64]
 1239              	.LVL148:
 1240              	.LBE123:
 1241              	.LBE122:
 1242              	.LBB124:
 1243              	.LBB125:
 1244              		.loc 3 1845 0
 1245 0140 1A6C     		ldr	r2, [r3, #64]
 1246 0142 22F48022 		bic	r2, r2, #262144
 1247 0146 1A64     		str	r2, [r3, #64]
 1248              	.LBE125:
 1249              	.LBE124:
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1250              		.loc 1 219 0
 1251 0148 0020     		movs	r0, #0
 1252              	.LVL149:
 1253 014a 7047     		bx	lr
 1254              	.L70:
 1255              		.align	2
 1256              	.L69:
 1257 014c 002C0140 		.word	1073818624
 1258 0150 00040040 		.word	1073742848
 1259 0154 00080040 		.word	1073743872
 1260 0158 000C0040 		.word	1073744896
 1261 015c 00100040 		.word	1073745920
 1262 0160 00140040 		.word	1073746944
 1263 0164 00340140 		.word	1073820672
 1264 0168 00400140 		.word	1073823744
 1265 016c 00440140 		.word	1073824768
 1266 0170 00480140 		.word	1073825792
 1267 0174 00100240 		.word	1073876992
 1268              		.cfi_endproc
 1269              	.LFE377:
 1271              		.section	.text.LL_TIM_StructInit,"ax",%progbits
 1272              		.align	1
 1273              		.global	LL_TIM_StructInit
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
 1279              	LL_TIM_StructInit:
 1280              	.LFB378:
 306:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 1281              		.loc 1 306 0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285              		@ link register save eliminated.
 1286              	.LVL150:
 308:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 1287              		.loc 1 308 0
 1288 0000 0023     		movs	r3, #0
 1289 0002 0380     		strh	r3, [r0]	@ movhi
 309:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 1290              		.loc 1 309 0
 1291 0004 4360     		str	r3, [r0, #4]
 310:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 1292              		.loc 1 310 0
 1293 0006 4FF0FF32 		mov	r2, #-1
 1294 000a 8260     		str	r2, [r0, #8]
 311:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_InitStruct->RepetitionCounter = 0x00000000U;
 1295              		.loc 1 311 0
 1296 000c C360     		str	r3, [r0, #12]
 312:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 1297              		.loc 1 312 0
 1298 000e 0361     		str	r3, [r0, #16]
 313:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1299              		.loc 1 313 0
 1300 0010 7047     		bx	lr
 1301              		.cfi_endproc
 1302              	.LFE378:
 1304              		.section	.text.LL_TIM_Init,"ax",%progbits
 1305              		.align	1
 1306              		.global	LL_TIM_Init
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1310              		.fpu fpv4-sp-d16
 1312              	LL_TIM_Init:
 1313              	.LFB379:
 324:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr1;
 1314              		.loc 1 324 0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 1319              	.LVL151:
 332:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1320              		.loc 1 332 0
 1321 0000 0368     		ldr	r3, [r0]
 1322              	.LVL152:
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1323              		.loc 1 334 0
 1324 0002 304A     		ldr	r2, .L79
 1325 0004 9042     		cmp	r0, r2
 1326 0006 12D0     		beq	.L73
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1327              		.loc 1 334 0 is_stmt 0 discriminator 1
 1328 0008 B0F1804F 		cmp	r0, #1073741824
 1329 000c 0FD0     		beq	.L73
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1330              		.loc 1 334 0 discriminator 2
 1331 000e A2F59432 		sub	r2, r2, #75776
 1332 0012 9042     		cmp	r0, r2
 1333 0014 0BD0     		beq	.L73
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1334              		.loc 1 334 0 discriminator 3
 1335 0016 02F58062 		add	r2, r2, #1024
 1336 001a 9042     		cmp	r0, r2
 1337 001c 07D0     		beq	.L73
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1338              		.loc 1 334 0 discriminator 4
 1339 001e 02F58062 		add	r2, r2, #1024
 1340 0022 9042     		cmp	r0, r2
 1341 0024 03D0     		beq	.L73
 334:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1342              		.loc 1 334 0 discriminator 5
 1343 0026 02F59432 		add	r2, r2, #75776
 1344 002a 9042     		cmp	r0, r2
 1345 002c 03D1     		bne	.L74
 1346              	.L73:
 337:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 1347              		.loc 1 337 0 is_stmt 1
 1348 002e 23F07003 		bic	r3, r3, #112
 1349              	.LVL153:
 1350 0032 4A68     		ldr	r2, [r1, #4]
 1351 0034 1343     		orrs	r3, r3, r2
 1352              	.LVL154:
 1353              	.L74:
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1354              		.loc 1 340 0
 1355 0036 234A     		ldr	r2, .L79
 1356 0038 9042     		cmp	r0, r2
 1357 003a 1ED0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1358              		.loc 1 340 0 is_stmt 0 discriminator 1
 1359 003c B0F1804F 		cmp	r0, #1073741824
 1360 0040 1BD0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1361              		.loc 1 340 0 discriminator 2
 1362 0042 A2F59432 		sub	r2, r2, #75776
 1363 0046 9042     		cmp	r0, r2
 1364 0048 17D0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1365              		.loc 1 340 0 discriminator 3
 1366 004a 02F58062 		add	r2, r2, #1024
 1367 004e 9042     		cmp	r0, r2
 1368 0050 13D0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1369              		.loc 1 340 0 discriminator 4
 1370 0052 02F58062 		add	r2, r2, #1024
 1371 0056 9042     		cmp	r0, r2
 1372 0058 0FD0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1373              		.loc 1 340 0 discriminator 5
 1374 005a 02F59432 		add	r2, r2, #75776
 1375 005e 9042     		cmp	r0, r2
 1376 0060 0BD0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1377              		.loc 1 340 0 discriminator 6
 1378 0062 02F54062 		add	r2, r2, #3072
 1379 0066 9042     		cmp	r0, r2
 1380 0068 07D0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1381              		.loc 1 340 0 discriminator 7
 1382 006a 02F58062 		add	r2, r2, #1024
 1383 006e 9042     		cmp	r0, r2
 1384 0070 03D0     		beq	.L75
 340:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1385              		.loc 1 340 0 discriminator 8
 1386 0072 02F58062 		add	r2, r2, #1024
 1387 0076 9042     		cmp	r0, r2
 1388 0078 03D1     		bne	.L76
 1389              	.L75:
 343:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 1390              		.loc 1 343 0 is_stmt 1
 1391 007a 23F44073 		bic	r3, r3, #768
 1392              	.LVL155:
 1393 007e CA68     		ldr	r2, [r1, #12]
 1394 0080 1343     		orrs	r3, r3, r2
 1395              	.LVL156:
 1396              	.L76:
 347:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1397              		.loc 1 347 0
 1398 0082 0360     		str	r3, [r0]
 350:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1399              		.loc 1 350 0
 1400 0084 8B68     		ldr	r3, [r1, #8]
 1401              	.LVL157:
 1402              	.LBB126:
 1403              	.LBB127:
1746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
 1404              		.loc 2 1746 0
 1405 0086 C362     		str	r3, [r0, #44]
 1406              	.LVL158:
 1407              	.LBE127:
 1408              	.LBE126:
 353:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1409              		.loc 1 353 0
 1410 0088 0B88     		ldrh	r3, [r1]
 1411              	.LVL159:
 1412              	.LBB128:
 1413              	.LBB129:
1719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
 1414              		.loc 2 1719 0
 1415 008a 8362     		str	r3, [r0, #40]
 1416              	.LVL160:
 1417              	.LBE129:
 1418              	.LBE128:
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1419              		.loc 1 355 0
 1420 008c 0D4B     		ldr	r3, .L79
 1421 008e 9842     		cmp	r0, r3
 1422 0090 0FD0     		beq	.L77
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1423              		.loc 1 355 0 is_stmt 0 discriminator 1
 1424 0092 03F50063 		add	r3, r3, #2048
 1425 0096 9842     		cmp	r0, r3
 1426 0098 0BD0     		beq	.L77
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1427              		.loc 1 355 0 discriminator 2
 1428 009a 03F54063 		add	r3, r3, #3072
 1429 009e 9842     		cmp	r0, r3
 1430 00a0 07D0     		beq	.L77
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1431              		.loc 1 355 0 discriminator 3
 1432 00a2 03F58063 		add	r3, r3, #1024
 1433 00a6 9842     		cmp	r0, r3
 1434 00a8 03D0     		beq	.L77
 355:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1435              		.loc 1 355 0 discriminator 4
 1436 00aa 03F58063 		add	r3, r3, #1024
 1437 00ae 9842     		cmp	r0, r3
 1438 00b0 01D1     		bne	.L78
 1439              	.L77:
 358:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 1440              		.loc 1 358 0 is_stmt 1
 1441 00b2 0B69     		ldr	r3, [r1, #16]
 1442              	.LVL161:
 1443              	.LBB130:
 1444              	.LBB131:
1774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
 1445              		.loc 2 1774 0
 1446 00b4 0363     		str	r3, [r0, #48]
 1447              	.LVL162:
 1448              	.L78:
 1449              	.LBE131:
 1450              	.LBE130:
 1451              	.LBB132:
 1452              	.LBB133:
2622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
2626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
2632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
2636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
2642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
2648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
2652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
2658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
2663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
2664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
2668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
2674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
2680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
2684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
2690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
2697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
2699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
2703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
2710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
2712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
2716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
2717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
2718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
2723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
2724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
2725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
2726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
2727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
2730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
2732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
2736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
2739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
2740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configure input channel.
2743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
2744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
2745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
2746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
2747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
2748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
2749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
2750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
2751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
2752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
2753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
2754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
2755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
2756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
2757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
2758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
2759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
2760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
2761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
2762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
2763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
2771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
2772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
2773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
2774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
2777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
2781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SH
2782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
2784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the active input.
2788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
2789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
2790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
2791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
2792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
2799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
2805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
2809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the current active input.
2813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
2814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
2815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
2816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
2817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
2829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
2837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
2838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
2839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
2840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
2841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
2848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
2855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
2859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
2863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
2864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
2865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
2866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
2867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
2880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
2884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the input filter duration.
2888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
2889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
2890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
2891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
2892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
2899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
2903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
2904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
2905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
2906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
2907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
2908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
2918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
2922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the input filter duration.
2926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
2927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
2928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
2929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
2930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
2941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
2942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
2943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
2944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
2945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
2946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
2955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
2963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
2964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
2965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
2966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
2967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
2968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
2969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
2970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
2971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
2978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
2982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
2983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
2984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
2985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
2988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
2989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
2990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
2991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
2992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
2993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
2994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
2995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
2996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
2997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
2998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
2999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * a timer instance provides an XOR input.
3048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
3080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
3188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
3190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
3234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
3236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer Instance
3244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
3255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
3305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
3307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
3311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
3314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
3318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
3324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
3327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
3331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
3337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
3339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
3340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
3344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
3346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
3350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
3351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
3352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
3353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
3354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
3355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
3357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
3358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
3359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
3360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
3361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
3362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
3363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
3364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
3365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
3366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
3367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
3368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
3369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
3370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
3371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
3372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
3373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
3374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
3375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
3376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
3377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
3378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
3379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
3380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
3381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
3384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       uint32_t ETRFilter)
3385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
3387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Select the external trigger (ETR) input source.
3391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
3392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       not a timer instance supports ETR source selection.
3393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          ETRSEL        LL_TIM_SetETRSource
3394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  ETRSource This parameter can be one of the following values:
3396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_LEGACY
3397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_COMP1
3398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_COMP2
3399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
3402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->OR2, TIMx_OR2_ETRSEL, ETRSource);
3404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
3411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable the break function.
3415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
3418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
3422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable the break function.
3428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
3429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
3435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configure the break input.
3441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
3444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK
3445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
3447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
3448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
3449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
3450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
3451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
3452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
3453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
3454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
3455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
3456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
3457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
3458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
3459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
3460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
3461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
3462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
3463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
3464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
3465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
3466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity,
3469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                       uint32_t BreakFilter)
3470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF, BreakPolarity | BreakFilter);
3472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable the break 2 function.
3476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
3479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
3483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable the break  2 function.
3489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
3492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
3496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configure the break 2 input.
3502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
3505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2
3506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
3508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
3509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
3510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
3511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
3512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
3513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
3514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
3515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
3516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
3517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
3518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
3519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
3520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
3521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
3522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
3523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
3524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
3525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
3526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
3527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
3530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F, Break2Polarity | Break2Filter);
3532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
3536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
3539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
3540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
3542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
3543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
3544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
3545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
3546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
3547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
3550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
3552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
3556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
3559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
3563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
3569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
3572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
3576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
3582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
3585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
3589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
3591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
3595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
3597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
3600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
3604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
3606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
3610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
3612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
3615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
3619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
3621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
3625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
3628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
3632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
3634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable the signals connected to the designated timer break input.
3638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINE         LL_TIM_EnableBreakInputSource\n
3641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1E       LL_TIM_EnableBreakInputSource\n
3642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2E       LL_TIM_EnableBreakInputSource\n
3643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKDF1BK0E     LL_TIM_EnableBreakInputSource\n
3644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2INE        LL_TIM_EnableBreakInputSource\n
3645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
3646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
3647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2DF1BK1E    LL_TIM_EnableBreakInputSource
3648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_DF1BK
3657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t
3660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, Source);
3663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable the signals connected to the designated timer break input.
3667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINE         LL_TIM_DisableBreakInputSource\n
3670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1E       LL_TIM_DisableBreakInputSource\n
3671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2E       LL_TIM_DisableBreakInputSource\n
3672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKDF1BK0E     LL_TIM_DisableBreakInputSource\n
3673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2INE        LL_TIM_DisableBreakInputSource\n
3674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1E      LL_TIM_DisableBreakInputSource\n
3675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2E      LL_TIM_DisableBreakInputSource\n
3676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2DF1BK1E    LL_TIM_DisableBreakInputSource
3677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_DF1BK
3686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_
3689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, Source);
3692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the polarity of the break signal for the timer break input.
3696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
3699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
3700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
3701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
3702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
3703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity
3704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
3713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
3714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
3715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uin
3718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****                                                         uint32_t Polarity)
3719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, (TIMx_OR2_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOUR
3722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
3728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
3732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
3733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
3734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
3735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
3736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
3738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
3739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
3740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
3741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
3742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
3743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
3744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
3745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
3746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
3747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
3748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
3749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
3750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
3751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
3752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
3753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
3754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
3755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
3756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR1
3757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3 
3758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5  
3759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6  
3760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR2  
3761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR3  
3762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
3763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
3764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
3765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
3766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
3767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
3768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
3769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
3770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
3771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
3772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
3773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
3774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
3775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
3776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
3777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
3778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
3779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
3780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
3781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
3784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
3786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
3793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
3797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
3798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
3799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @if STM32L486xx
3800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll TIM1_OR1    ETR_ADC1_RMP      LL_TIM_SetRemap\n
3801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
3802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    TI1_RMP           LL_TIM_SetRemap\n
3803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    ETR_ADC2_RMP      LL_TIM_SetRemap\n
3804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
3805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    TI1_RMP           LL_TIM_SetRemap\n
3806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    ITR1_RMP          LL_TIM_SetRemap\n
3807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI4_RMP           LL_TIM_SetRemap\n
3808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI1_RMP           LL_TIM_SetRemap\n
3809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM3_OR1    TI1_RMP           LL_TIM_SetRemap\n
3810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   TI1_RMP           LL_TIM_SetRemap\n
3811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   ENCODER_MODE      LL_TIM_SetRemap\n
3812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM16_OR1   TI1_RMP           LL_TIM_SetRemap\n
3813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM17_OR1   TI1_RMP           LL_TIM_SetRemap
3814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @endif
3815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @if STM32L443xx
3816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll TIM1_OR1    ETR_ADC1_RMP      LL_TIM_SetRemap\n
3817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
3818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    TI1_RMP           LL_TIM_SetRemap\n
3819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    ITR1_RMP          LL_TIM_SetRemap\n
3820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI4_RMP           LL_TIM_SetRemap\n
3821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI1_RMP           LL_TIM_SetRemap\n
3822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   TI1_RMP           LL_TIM_SetRemap\n
3823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   ENCODER_MODE      LL_TIM_SetRemap\n
3824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM16_OR1   TI1_RMP           LL_TIM_SetRemap\n
3825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @endif
3826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
3828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
3829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of OR registers.
3830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
3832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @if STM32L486xx
3834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_NC
3838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD1
3839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD2
3840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD3
3841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ADC3_RMP can be one of the following values
3843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_NC
3844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD1
3845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD2
3846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD3
3847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
3850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
3851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2: any combination of ITR1_RMP, ETR1_RMP, TI4_RMP where
3853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
3856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
3857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ETR1_RMP can be one of the following values
3859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
3860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
3861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
3863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
3864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
3865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
3866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1_COMP2
3867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM3: one of the following values
3869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
3871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1
3872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP2
3873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1_COMP2
3874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM8: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_NC
3879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD1
3880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD2
3881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD3
3882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ADC3_RMP can be one of the following values
3884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_NC
3885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD1
3886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD2
3887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD3
3888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_GPIO
3891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP2
3892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP, ENCODER_MODE where
3894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
3897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
3898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ENCODER_MODE can be one of the following values
3900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION
3901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM2
3902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM3
3903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM4
3904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM16: one of the following values
3906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
3908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
3909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
3910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC
3911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MSI
3912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
3913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
3914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM17: one of the following values
3916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
3918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MSI
3919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
3920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
3921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****    @endif
3922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @if STM32L443xx
3923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM1: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_NC
3927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD1
3928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD2
3929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD3
3930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
3933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
3934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM2: any combination of ITR1_RMP, ETR1_RMP, TI4_RMP where
3936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_NONE
3939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_USB_SOF
3940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ETR1_RMP can be one of the following values
3942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
3943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
3944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
3946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
3947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
3948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
3949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1_COMP2
3950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP, ENCODER_MODE where
3952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
3955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
3956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            . . ENCODER_MODE can be one of the following values
3958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION
3959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM2
3960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM3
3961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM4
3962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         TIM16: one of the following values
3964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *
3965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
3966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
3967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
3968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC
3969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MSI
3970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
3971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
3972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   @endif
3973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
3976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
3977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->OR1, (Remap >> TIMx_OR1_RMP_SHIFT), (Remap & TIMx_OR1_RMP_MASK));
3978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
3979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
3982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
3984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
3985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
3986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
3988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Set the OCREF clear input source
3989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the O
3990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes.
3991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
3992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  OCRefClearInputSource This parameter can be one of the following values:
3994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_NC
3995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
3996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
3997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
3998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSou
3999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
4001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
4004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
4007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
4008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
4011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
4012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
4016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
4018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
4022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
4023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
4027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
4029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
4033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
4034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
4038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
4040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
4044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
4045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
4049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
4051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
4055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
4056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
4060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
4062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 inte
4066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
4067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
4071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
4073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
4077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
4078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
4082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
4084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 inte
4088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
4089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
4093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
4095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
4099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
4100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
4104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
4106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 inte
4110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
4111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
4115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
4117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 5 interrupt flag (CC5F).
4121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_ClearFlag_CC5
4122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx)
4126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
4128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 inte
4132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_IsActiveFlag_CC5
4133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(TIM_TypeDef *TIMx)
4137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
4139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 6 interrupt flag (CC6F).
4143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_ClearFlag_CC6
4144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx)
4148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
4150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 inte
4154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_IsActiveFlag_CC6
4155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(TIM_TypeDef *TIMx)
4159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL);
4161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the commutation interrupt flag (COMIF).
4165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
4166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
4170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
4172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pe
4176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
4177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)
4181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
4183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the trigger interrupt flag (TIF).
4187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
4188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
4192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
4194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
4198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
4199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
4203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
4205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the break interrupt flag (BIF).
4209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
4210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
4214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
4216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
4220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
4221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
4225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
4227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the break 2 interrupt flag (B2IF).
4231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_ClearFlag_BRK2
4232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx)
4236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
4238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending).
4242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_IsActiveFlag_BRK2
4243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
4247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
4249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
4253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
4254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
4258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
4260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/
4264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
4265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
4269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
4271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
4275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
4276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
4280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
4282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/
4286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
4287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
4291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
4293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
4297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
4298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
4302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
4304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/
4308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
4309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
4313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
4315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
4319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
4320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
4324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
4326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/
4330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
4331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
4335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
4337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Clear the system break interrupt flag (SBIF).
4341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_ClearFlag_SYSBRK
4342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx)
4346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF));
4348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is p
4352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_IsActiveFlag_SYSBRK
4353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(TIM_TypeDef *TIMx)
4357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL);
4359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
4363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_IT_Management IT-Management
4366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
4367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable update interrupt (UIE).
4370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
4371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
4375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UIE);
4377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable update interrupt (UIE).
4381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
4382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
4386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
4388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the update interrupt (UIE) is enabled.
4392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
4393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
4397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
4399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 1 interrupt (CC1IE).
4403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
4404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
4408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
4410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 1  interrupt (CC1IE).
4414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1
4415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
4419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
4421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
4425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1
4426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)
4430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
4432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 2 interrupt (CC2IE).
4436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
4437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
4441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
4443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 2  interrupt (CC2IE).
4447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2
4448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
4452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
4454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
4458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2
4459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)
4463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
4465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 3 interrupt (CC3IE).
4469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3
4470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
4474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
4476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 3  interrupt (CC3IE).
4480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3
4481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
4485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
4487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
4491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3
4492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)
4496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
4498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 4 interrupt (CC4IE).
4502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4
4503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
4507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
4509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 4  interrupt (CC4IE).
4513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4
4514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
4518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
4520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
4524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4
4525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)
4529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
4531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable commutation interrupt (COMIE).
4535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM
4536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
4540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
4542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable commutation interrupt (COMIE).
4546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM
4547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
4551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
4553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.
4557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM
4558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)
4562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
4564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable trigger interrupt (TIE).
4568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG
4569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
4573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TIE);
4575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable trigger interrupt (TIE).
4579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
4580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
4584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
4586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the trigger interrupt (TIE) is enabled.
4590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG
4591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)
4595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
4597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable break interrupt (BIE).
4601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK
4602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
4606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_BIE);
4608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable break interrupt (BIE).
4612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_DisableIT_BRK
4613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)
4617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE);
4619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the break interrupt (BIE) is enabled.
4623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_IsEnabledIT_BRK
4624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)
4628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
4630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
4634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Management DMA-Management
4637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
4638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable update DMA request (UDE).
4641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE
4642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
4646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UDE);
4648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable update DMA request (UDE).
4652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_DisableDMAReq_UPDATE
4653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)
4657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
4659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the update DMA request  (UDE) is enabled.
4663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_IsEnabledDMAReq_UPDATE
4664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)
4668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);
4670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 1 DMA request (CC1DE).
4674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
4675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
4679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
4681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 1  DMA request (CC1DE).
4685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_DisableDMAReq_CC1
4686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)
4690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE);
4692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.
4696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_IsEnabledDMAReq_CC1
4697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)
4701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);
4703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 2 DMA request (CC2DE).
4707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2
4708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
4712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
4714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 2  DMA request (CC2DE).
4718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_DisableDMAReq_CC2
4719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)
4723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE);
4725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.
4729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_IsEnabledDMAReq_CC2
4730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)
4734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);
4736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 3 DMA request (CC3DE).
4740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_EnableDMAReq_CC3
4741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)
4745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC3DE);
4747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 3  DMA request (CC3DE).
4751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_DisableDMAReq_CC3
4752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)
4756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE);
4758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.
4762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_IsEnabledDMAReq_CC3
4763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)
4767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);
4769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 4 DMA request (CC4DE).
4773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_EnableDMAReq_CC4
4774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
4778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
4780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 4  DMA request (CC4DE).
4784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_DisableDMAReq_CC4
4785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
4789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
4791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.
4795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_IsEnabledDMAReq_CC4
4796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)
4800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);
4802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable commutation DMA request (COMDE).
4806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_EnableDMAReq_COM
4807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)
4811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_COMDE);
4813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable commutation DMA request (COMDE).
4817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_DisableDMAReq_COM
4818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)
4822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE);
4824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the commutation DMA request (COMDE) is enabled.
4828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_IsEnabledDMAReq_COM
4829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)
4833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);
4835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Enable trigger interrupt (TDE).
4839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_EnableDMAReq_TRIG
4840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)
4844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TDE);
4846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Disable trigger interrupt (TDE).
4850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
4851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
4855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
4857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the trigger interrupt (TDE) is enabled.
4861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_IsEnabledDMAReq_TRIG
4862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)
4866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);
4868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
4869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @}
4872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** 
4874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management
4875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @{
4876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** /**
4878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @brief  Generate an update event.
4879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
4880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   * @retval None
4882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   */
4883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
4884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** {
4885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->EGR, TIM_EGR_UG);
 1453              		.loc 2 4885 0
 1454 00b6 4369     		ldr	r3, [r0, #20]
 1455 00b8 43F00103 		orr	r3, r3, #1
 1456 00bc 4361     		str	r3, [r0, #20]
 1457              	.LVL163:
 1458              	.LBE133:
 1459              	.LBE132:
 366:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1460              		.loc 1 366 0
 1461 00be 0020     		movs	r0, #0
 1462              	.LVL164:
 1463 00c0 7047     		bx	lr
 1464              	.L80:
 1465 00c2 00BF     		.align	2
 1466              	.L79:
 1467 00c4 002C0140 		.word	1073818624
 1468              		.cfi_endproc
 1469              	.LFE379:
 1471              		.section	.text.LL_TIM_OC_StructInit,"ax",%progbits
 1472              		.align	1
 1473              		.global	LL_TIM_OC_StructInit
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1477              		.fpu fpv4-sp-d16
 1479              	LL_TIM_OC_StructInit:
 1480              	.LFB380:
 375:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 1481              		.loc 1 375 0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 1486              	.LVL165:
 377:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 1487              		.loc 1 377 0
 1488 0000 0023     		movs	r3, #0
 1489 0002 0360     		str	r3, [r0]
 378:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 1490              		.loc 1 378 0
 1491 0004 4360     		str	r3, [r0, #4]
 379:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->CompareValue = 0x00000000U;
 1492              		.loc 1 379 0
 1493 0006 8360     		str	r3, [r0, #8]
 380:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 1494              		.loc 1 380 0
 1495 0008 C360     		str	r3, [r0, #12]
 381:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 1496              		.loc 1 381 0
 1497 000a 0361     		str	r3, [r0, #16]
 382:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 1498              		.loc 1 382 0
 1499 000c 4361     		str	r3, [r0, #20]
 383:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 1500              		.loc 1 383 0
 1501 000e 8361     		str	r3, [r0, #24]
 384:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 1502              		.loc 1 384 0
 1503 0010 C361     		str	r3, [r0, #28]
 385:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1504              		.loc 1 385 0
 1505 0012 7047     		bx	lr
 1506              		.cfi_endproc
 1507              	.LFE380:
 1509              		.section	.text.LL_TIM_OC_Init,"ax",%progbits
 1510              		.align	1
 1511              		.global	LL_TIM_OC_Init
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1515              		.fpu fpv4-sp-d16
 1517              	LL_TIM_OC_Init:
 1518              	.LFB381:
 403:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 1519              		.loc 1 403 0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 1523              	.LVL166:
 1524 0000 08B5     		push	{r3, lr}
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 3, -8
 1527              		.cfi_offset 14, -4
 1528              	.LVL167:
 406:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1529              		.loc 1 406 0
 1530 0002 B1F5807F 		cmp	r1, #256
 1531 0006 17D0     		beq	.L84
 1532 0008 0AD9     		bls	.L93
 1533 000a B1F5803F 		cmp	r1, #65536
 1534 000e 1BD0     		beq	.L88
 1535 0010 B1F5801F 		cmp	r1, #1048576
 1536 0014 1CD0     		beq	.L89
 1537 0016 B1F5805F 		cmp	r1, #4096
 1538 001a 11D0     		beq	.L94
 1539              	.L91:
 404:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1540              		.loc 1 404 0
 1541 001c 0120     		movs	r0, #1
 1542              	.LVL168:
 1543 001e 0AE0     		b	.L83
 1544              	.LVL169:
 1545              	.L93:
 406:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1546              		.loc 1 406 0
 1547 0020 0129     		cmp	r1, #1
 1548 0022 05D0     		beq	.L86
 1549 0024 1029     		cmp	r1, #16
 1550 0026 F9D1     		bne	.L91
 412:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1551              		.loc 1 412 0
 1552 0028 1146     		mov	r1, r2
 1553              	.LVL170:
 1554 002a FFF7FEFF 		bl	OC2Config
 1555              	.LVL171:
 413:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 1556              		.loc 1 413 0
 1557 002e 02E0     		b	.L83
 1558              	.LVL172:
 1559              	.L86:
 409:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1560              		.loc 1 409 0
 1561 0030 1146     		mov	r1, r2
 1562              	.LVL173:
 1563 0032 FFF7FEFF 		bl	OC1Config
 1564              	.LVL174:
 1565              	.L83:
 431:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1566              		.loc 1 431 0
 1567 0036 08BD     		pop	{r3, pc}
 1568              	.LVL175:
 1569              	.L84:
 415:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1570              		.loc 1 415 0
 1571 0038 1146     		mov	r1, r2
 1572              	.LVL176:
 1573 003a FFF7FEFF 		bl	OC3Config
 1574              	.LVL177:
 416:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 1575              		.loc 1 416 0
 1576 003e FAE7     		b	.L83
 1577              	.LVL178:
 1578              	.L94:
 418:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1579              		.loc 1 418 0
 1580 0040 1146     		mov	r1, r2
 1581              	.LVL179:
 1582 0042 FFF7FEFF 		bl	OC4Config
 1583              	.LVL180:
 419:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH5:
 1584              		.loc 1 419 0
 1585 0046 F6E7     		b	.L83
 1586              	.LVL181:
 1587              	.L88:
 421:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1588              		.loc 1 421 0
 1589 0048 1146     		mov	r1, r2
 1590              	.LVL182:
 1591 004a FFF7FEFF 		bl	OC5Config
 1592              	.LVL183:
 422:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH6:
 1593              		.loc 1 422 0
 1594 004e F2E7     		b	.L83
 1595              	.LVL184:
 1596              	.L89:
 424:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1597              		.loc 1 424 0
 1598 0050 1146     		mov	r1, r2
 1599              	.LVL185:
 1600 0052 FFF7FEFF 		bl	OC6Config
 1601              	.LVL186:
 425:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     default:
 1602              		.loc 1 425 0
 1603 0056 EEE7     		b	.L83
 1604              		.cfi_endproc
 1605              	.LFE381:
 1607              		.section	.text.LL_TIM_IC_StructInit,"ax",%progbits
 1608              		.align	1
 1609              		.global	LL_TIM_IC_StructInit
 1610              		.syntax unified
 1611              		.thumb
 1612              		.thumb_func
 1613              		.fpu fpv4-sp-d16
 1615              	LL_TIM_IC_StructInit:
 1616              	.LFB382:
 440:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 1617              		.loc 1 440 0
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 0
 1620              		@ frame_needed = 0, uses_anonymous_args = 0
 1621              		@ link register save eliminated.
 1622              	.LVL187:
 442:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1623              		.loc 1 442 0
 1624 0000 0023     		movs	r3, #0
 1625 0002 0360     		str	r3, [r0]
 443:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
 1626              		.loc 1 443 0
 1627 0004 4FF48032 		mov	r2, #65536
 1628 0008 4260     		str	r2, [r0, #4]
 444:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
 1629              		.loc 1 444 0
 1630 000a 8360     		str	r3, [r0, #8]
 445:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 1631              		.loc 1 445 0
 1632 000c C360     		str	r3, [r0, #12]
 446:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1633              		.loc 1 446 0
 1634 000e 7047     		bx	lr
 1635              		.cfi_endproc
 1636              	.LFE382:
 1638              		.section	.text.LL_TIM_IC_Init,"ax",%progbits
 1639              		.align	1
 1640              		.global	LL_TIM_IC_Init
 1641              		.syntax unified
 1642              		.thumb
 1643              		.thumb_func
 1644              		.fpu fpv4-sp-d16
 1646              	LL_TIM_IC_Init:
 1647              	.LFB383:
 462:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 1648              		.loc 1 462 0
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652              	.LVL188:
 1653 0000 08B5     		push	{r3, lr}
 1654              		.cfi_def_cfa_offset 8
 1655              		.cfi_offset 3, -8
 1656              		.cfi_offset 14, -4
 1657              	.LVL189:
 465:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1658              		.loc 1 465 0
 1659 0002 1029     		cmp	r1, #16
 1660 0004 10D0     		beq	.L98
 1661 0006 09D9     		bls	.L105
 1662 0008 B1F5807F 		cmp	r1, #256
 1663 000c 10D0     		beq	.L101
 1664 000e B1F5805F 		cmp	r1, #4096
 1665 0012 11D1     		bne	.L103
 477:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1666              		.loc 1 477 0
 1667 0014 1146     		mov	r1, r2
 1668              	.LVL190:
 1669 0016 FFF7FEFF 		bl	IC4Config
 1670              	.LVL191:
 478:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     default:
 1671              		.loc 1 478 0
 1672 001a 04E0     		b	.L97
 1673              	.LVL192:
 1674              	.L105:
 465:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 1675              		.loc 1 465 0
 1676 001c 0129     		cmp	r1, #1
 1677 001e 0BD1     		bne	.L103
 468:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1678              		.loc 1 468 0
 1679 0020 1146     		mov	r1, r2
 1680              	.LVL193:
 1681 0022 FFF7FEFF 		bl	IC1Config
 1682              	.LVL194:
 1683              	.L97:
 484:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1684              		.loc 1 484 0
 1685 0026 08BD     		pop	{r3, pc}
 1686              	.LVL195:
 1687              	.L98:
 471:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1688              		.loc 1 471 0
 1689 0028 1146     		mov	r1, r2
 1690              	.LVL196:
 1691 002a FFF7FEFF 		bl	IC2Config
 1692              	.LVL197:
 472:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 1693              		.loc 1 472 0
 1694 002e FAE7     		b	.L97
 1695              	.LVL198:
 1696              	.L101:
 474:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****       break;
 1697              		.loc 1 474 0
 1698 0030 1146     		mov	r1, r2
 1699              	.LVL199:
 1700 0032 FFF7FEFF 		bl	IC3Config
 1701              	.LVL200:
 475:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 1702              		.loc 1 475 0
 1703 0036 F6E7     		b	.L97
 1704              	.LVL201:
 1705              	.L103:
 463:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1706              		.loc 1 463 0
 1707 0038 0120     		movs	r0, #1
 1708              	.LVL202:
 1709 003a F4E7     		b	.L97
 1710              		.cfi_endproc
 1711              	.LFE383:
 1713              		.section	.text.LL_TIM_ENCODER_StructInit,"ax",%progbits
 1714              		.align	1
 1715              		.global	LL_TIM_ENCODER_StructInit
 1716              		.syntax unified
 1717              		.thumb
 1718              		.thumb_func
 1719              		.fpu fpv4-sp-d16
 1721              	LL_TIM_ENCODER_StructInit:
 1722              	.LFB384:
 492:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 1723              		.loc 1 492 0
 1724              		.cfi_startproc
 1725              		@ args = 0, pretend = 0, frame = 0
 1726              		@ frame_needed = 0, uses_anonymous_args = 0
 1727              		@ link register save eliminated.
 1728              	.LVL203:
 494:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
 1729              		.loc 1 494 0
 1730 0000 0123     		movs	r3, #1
 1731 0002 0360     		str	r3, [r0]
 495:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1732              		.loc 1 495 0
 1733 0004 0023     		movs	r3, #0
 1734 0006 4360     		str	r3, [r0, #4]
 496:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 1735              		.loc 1 496 0
 1736 0008 4FF48032 		mov	r2, #65536
 1737 000c 8260     		str	r2, [r0, #8]
 497:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
 1738              		.loc 1 497 0
 1739 000e C360     		str	r3, [r0, #12]
 498:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
 1740              		.loc 1 498 0
 1741 0010 0361     		str	r3, [r0, #16]
 499:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1742              		.loc 1 499 0
 1743 0012 4361     		str	r3, [r0, #20]
 500:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
 1744              		.loc 1 500 0
 1745 0014 8261     		str	r2, [r0, #24]
 501:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
 1746              		.loc 1 501 0
 1747 0016 C361     		str	r3, [r0, #28]
 502:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 1748              		.loc 1 502 0
 1749 0018 0362     		str	r3, [r0, #32]
 503:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1750              		.loc 1 503 0
 1751 001a 7047     		bx	lr
 1752              		.cfi_endproc
 1753              	.LFE384:
 1755              		.section	.text.LL_TIM_ENCODER_Init,"ax",%progbits
 1756              		.align	1
 1757              		.global	LL_TIM_ENCODER_Init
 1758              		.syntax unified
 1759              		.thumb
 1760              		.thumb_func
 1761              		.fpu fpv4-sp-d16
 1763              	LL_TIM_ENCODER_Init:
 1764              	.LFB385:
 514:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpccmr1;
 1765              		.loc 1 514 0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 0, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 1770              	.LVL204:
 1771 0000 10B4     		push	{r4}
 1772              		.cfi_def_cfa_offset 4
 1773              		.cfi_offset 4, -4
 531:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1774              		.loc 1 531 0
 1775 0002 036A     		ldr	r3, [r0, #32]
 1776 0004 23F01103 		bic	r3, r3, #17
 1777 0008 0362     		str	r3, [r0, #32]
 534:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1778              		.loc 1 534 0
 1779 000a 8369     		ldr	r3, [r0, #24]
 1780              	.LVL205:
 537:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1781              		.loc 1 537 0
 1782 000c 026A     		ldr	r2, [r0, #32]
 1783              	.LVL206:
 540:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 1784              		.loc 1 540 0
 1785 000e 23F0FF03 		bic	r3, r3, #255
 1786              	.LVL207:
 541:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 1787              		.loc 1 541 0
 1788 0012 4C89     		ldrh	r4, [r1, #10]
 1789 0014 1C43     		orrs	r4, r4, r3
 1790              	.LVL208:
 542:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 1791              		.loc 1 542 0
 1792 0016 4B8A     		ldrh	r3, [r1, #18]
 1793 0018 1C43     		orrs	r4, r4, r3
 1794              	.LVL209:
 543:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1795              		.loc 1 543 0
 1796 001a CB89     		ldrh	r3, [r1, #14]
 1797 001c 2343     		orrs	r3, r3, r4
 1798              	.LVL210:
 546:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 1799              		.loc 1 546 0
 1800 001e 23F47F43 		bic	r3, r3, #65280
 1801              	.LVL211:
 547:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 1802              		.loc 1 547 0
 1803 0022 8C69     		ldr	r4, [r1, #24]
 1804 0024 43EA1423 		orr	r3, r3, r4, lsr #8
 1805              	.LVL212:
 548:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 1806              		.loc 1 548 0
 1807 0028 0C6A     		ldr	r4, [r1, #32]
 1808 002a 43EA1423 		orr	r3, r3, r4, lsr #8
 1809              	.LVL213:
 549:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1810              		.loc 1 549 0
 1811 002e CC69     		ldr	r4, [r1, #28]
 1812 0030 43EA1423 		orr	r3, r3, r4, lsr #8
 1813              	.LVL214:
 552:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 1814              		.loc 1 552 0
 1815 0034 22F0AA04 		bic	r4, r2, #170
 1816              	.LVL215:
 553:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 1817              		.loc 1 553 0
 1818 0038 4A68     		ldr	r2, [r1, #4]
 1819 003a 2243     		orrs	r2, r2, r4
 1820              	.LVL216:
 554:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 1821              		.loc 1 554 0
 1822 003c 4C69     		ldr	r4, [r1, #20]
 1823 003e 42EA0412 		orr	r2, r2, r4, lsl #4
 1824              	.LVL217:
 555:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1825              		.loc 1 555 0
 1826 0042 42F01102 		orr	r2, r2, #17
 1827              	.LVL218:
 558:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1828              		.loc 1 558 0
 1829 0046 0C68     		ldr	r4, [r1]
 1830              	.LVL219:
 1831              	.LBB134:
 1832              	.LBB135:
3206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
 1833              		.loc 2 3206 0
 1834 0048 8168     		ldr	r1, [r0, #8]
 1835              	.LVL220:
 1836 004a 21F48031 		bic	r1, r1, #65536
 1837 004e 21F00701 		bic	r1, r1, #7
 1838 0052 2143     		orrs	r1, r1, r4
 1839 0054 8160     		str	r1, [r0, #8]
 1840              	.LVL221:
 1841              	.LBE135:
 1842              	.LBE134:
 561:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1843              		.loc 1 561 0
 1844 0056 8361     		str	r3, [r0, #24]
 564:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1845              		.loc 1 564 0
 1846 0058 0262     		str	r2, [r0, #32]
 567:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1847              		.loc 1 567 0
 1848 005a 0020     		movs	r0, #0
 1849              	.LVL222:
 1850 005c 5DF8044B 		ldr	r4, [sp], #4
 1851              		.cfi_restore 4
 1852              		.cfi_def_cfa_offset 0
 1853 0060 7047     		bx	lr
 1854              		.cfi_endproc
 1855              	.LFE385:
 1857              		.section	.text.LL_TIM_HALLSENSOR_StructInit,"ax",%progbits
 1858              		.align	1
 1859              		.global	LL_TIM_HALLSENSOR_StructInit
 1860              		.syntax unified
 1861              		.thumb
 1862              		.thumb_func
 1863              		.fpu fpv4-sp-d16
 1865              	LL_TIM_HALLSENSOR_StructInit:
 1866              	.LFB386:
 576:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 1867              		.loc 1 576 0
 1868              		.cfi_startproc
 1869              		@ args = 0, pretend = 0, frame = 0
 1870              		@ frame_needed = 0, uses_anonymous_args = 0
 1871              		@ link register save eliminated.
 1872              	.LVL223:
 578:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 1873              		.loc 1 578 0
 1874 0000 0023     		movs	r3, #0
 1875 0002 0360     		str	r3, [r0]
 579:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
 1876              		.loc 1 579 0
 1877 0004 4360     		str	r3, [r0, #4]
 580:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_HallSensorInitStruct->CommutationDelay  = 0U;
 1878              		.loc 1 580 0
 1879 0006 8360     		str	r3, [r0, #8]
 581:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 1880              		.loc 1 581 0
 1881 0008 C360     		str	r3, [r0, #12]
 582:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1882              		.loc 1 582 0
 1883 000a 7047     		bx	lr
 1884              		.cfi_endproc
 1885              	.LFE386:
 1887              		.section	.text.LL_TIM_HALLSENSOR_Init,"ax",%progbits
 1888              		.align	1
 1889              		.global	LL_TIM_HALLSENSOR_Init
 1890              		.syntax unified
 1891              		.thumb
 1892              		.thumb_func
 1893              		.fpu fpv4-sp-d16
 1895              	LL_TIM_HALLSENSOR_Init:
 1896              	.LFB387:
 605:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpcr2;
 1897              		.loc 1 605 0
 1898              		.cfi_startproc
 1899              		@ args = 0, pretend = 0, frame = 0
 1900              		@ frame_needed = 0, uses_anonymous_args = 0
 1901              		@ link register save eliminated.
 1902              	.LVL224:
 1903 0000 70B4     		push	{r4, r5, r6}
 1904              		.cfi_def_cfa_offset 12
 1905              		.cfi_offset 4, -12
 1906              		.cfi_offset 5, -8
 1907              		.cfi_offset 6, -4
 618:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1908              		.loc 1 618 0
 1909 0002 036A     		ldr	r3, [r0, #32]
 1910 0004 23F01103 		bic	r3, r3, #17
 1911 0008 0362     		str	r3, [r0, #32]
 621:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1912              		.loc 1 621 0
 1913 000a 4568     		ldr	r5, [r0, #4]
 1914              	.LVL225:
 624:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1915              		.loc 1 624 0
 1916 000c 8369     		ldr	r3, [r0, #24]
 1917              	.LVL226:
 627:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1918              		.loc 1 627 0
 1919 000e 026A     		ldr	r2, [r0, #32]
 1920              	.LVL227:
 630:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1921              		.loc 1 630 0
 1922 0010 8468     		ldr	r4, [r0, #8]
 1923              	.LVL228:
 636:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1924              		.loc 1 636 0
 1925 0012 45F0D005 		orr	r5, r5, #208
 1926              	.LVL229:
 639:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 1927              		.loc 1 639 0
 1928 0016 24F48034 		bic	r4, r4, #65536
 1929              	.LVL230:
 1930 001a 24F07704 		bic	r4, r4, #119
 1931              	.LVL231:
 641:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1932              		.loc 1 641 0
 1933 001e 44F04404 		orr	r4, r4, #68
 1934              	.LVL232:
 644:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 1935              		.loc 1 644 0
 1936 0022 23F0FF03 		bic	r3, r3, #255
 1937              	.LVL233:
 645:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
 1938              		.loc 1 645 0
 1939 0026 43F00303 		orr	r3, r3, #3
 1940              	.LVL234:
 646:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 1941              		.loc 1 646 0
 1942 002a 4E89     		ldrh	r6, [r1, #10]
 1943 002c 1E43     		orrs	r6, r6, r3
 1944              	.LVL235:
 647:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1945              		.loc 1 647 0
 1946 002e CB88     		ldrh	r3, [r1, #6]
 1947 0030 3343     		orrs	r3, r3, r6
 1948              	.LVL236:
 650:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
 1949              		.loc 1 650 0
 1950 0032 23F08073 		bic	r3, r3, #16777216
 1951              	.LVL237:
 1952 0036 23F47C43 		bic	r3, r3, #64512
 1953              	.LVL238:
 651:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1954              		.loc 1 651 0
 1955 003a 43F4E043 		orr	r3, r3, #28672
 1956              	.LVL239:
 654:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 1957              		.loc 1 654 0
 1958 003e 22F0AA06 		bic	r6, r2, #170
 1959              	.LVL240:
 655:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 1960              		.loc 1 655 0
 1961 0042 0A68     		ldr	r2, [r1]
 1962 0044 3243     		orrs	r2, r2, r6
 1963              	.LVL241:
 656:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1964              		.loc 1 656 0
 1965 0046 42F01102 		orr	r2, r2, #17
 1966              	.LVL242:
 659:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1967              		.loc 1 659 0
 1968 004a 4560     		str	r5, [r0, #4]
 662:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1969              		.loc 1 662 0
 1970 004c 8460     		str	r4, [r0, #8]
 665:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1971              		.loc 1 665 0
 1972 004e 8361     		str	r3, [r0, #24]
 668:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1973              		.loc 1 668 0
 1974 0050 0262     		str	r2, [r0, #32]
 671:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1975              		.loc 1 671 0
 1976 0052 CB68     		ldr	r3, [r1, #12]
 1977              	.LVL243:
 1978              	.LBB136:
 1979              	.LBB137:
2559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h **** }
 1980              		.loc 2 2559 0
 1981 0054 8363     		str	r3, [r0, #56]
 1982              	.LVL244:
 1983              	.LBE137:
 1984              	.LBE136:
 674:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 1985              		.loc 1 674 0
 1986 0056 0020     		movs	r0, #0
 1987              	.LVL245:
 1988 0058 70BC     		pop	{r4, r5, r6}
 1989              		.cfi_restore 6
 1990              		.cfi_restore 5
 1991              		.cfi_restore 4
 1992              		.cfi_def_cfa_offset 0
 1993              	.LVL246:
 1994 005a 7047     		bx	lr
 1995              		.cfi_endproc
 1996              	.LFE387:
 1998              		.section	.text.LL_TIM_BDTR_StructInit,"ax",%progbits
 1999              		.align	1
 2000              		.global	LL_TIM_BDTR_StructInit
 2001              		.syntax unified
 2002              		.thumb
 2003              		.thumb_func
 2004              		.fpu fpv4-sp-d16
 2006              	LL_TIM_BDTR_StructInit:
 2007              	.LFB388:
 683:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   /* Set the default configuration */
 2008              		.loc 1 683 0
 2009              		.cfi_startproc
 2010              		@ args = 0, pretend = 0, frame = 0
 2011              		@ frame_needed = 0, uses_anonymous_args = 0
 2012              		@ link register save eliminated.
 2013              	.LVL247:
 685:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 2014              		.loc 1 685 0
 2015 0000 0023     		movs	r3, #0
 2016 0002 0360     		str	r3, [r0]
 686:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
 2017              		.loc 1 686 0
 2018 0004 4360     		str	r3, [r0, #4]
 687:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 2019              		.loc 1 687 0
 2020 0006 8360     		str	r3, [r0, #8]
 688:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 2021              		.loc 1 688 0
 2022 0008 0373     		strb	r3, [r0, #12]
 689:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 2023              		.loc 1 689 0
 2024 000a C381     		strh	r3, [r0, #14]	@ movhi
 690:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;
 2025              		.loc 1 690 0
 2026 000c 0361     		str	r3, [r0, #16]
 691:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;
 2027              		.loc 1 691 0
 2028 000e 4361     		str	r3, [r0, #20]
 692:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;
 2029              		.loc 1 692 0
 2030 0010 8361     		str	r3, [r0, #24]
 693:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;
 2031              		.loc 1 693 0
 2032 0012 C361     		str	r3, [r0, #28]
 694:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 2033              		.loc 1 694 0
 2034 0014 0362     		str	r3, [r0, #32]
 695:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** }
 2035              		.loc 1 695 0
 2036 0016 4362     		str	r3, [r0, #36]
 696:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 2037              		.loc 1 696 0
 2038 0018 7047     		bx	lr
 2039              		.cfi_endproc
 2040              	.LFE388:
 2042              		.section	.text.LL_TIM_BDTR_Init,"ax",%progbits
 2043              		.align	1
 2044              		.global	LL_TIM_BDTR_Init
 2045              		.syntax unified
 2046              		.thumb
 2047              		.thumb_func
 2048              		.fpu fpv4-sp-d16
 2050              	LL_TIM_BDTR_Init:
 2051              	.LFB389:
 715:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   uint32_t tmpbdtr = 0;
 2052              		.loc 1 715 0
 2053              		.cfi_startproc
 2054              		@ args = 0, pretend = 0, frame = 0
 2055              		@ frame_needed = 0, uses_anonymous_args = 0
 2056              		@ link register save eliminated.
 2057              	.LVL248:
 732:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 2058              		.loc 1 732 0
 2059 0000 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 2060              	.LVL249:
 2061 0002 8A68     		ldr	r2, [r1, #8]
 2062 0004 1343     		orrs	r3, r3, r2
 2063              	.LVL250:
 733:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 2064              		.loc 1 733 0
 2065 0006 23F48063 		bic	r3, r3, #1024
 2066              	.LVL251:
 2067 000a 4A68     		ldr	r2, [r1, #4]
 2068              	.LVL252:
 2069 000c 1343     		orrs	r3, r3, r2
 2070              	.LVL253:
 734:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 2071              		.loc 1 734 0
 2072 000e 23F40063 		bic	r3, r3, #2048
 2073              	.LVL254:
 2074 0012 0A68     		ldr	r2, [r1]
 2075              	.LVL255:
 2076 0014 1343     		orrs	r3, r3, r2
 2077              	.LVL256:
 735:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 2078              		.loc 1 735 0
 2079 0016 23F48053 		bic	r3, r3, #4096
 2080              	.LVL257:
 2081 001a CA89     		ldrh	r2, [r1, #14]
 2082              	.LVL258:
 2083 001c 1343     		orrs	r3, r3, r2
 2084              	.LVL259:
 736:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 2085              		.loc 1 736 0
 2086 001e 23F40053 		bic	r3, r3, #8192
 2087              	.LVL260:
 2088 0022 0A69     		ldr	r2, [r1, #16]
 2089              	.LVL261:
 2090 0024 1343     		orrs	r3, r3, r2
 2091              	.LVL262:
 737:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 2092              		.loc 1 737 0
 2093 0026 23F48043 		bic	r3, r3, #16384
 2094              	.LVL263:
 2095 002a 4A6A     		ldr	r2, [r1, #36]
 2096              	.LVL264:
 2097 002c 1343     		orrs	r3, r3, r2
 2098              	.LVL265:
 738:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 2099              		.loc 1 738 0
 2100 002e 23F40043 		bic	r3, r3, #32768
 2101              	.LVL266:
 2102 0032 1343     		orrs	r3, r3, r2
 2103              	.LVL267:
 739:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 2104              		.loc 1 739 0
 2105 0034 104A     		ldr	r2, .L118
 2106 0036 9042     		cmp	r0, r2
 2107 0038 03D0     		beq	.L114
 739:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 2108              		.loc 1 739 0 is_stmt 0 discriminator 1
 2109 003a 02F50062 		add	r2, r2, #2048
 2110 003e 9042     		cmp	r0, r2
 2111 0040 03D1     		bne	.L115
 2112              	.L114:
 742:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 2113              		.loc 1 742 0 is_stmt 1
 2114 0042 23F47023 		bic	r3, r3, #983040
 2115              	.LVL268:
 2116 0046 4A69     		ldr	r2, [r1, #20]
 2117 0048 1343     		orrs	r3, r3, r2
 2118              	.LVL269:
 2119              	.L115:
 745:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 2120              		.loc 1 745 0
 2121 004a 0B4A     		ldr	r2, .L118
 2122 004c 9042     		cmp	r0, r2
 2123 004e 03D0     		beq	.L116
 745:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   {
 2124              		.loc 1 745 0 is_stmt 0 discriminator 1
 2125 0050 02F50062 		add	r2, r2, #2048
 2126 0054 9042     		cmp	r0, r2
 2127 0056 0BD1     		bne	.L117
 2128              	.L116:
 752:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 2129              		.loc 1 752 0 is_stmt 1
 2130 0058 23F47003 		bic	r3, r3, #15728640
 2131              	.LVL270:
 2132 005c 0A6A     		ldr	r2, [r1, #32]
 2133 005e 1343     		orrs	r3, r3, r2
 2134              	.LVL271:
 753:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 2135              		.loc 1 753 0
 2136 0060 23F08073 		bic	r3, r3, #16777216
 2137              	.LVL272:
 2138 0064 8A69     		ldr	r2, [r1, #24]
 2139 0066 1343     		orrs	r3, r3, r2
 2140              	.LVL273:
 754:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c ****   }
 2141              		.loc 1 754 0
 2142 0068 23F00073 		bic	r3, r3, #33554432
 2143              	.LVL274:
 2144 006c CA69     		ldr	r2, [r1, #28]
 2145 006e 1343     		orrs	r3, r3, r2
 2146              	.LVL275:
 2147              	.L117:
 758:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** 
 2148              		.loc 1 758 0
 2149 0070 4364     		str	r3, [r0, #68]
 761:../system/src/stm32l4-hal-driver/stm32l4xx_ll_tim.c **** /**
 2150              		.loc 1 761 0
 2151 0072 0020     		movs	r0, #0
 2152              	.LVL276:
 2153 0074 7047     		bx	lr
 2154              	.L119:
 2155 0076 00BF     		.align	2
 2156              	.L118:
 2157 0078 002C0140 		.word	1073818624
 2158              		.cfi_endproc
 2159              	.LFE389:
 2161              		.text
 2162              	.Letext0:
 2163              		.file 4 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 2164              		.file 5 "../system/include/cmsis/stm32l4xx/core_cm4.h"
 2165              		.file 6 "../system/include/cmsis/stm32l4xx/device/system_stm32l4xx.h"
 2166              		.file 7 "../system/include/cmsis/stm32l4xx/device/stm32l471xx.h"
 2167              		.file 8 "../system/include/cmsis/stm32l4xx/device/stm32l4xx.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_ll_tim.c
     /tmp/ccYDw38E.s:18     .text.OC1Config:0000000000000000 $t
     /tmp/ccYDw38E.s:24     .text.OC1Config:0000000000000000 OC1Config
     /tmp/ccYDw38E.s:144    .text.OC1Config:0000000000000088 $d
     /tmp/ccYDw38E.s:149    .text.OC2Config:0000000000000000 $t
     /tmp/ccYDw38E.s:155    .text.OC2Config:0000000000000000 OC2Config
     /tmp/ccYDw38E.s:273    .text.OC2Config:0000000000000090 $d
     /tmp/ccYDw38E.s:278    .text.OC3Config:0000000000000000 $t
     /tmp/ccYDw38E.s:284    .text.OC3Config:0000000000000000 OC3Config
     /tmp/ccYDw38E.s:402    .text.OC3Config:0000000000000090 $d
     /tmp/ccYDw38E.s:407    .text.OC4Config:0000000000000000 $t
     /tmp/ccYDw38E.s:413    .text.OC4Config:0000000000000000 OC4Config
     /tmp/ccYDw38E.s:513    .text.OC4Config:0000000000000074 $d
     /tmp/ccYDw38E.s:518    .text.OC5Config:0000000000000000 $t
     /tmp/ccYDw38E.s:524    .text.OC5Config:0000000000000000 OC5Config
     /tmp/ccYDw38E.s:620    .text.OC5Config:0000000000000074 $d
     /tmp/ccYDw38E.s:625    .text.OC6Config:0000000000000000 $t
     /tmp/ccYDw38E.s:631    .text.OC6Config:0000000000000000 OC6Config
     /tmp/ccYDw38E.s:725    .text.OC6Config:0000000000000074 $d
     /tmp/ccYDw38E.s:730    .text.IC1Config:0000000000000000 $t
     /tmp/ccYDw38E.s:736    .text.IC1Config:0000000000000000 IC1Config
     /tmp/ccYDw38E.s:779    .text.IC2Config:0000000000000000 $t
     /tmp/ccYDw38E.s:785    .text.IC2Config:0000000000000000 IC2Config
     /tmp/ccYDw38E.s:828    .text.IC3Config:0000000000000000 $t
     /tmp/ccYDw38E.s:834    .text.IC3Config:0000000000000000 IC3Config
     /tmp/ccYDw38E.s:877    .text.IC4Config:0000000000000000 $t
     /tmp/ccYDw38E.s:883    .text.IC4Config:0000000000000000 IC4Config
     /tmp/ccYDw38E.s:926    .text.LL_TIM_DeInit:0000000000000000 $t
     /tmp/ccYDw38E.s:933    .text.LL_TIM_DeInit:0000000000000000 LL_TIM_DeInit
     /tmp/ccYDw38E.s:1257   .text.LL_TIM_DeInit:000000000000014c $d
     /tmp/ccYDw38E.s:1272   .text.LL_TIM_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:1279   .text.LL_TIM_StructInit:0000000000000000 LL_TIM_StructInit
     /tmp/ccYDw38E.s:1305   .text.LL_TIM_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:1312   .text.LL_TIM_Init:0000000000000000 LL_TIM_Init
     /tmp/ccYDw38E.s:1467   .text.LL_TIM_Init:00000000000000c4 $d
     /tmp/ccYDw38E.s:1472   .text.LL_TIM_OC_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:1479   .text.LL_TIM_OC_StructInit:0000000000000000 LL_TIM_OC_StructInit
     /tmp/ccYDw38E.s:1510   .text.LL_TIM_OC_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:1517   .text.LL_TIM_OC_Init:0000000000000000 LL_TIM_OC_Init
     /tmp/ccYDw38E.s:1608   .text.LL_TIM_IC_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:1615   .text.LL_TIM_IC_StructInit:0000000000000000 LL_TIM_IC_StructInit
     /tmp/ccYDw38E.s:1639   .text.LL_TIM_IC_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:1646   .text.LL_TIM_IC_Init:0000000000000000 LL_TIM_IC_Init
     /tmp/ccYDw38E.s:1714   .text.LL_TIM_ENCODER_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:1721   .text.LL_TIM_ENCODER_StructInit:0000000000000000 LL_TIM_ENCODER_StructInit
     /tmp/ccYDw38E.s:1756   .text.LL_TIM_ENCODER_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:1763   .text.LL_TIM_ENCODER_Init:0000000000000000 LL_TIM_ENCODER_Init
     /tmp/ccYDw38E.s:1858   .text.LL_TIM_HALLSENSOR_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:1865   .text.LL_TIM_HALLSENSOR_StructInit:0000000000000000 LL_TIM_HALLSENSOR_StructInit
     /tmp/ccYDw38E.s:1888   .text.LL_TIM_HALLSENSOR_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:1895   .text.LL_TIM_HALLSENSOR_Init:0000000000000000 LL_TIM_HALLSENSOR_Init
     /tmp/ccYDw38E.s:1999   .text.LL_TIM_BDTR_StructInit:0000000000000000 $t
     /tmp/ccYDw38E.s:2006   .text.LL_TIM_BDTR_StructInit:0000000000000000 LL_TIM_BDTR_StructInit
     /tmp/ccYDw38E.s:2043   .text.LL_TIM_BDTR_Init:0000000000000000 $t
     /tmp/ccYDw38E.s:2050   .text.LL_TIM_BDTR_Init:0000000000000000 LL_TIM_BDTR_Init
     /tmp/ccYDw38E.s:2157   .text.LL_TIM_BDTR_Init:0000000000000078 $d
                           .group:0000000000000000 wm4.0.95bc707da9dcffdc6c8c58936cbc8421
                           .group:0000000000000000 wm4.stm32l4xx.h.39.54a1fe1e096c7852edd649652f013a11
                           .group:0000000000000000 wm4.stm32l471xx.h.35.e78ad65c513105dda311dc495ac74d04
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.b6144e50d34fc998dd4c2cfb6387cf91
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l471xx.h.423.ceac761476affad641a3347d7727acfd
                           .group:0000000000000000 wm4.stm32l4xx.h.197.fb1c68184133668ca24c44c29ba4361f
                           .group:0000000000000000 wm4.stm32l4xx_ll_tim.h.120.6974d65ed1c1b58e89f86d0325df0cb4
                           .group:0000000000000000 wm4.stm32l4xx_ll_bus.h.39.fb197a76289ebb493618e5ac412f5462

NO UNDEFINED SYMBOLS
