{"vcs1":{"timestamp_begin":1747646982.428908349, "rt":8.96, "ut":9.22, "st":0.62}}
{"vcselab":{"timestamp_begin":1747646991.462383001, "rt":0.47, "ut":0.34, "st":0.12}}
{"link":{"timestamp_begin":1747646991.986771826, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747646981.720594774}
{"VCS_COMP_START_TIME": 1747646981.720594774}
{"VCS_COMP_END_TIME": 1747646992.537627430}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488124}}
{"vcselab": {"peak_mem": 183884}}
