
MTE380_robot_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a630  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800a740  0800a740  0001a740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab44  0800ab44  00020288  2**0
                  CONTENTS
  4 .ARM          00000000  0800ab44  0800ab44  00020288  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ab44  0800ab44  00020288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab44  0800ab44  0001ab44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab48  0800ab48  0001ab48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  0800ab4c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000288  0800add4  00020288  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  0800add4  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b28  00000000  00000000  000202b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c27  00000000  00000000  00032dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00035a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d8  00000000  00000000  00036ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a798  00000000  00000000  00037e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000158be  00000000  00000000  00052618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009396a  00000000  00000000  00067ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fb840  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006044  00000000  00000000  000fb890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000288 	.word	0x20000288
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a728 	.word	0x0800a728

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000028c 	.word	0x2000028c
 800014c:	0800a728 	.word	0x0800a728

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <constrain_value>:
static double L_offset = 1.15;

static float integration_sum = 0;
static float prev_error = 0;

uint16_t constrain_value(uint16_t input, uint16_t min_val, uint16_t max_val){
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
 800115a:	460b      	mov	r3, r1
 800115c:	80bb      	strh	r3, [r7, #4]
 800115e:	4613      	mov	r3, r2
 8001160:	807b      	strh	r3, [r7, #2]
	if (input < min_val) return min_val;
 8001162:	88fa      	ldrh	r2, [r7, #6]
 8001164:	88bb      	ldrh	r3, [r7, #4]
 8001166:	429a      	cmp	r2, r3
 8001168:	d201      	bcs.n	800116e <constrain_value+0x1e>
 800116a:	88bb      	ldrh	r3, [r7, #4]
 800116c:	e006      	b.n	800117c <constrain_value+0x2c>
	else if (input > max_val) return max_val;
 800116e:	88fa      	ldrh	r2, [r7, #6]
 8001170:	887b      	ldrh	r3, [r7, #2]
 8001172:	429a      	cmp	r2, r3
 8001174:	d901      	bls.n	800117a <constrain_value+0x2a>
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	e000      	b.n	800117c <constrain_value+0x2c>
	else return input;
 800117a:	88fb      	ldrh	r3, [r7, #6]
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
	...

08001188 <drive_forward>:

// drive forward - speed %
void drive_forward (TIM_HandleTypeDef *htim, double speed)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b08d      	sub	sp, #52	; 0x34
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	e9c7 2300 	strd	r2, r3, [r7]
	double pulse_widthL = 1.0 + (speed*L_offset/100.0);
 8001194:	4b36      	ldr	r3, [pc, #216]	; (8001270 <drive_forward+0xe8>)
 8001196:	e9d3 0100 	ldrd	r0, r1, [r3]
 800119a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800119e:	f7ff f99b 	bl	80004d8 <__aeabi_dmul>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	4b31      	ldr	r3, [pc, #196]	; (8001274 <drive_forward+0xec>)
 80011b0:	f7ff fabc 	bl	800072c <__aeabi_ddiv>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4610      	mov	r0, r2
 80011ba:	4619      	mov	r1, r3
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	4b2d      	ldr	r3, [pc, #180]	; (8001278 <drive_forward+0xf0>)
 80011c2:	f7fe ffd3 	bl	800016c <__adddf3>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double commandL = (pulse_widthL/20.0)*ARR;
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4b2a      	ldr	r3, [pc, #168]	; (800127c <drive_forward+0xf4>)
 80011d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011d8:	f7ff faa8 	bl	800072c <__aeabi_ddiv>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4610      	mov	r0, r2
 80011e2:	4619      	mov	r1, r3
 80011e4:	4b26      	ldr	r3, [pc, #152]	; (8001280 <drive_forward+0xf8>)
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	f7ff f975 	bl	80004d8 <__aeabi_dmul>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	e9c7 2308 	strd	r2, r3, [r7, #32]

	double pulse_widthR = 1.0 + (speed/100.0);
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <drive_forward+0xec>)
 80011fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001200:	f7ff fa94 	bl	800072c <__aeabi_ddiv>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <drive_forward+0xf0>)
 8001212:	f7fe ffab 	bl	800016c <__adddf3>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double commandR = (pulse_widthR/20.0)*ARR;
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	4b16      	ldr	r3, [pc, #88]	; (800127c <drive_forward+0xf4>)
 8001224:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001228:	f7ff fa80 	bl	800072c <__aeabi_ddiv>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4610      	mov	r0, r2
 8001232:	4619      	mov	r1, r3
 8001234:	4b12      	ldr	r3, [pc, #72]	; (8001280 <drive_forward+0xf8>)
 8001236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123a:	f7ff f94d 	bl	80004d8 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	e9c7 2304 	strd	r2, r3, [r7, #16]

	TIM2->CCR1 = commandL; // left
 8001246:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800124a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800124e:	f7ff fc1b 	bl	8000a88 <__aeabi_d2uiz>
 8001252:	4603      	mov	r3, r0
 8001254:	6363      	str	r3, [r4, #52]	; 0x34
	TIM2->CCR2 = commandR; // right
 8001256:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800125a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800125e:	f7ff fc13 	bl	8000a88 <__aeabi_d2uiz>
 8001262:	4603      	mov	r3, r0
 8001264:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8001266:	bf00      	nop
 8001268:	3734      	adds	r7, #52	; 0x34
 800126a:	46bd      	mov	sp, r7
 800126c:	bd90      	pop	{r4, r7, pc}
 800126e:	bf00      	nop
 8001270:	20000008 	.word	0x20000008
 8001274:	40590000 	.word	0x40590000
 8001278:	3ff00000 	.word	0x3ff00000
 800127c:	40340000 	.word	0x40340000
 8001280:	20000000 	.word	0x20000000

08001284 <drive_straight_PID>:
    	TIM2->CCR2 = commandR;
    }
}

void drive_straight_PID (TIM_HandleTypeDef *htim, double speed, I2C_HandleTypeDef *hi2c2, float desired_angle, float current_angle, uint16_t dt)
{
 8001284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001288:	b091      	sub	sp, #68	; 0x44
 800128a:	af00      	add	r7, sp, #0
 800128c:	60f8      	str	r0, [r7, #12]
 800128e:	e9c7 2300 	strd	r2, r3, [r7]
//    current_angle = (int)current_angle%360;

    // Offset for each side due to drivetrain differences

    // TODO: Look into removing this float logic and change to integer logic with larger scale
    double pulse_widthL = 1.0 + (speed*L_offset/100.0);
 8001292:	4baf      	ldr	r3, [pc, #700]	; (8001550 <drive_straight_PID+0x2cc>)
 8001294:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001298:	e9d7 2300 	ldrd	r2, r3, [r7]
 800129c:	f7ff f91c 	bl	80004d8 <__aeabi_dmul>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4ba9      	ldr	r3, [pc, #676]	; (8001554 <drive_straight_PID+0x2d0>)
 80012ae:	f7ff fa3d 	bl	800072c <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	4ba6      	ldr	r3, [pc, #664]	; (8001558 <drive_straight_PID+0x2d4>)
 80012c0:	f7fe ff54 	bl	800016c <__adddf3>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double pulse_widthR = 1.0 + (speed/100.0);
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	4ba0      	ldr	r3, [pc, #640]	; (8001554 <drive_straight_PID+0x2d0>)
 80012d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012d6:	f7ff fa29 	bl	800072c <__aeabi_ddiv>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	4b9c      	ldr	r3, [pc, #624]	; (8001558 <drive_straight_PID+0x2d4>)
 80012e8:	f7fe ff40 	bl	800016c <__adddf3>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    uint16_t commandL = (pulse_widthL/20.0)*ARR;
 80012f4:	f04f 0200 	mov.w	r2, #0
 80012f8:	4b98      	ldr	r3, [pc, #608]	; (800155c <drive_straight_PID+0x2d8>)
 80012fa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80012fe:	f7ff fa15 	bl	800072c <__aeabi_ddiv>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	4b95      	ldr	r3, [pc, #596]	; (8001560 <drive_straight_PID+0x2dc>)
 800130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001310:	f7ff f8e2 	bl	80004d8 <__aeabi_dmul>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f7ff fbb4 	bl	8000a88 <__aeabi_d2uiz>
 8001320:	4603      	mov	r3, r0
 8001322:	85fb      	strh	r3, [r7, #46]	; 0x2e
    uint16_t commandR = (pulse_widthR/20.0)*ARR;
 8001324:	f04f 0200 	mov.w	r2, #0
 8001328:	4b8c      	ldr	r3, [pc, #560]	; (800155c <drive_straight_PID+0x2d8>)
 800132a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800132e:	f7ff f9fd 	bl	800072c <__aeabi_ddiv>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4610      	mov	r0, r2
 8001338:	4619      	mov	r1, r3
 800133a:	4b89      	ldr	r3, [pc, #548]	; (8001560 <drive_straight_PID+0x2dc>)
 800133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001340:	f7ff f8ca 	bl	80004d8 <__aeabi_dmul>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fb9c 	bl	8000a88 <__aeabi_d2uiz>
 8001350:	4603      	mov	r3, r0
 8001352:	85bb      	strh	r3, [r7, #44]	; 0x2c

    float current_error = current_angle - desired_angle;
 8001354:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001356:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001358:	f7ff fc0a 	bl	8000b70 <__aeabi_fsub>
 800135c:	4603      	mov	r3, r0
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28

    // This is the PID controller calcs
    integration_sum += (current_error * (dt/1000.0));
 8001360:	4b80      	ldr	r3, [pc, #512]	; (8001564 <drive_straight_PID+0x2e0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff f85f 	bl	8000428 <__aeabi_f2d>
 800136a:	4604      	mov	r4, r0
 800136c:	460d      	mov	r5, r1
 800136e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001370:	f7ff f85a 	bl	8000428 <__aeabi_f2d>
 8001374:	4680      	mov	r8, r0
 8001376:	4689      	mov	r9, r1
 8001378:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f841 	bl	8000404 <__aeabi_i2d>
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b78      	ldr	r3, [pc, #480]	; (8001568 <drive_straight_PID+0x2e4>)
 8001388:	f7ff f9d0 	bl	800072c <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4640      	mov	r0, r8
 8001392:	4649      	mov	r1, r9
 8001394:	f7ff f8a0 	bl	80004d8 <__aeabi_dmul>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4620      	mov	r0, r4
 800139e:	4629      	mov	r1, r5
 80013a0:	f7fe fee4 	bl	800016c <__adddf3>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4610      	mov	r0, r2
 80013aa:	4619      	mov	r1, r3
 80013ac:	f7ff fb8c 	bl	8000ac8 <__aeabi_d2f>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4a6c      	ldr	r2, [pc, #432]	; (8001564 <drive_straight_PID+0x2e0>)
 80013b4:	6013      	str	r3, [r2, #0]
    float correction = Kp * current_error + Ki * integration_sum + Kd * 1000 * (current_error - prev_error)/(dt/1000.0);
 80013b6:	4b6d      	ldr	r3, [pc, #436]	; (800156c <drive_straight_PID+0x2e8>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fc8e 	bl	8000cdc <__aeabi_i2f>
 80013c0:	4603      	mov	r3, r0
 80013c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fcdd 	bl	8000d84 <__aeabi_fmul>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461c      	mov	r4, r3
 80013ce:	4b68      	ldr	r3, [pc, #416]	; (8001570 <drive_straight_PID+0x2ec>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff fc82 	bl	8000cdc <__aeabi_i2f>
 80013d8:	4602      	mov	r2, r0
 80013da:	4b62      	ldr	r3, [pc, #392]	; (8001564 <drive_straight_PID+0x2e0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4619      	mov	r1, r3
 80013e0:	4610      	mov	r0, r2
 80013e2:	f7ff fccf 	bl	8000d84 <__aeabi_fmul>
 80013e6:	4603      	mov	r3, r0
 80013e8:	4619      	mov	r1, r3
 80013ea:	4620      	mov	r0, r4
 80013ec:	f7ff fbc2 	bl	8000b74 <__addsf3>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff f818 	bl	8000428 <__aeabi_f2d>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	4b5d      	ldr	r3, [pc, #372]	; (8001574 <drive_straight_PID+0x2f0>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fc66 	bl	8000cdc <__aeabi_i2f>
 8001410:	4606      	mov	r6, r0
 8001412:	4b59      	ldr	r3, [pc, #356]	; (8001578 <drive_straight_PID+0x2f4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4619      	mov	r1, r3
 8001418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800141a:	f7ff fba9 	bl	8000b70 <__aeabi_fsub>
 800141e:	4603      	mov	r3, r0
 8001420:	4619      	mov	r1, r3
 8001422:	4630      	mov	r0, r6
 8001424:	f7ff fcae 	bl	8000d84 <__aeabi_fmul>
 8001428:	4603      	mov	r3, r0
 800142a:	4618      	mov	r0, r3
 800142c:	f7fe fffc 	bl	8000428 <__aeabi_f2d>
 8001430:	4680      	mov	r8, r0
 8001432:	4689      	mov	r9, r1
 8001434:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001438:	4618      	mov	r0, r3
 800143a:	f7fe ffe3 	bl	8000404 <__aeabi_i2d>
 800143e:	f04f 0200 	mov.w	r2, #0
 8001442:	4b49      	ldr	r3, [pc, #292]	; (8001568 <drive_straight_PID+0x2e4>)
 8001444:	f7ff f972 	bl	800072c <__aeabi_ddiv>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4640      	mov	r0, r8
 800144e:	4649      	mov	r1, r9
 8001450:	f7ff f96c 	bl	800072c <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4620      	mov	r0, r4
 800145a:	4629      	mov	r1, r5
 800145c:	f7fe fe86 	bl	800016c <__adddf3>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff fb2e 	bl	8000ac8 <__aeabi_d2f>
 800146c:	4603      	mov	r3, r0
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
    prev_error = current_error;
 8001470:	4a41      	ldr	r2, [pc, #260]	; (8001578 <drive_straight_PID+0x2f4>)
 8001472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001474:	6013      	str	r3, [r2, #0]

    if (current_error < 0){
 8001476:	f04f 0100 	mov.w	r1, #0
 800147a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800147c:	f7ff fe20 	bl	80010c0 <__aeabi_fcmplt>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d027      	beq.n	80014d6 <drive_straight_PID+0x252>
        // Correct by turning left
        double new_command = commandL + correction; //results in decrease bc negative error
 8001486:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc27 	bl	8000cdc <__aeabi_i2f>
 800148e:	4603      	mov	r3, r0
 8001490:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fb6e 	bl	8000b74 <__addsf3>
 8001498:	4603      	mov	r3, r0
 800149a:	4618      	mov	r0, r3
 800149c:	f7fe ffc4 	bl	8000428 <__aeabi_f2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
        TIM2->CCR1 = constrain_value(new_command, 2000, 4000);
 80014a8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014ac:	f7ff faec 	bl	8000a88 <__aeabi_d2uiz>
 80014b0:	4603      	mov	r3, r0
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80014b8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe47 	bl	8001150 <constrain_value>
 80014c2:	4603      	mov	r3, r0
 80014c4:	461a      	mov	r2, r3
 80014c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014ca:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR2 = commandR;
 80014cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014d0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014d2:	6393      	str	r3, [r2, #56]	; 0x38
    else
    {
    	TIM2->CCR1 = commandL;
    	TIM2->CCR2 = commandR;
    }
}
 80014d4:	e037      	b.n	8001546 <drive_straight_PID+0x2c2>
    else if (current_error > 0){
 80014d6:	f04f 0100 	mov.w	r1, #0
 80014da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014dc:	f7ff fe0e 	bl	80010fc <__aeabi_fcmpgt>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d027      	beq.n	8001536 <drive_straight_PID+0x2b2>
        double new_command = commandR - correction;
 80014e6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fbf7 	bl	8000cdc <__aeabi_i2f>
 80014ee:	4603      	mov	r3, r0
 80014f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fb3c 	bl	8000b70 <__aeabi_fsub>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7fe ff94 	bl	8000428 <__aeabi_f2d>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	e9c7 2306 	strd	r2, r3, [r7, #24]
        TIM2->CCR1 = commandL;
 8001508:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800150c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800150e:	6353      	str	r3, [r2, #52]	; 0x34
		TIM2->CCR2 = constrain_value(new_command, 2000, 4000);;
 8001510:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001514:	f7ff fab8 	bl	8000a88 <__aeabi_d2uiz>
 8001518:	4603      	mov	r3, r0
 800151a:	b29b      	uxth	r3, r3
 800151c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001520:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fe13 	bl	8001150 <constrain_value>
 800152a:	4603      	mov	r3, r0
 800152c:	461a      	mov	r2, r3
 800152e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001532:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001534:	e007      	b.n	8001546 <drive_straight_PID+0x2c2>
    	TIM2->CCR1 = commandL;
 8001536:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800153a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800153c:	6353      	str	r3, [r2, #52]	; 0x34
    	TIM2->CCR2 = commandR;
 800153e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001542:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001544:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001546:	bf00      	nop
 8001548:	3744      	adds	r7, #68	; 0x44
 800154a:	46bd      	mov	sp, r7
 800154c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001550:	20000008 	.word	0x20000008
 8001554:	40590000 	.word	0x40590000
 8001558:	3ff00000 	.word	0x3ff00000
 800155c:	40340000 	.word	0x40340000
 8001560:	20000000 	.word	0x20000000
 8001564:	200002a4 	.word	0x200002a4
 8001568:	408f4000 	.word	0x408f4000
 800156c:	0800a750 	.word	0x0800a750
 8001570:	0800a751 	.word	0x0800a751
 8001574:	0800a752 	.word	0x0800a752
 8001578:	200002a8 	.word	0x200002a8

0800157c <reset_PID_controller>:

void reset_PID_controller(){
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
	integration_sum = 0;
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <reset_PID_controller+0x1c>)
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
	prev_error = 0;
 8001588:	4b04      	ldr	r3, [pc, #16]	; (800159c <reset_PID_controller+0x20>)
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	200002a4 	.word	0x200002a4
 800159c:	200002a8 	.word	0x200002a8

080015a0 <decelerate>:
	}
}

// decelerate to 0
void decelerate (TIM_HandleTypeDef *htim)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	// get current speed
	double speed = (((TIM2->CCR1)/ARR)*20.0 - 1)*100;
 80015a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ff18 	bl	80003e4 <__aeabi_ui2d>
 80015b4:	4b23      	ldr	r3, [pc, #140]	; (8001644 <decelerate+0xa4>)
 80015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ba:	f7ff f8b7 	bl	800072c <__aeabi_ddiv>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	4b1f      	ldr	r3, [pc, #124]	; (8001648 <decelerate+0xa8>)
 80015cc:	f7fe ff84 	bl	80004d8 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	4b1b      	ldr	r3, [pc, #108]	; (800164c <decelerate+0xac>)
 80015de:	f7fe fdc3 	bl	8000168 <__aeabi_dsub>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	4b18      	ldr	r3, [pc, #96]	; (8001650 <decelerate+0xb0>)
 80015f0:	f7fe ff72 	bl	80004d8 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while (speed > 0)
 80015fc:	e012      	b.n	8001624 <decelerate+0x84>
	{
		drive_forward(htim, speed);
 80015fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff fdc0 	bl	8001188 <drive_forward>
		speed -= 1;
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	4b0f      	ldr	r3, [pc, #60]	; (800164c <decelerate+0xac>)
 800160e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001612:	f7fe fda9 	bl	8000168 <__aeabi_dsub>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		HAL_Delay(15);
 800161e:	200f      	movs	r0, #15
 8001620:	f001 fd8e 	bl	8003140 <HAL_Delay>
	while (speed > 0)
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001630:	f7ff f9e2 	bl	80009f8 <__aeabi_dcmpgt>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1e1      	bne.n	80015fe <decelerate+0x5e>
	}
}
 800163a:	bf00      	nop
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000000 	.word	0x20000000
 8001648:	40340000 	.word	0x40340000
 800164c:	3ff00000 	.word	0x3ff00000
 8001650:	40590000 	.word	0x40590000

08001654 <ICM_WriteOneByte>:

int16_t gyro_offset[3];
int16_t accel_offset[3];

void ICM_WriteOneByte(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *pData) // ***
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af04      	add	r7, sp, #16
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	460b      	mov	r3, r1
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	72fb      	strb	r3, [r7, #11]
	reg = reg & 0x7F;
 8001662:	7afb      	ldrb	r3, [r7, #11]
 8001664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001668:	72fb      	strb	r3, [r7, #11]
//	uint8_t Trans[2]={reg, Data};
//	HAL_I2C_Master_Transmit(hi2c,ICM20948_ADDRESS << 1,Trans,2, 1000);
	HAL_I2C_Mem_Write(hi2c, ICM20948_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT, pData, 1, 1000);
 800166a:	7afb      	ldrb	r3, [r7, #11]
 800166c:	b29a      	uxth	r2, r3
 800166e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001672:	9302      	str	r3, [sp, #8]
 8001674:	2301      	movs	r3, #1
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	21d2      	movs	r1, #210	; 0xd2
 8001680:	68f8      	ldr	r0, [r7, #12]
 8001682:	f002 fc31 	bl	8003ee8 <HAL_I2C_Mem_Write>
}
 8001686:	bf00      	nop
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <i2c_Mag_write>:
 *
 * AUX I2C abstraction for magnetometer
 *
 */
void i2c_Mag_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
  {
 800168e:	b580      	push	{r7, lr}
 8001690:	b084      	sub	sp, #16
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	70fb      	strb	r3, [r7, #3]
 800169a:	4613      	mov	r3, r2
 800169c:	70bb      	strb	r3, [r7, #2]
	uint8_t writeData = 0x30;
 800169e:	2330      	movs	r3, #48	; 0x30
 80016a0:	73fb      	strb	r3, [r7, #15]
  	ICM_WriteOneByte(hi2c, 0x7F, &writeData);
 80016a2:	f107 030f 	add.w	r3, r7, #15
 80016a6:	461a      	mov	r2, r3
 80016a8:	217f      	movs	r1, #127	; 0x7f
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ffd2 	bl	8001654 <ICM_WriteOneByte>
  	HAL_Delay(1);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f001 fd45 	bl	8003140 <HAL_Delay>
  	writeData = 0x0C;
 80016b6:	230c      	movs	r3, #12
 80016b8:	73fb      	strb	r3, [r7, #15]
  	ICM_WriteOneByte(hi2c, 0x03, &writeData);//mode: write
 80016ba:	f107 030f 	add.w	r3, r7, #15
 80016be:	461a      	mov	r2, r3
 80016c0:	2103      	movs	r1, #3
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff ffc6 	bl	8001654 <ICM_WriteOneByte>
  	HAL_Delay(1);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f001 fd39 	bl	8003140 <HAL_Delay>
  	writeData = reg;
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	73fb      	strb	r3, [r7, #15]
  	ICM_WriteOneByte(hi2c, 0x04, &writeData);//set reg addr
 80016d2:	f107 030f 	add.w	r3, r7, #15
 80016d6:	461a      	mov	r2, r3
 80016d8:	2104      	movs	r1, #4
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffba 	bl	8001654 <ICM_WriteOneByte>
  	HAL_Delay(1);
 80016e0:	2001      	movs	r0, #1
 80016e2:	f001 fd2d 	bl	8003140 <HAL_Delay>
  	writeData = value;
 80016e6:	78bb      	ldrb	r3, [r7, #2]
 80016e8:	73fb      	strb	r3, [r7, #15]
  	ICM_WriteOneByte(hi2c, 0x06, &writeData);//send value
 80016ea:	f107 030f 	add.w	r3, r7, #15
 80016ee:	461a      	mov	r2, r3
 80016f0:	2106      	movs	r1, #6
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffae 	bl	8001654 <ICM_WriteOneByte>
  	HAL_Delay(1);
 80016f8:	2001      	movs	r0, #1
 80016fa:	f001 fd21 	bl	8003140 <HAL_Delay>
  }
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <ICM_PowerOn>:
/*
 *
 * Sequence to setup ICM290948 as early as possible after power on
 *
 */
void ICM_PowerOn(I2C_HandleTypeDef *hi2c) {
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
	ICM_SelectBank(hi2c, USER_BANK_0);
 800170e:	2100      	movs	r1, #0
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 f9a1 	bl	8001a58 <ICM_SelectBank>
	HAL_Delay(5);
 8001716:	2005      	movs	r0, #5
 8001718:	f001 fd12 	bl	8003140 <HAL_Delay>
//	ICM_Set_I2C_Clk(hi2c);
//	HAL_Delay(5);
//
//	ICM_SelectBank(hi2c, USER_BANK_0);
//	HAL_Delay(5);
	ICM_SetClock(hi2c, (uint8_t)CLK_BEST_AVAIL);
 800171c:	2101      	movs	r1, #1
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 f9ad 	bl	8001a7e <ICM_SetClock>
	HAL_Delay(5);
 8001724:	2005      	movs	r0, #5
 8001726:	f001 fd0b 	bl	8003140 <HAL_Delay>
	ICM_AccelGyroOff(hi2c);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 f9ba 	bl	8001aa4 <ICM_AccelGyroOff>
	HAL_Delay(20);
 8001730:	2014      	movs	r0, #20
 8001732:	f001 fd05 	bl	8003140 <HAL_Delay>
	ICM_AccelGyroOn(hi2c);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 f9c5 	bl	8001ac6 <ICM_AccelGyroOn>
	HAL_Delay(35);
 800173c:	2023      	movs	r0, #35	; 0x23
 800173e:	f001 fcff 	bl	8003140 <HAL_Delay>
	ICM_Initialize(hi2c);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f804 	bl	8001750 <ICM_Initialize>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <ICM_Initialize>:

uint16_t ICM_Initialize(I2C_HandleTypeDef *hi2c) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	ICM_SelectBank(hi2c, USER_BANK_2);
 8001758:	2120      	movs	r1, #32
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f000 f97c 	bl	8001a58 <ICM_SelectBank>
	HAL_Delay(5);
 8001760:	2005      	movs	r0, #5
 8001762:	f001 fced 	bl	8003140 <HAL_Delay>
	ICM_SetGyroRateLPF(hi2c, GYRO_RATE_250, GYRO_LPF_17HZ);
 8001766:	2229      	movs	r2, #41	; 0x29
 8001768:	2100      	movs	r1, #0
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f9bc 	bl	8001ae8 <ICM_SetGyroRateLPF>
	HAL_Delay(10);
 8001770:	200a      	movs	r0, #10
 8001772:	f001 fce5 	bl	8003140 <HAL_Delay>
//	HAL_Delay(5);
//	ICM_WriteOneByte(hi2c, 0x67, 0x0);
//	HAL_Delay(5);

	// Set gyroscope sample rate to 100hz (0x0A) in GYRO_SMPLRT_DIV register (0x00)
	uint8_t i2cData = 0x0A;
 8001776:	230a      	movs	r3, #10
 8001778:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x00, &i2cData);
 800177a:	f107 030f 	add.w	r3, r7, #15
 800177e:	461a      	mov	r2, r3
 8001780:	2100      	movs	r1, #0
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ff66 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 8001788:	2005      	movs	r0, #5
 800178a:	f001 fcd9 	bl	8003140 <HAL_Delay>

	// Set accelerometer low pass filter to 136hz (0x11) and the rate to 8G (0x04) in register ACCEL_CONFIG (0x14)
	i2cData = (0x04 | 0x11);
 800178e:	2315      	movs	r3, #21
 8001790:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x14, &i2cData);
 8001792:	f107 030f 	add.w	r3, r7, #15
 8001796:	461a      	mov	r2, r3
 8001798:	2114      	movs	r1, #20
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ff5a 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 80017a0:	2005      	movs	r0, #5
 80017a2:	f001 fccd 	bl	8003140 <HAL_Delay>

	// Set accelerometer sample rate to 225hz (0x00) in ACCEL_SMPLRT_DIV_1 register (0x10)
	i2cData = 0x00;
 80017a6:	2300      	movs	r3, #0
 80017a8:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x10, &i2cData);
 80017aa:	f107 030f 	add.w	r3, r7, #15
 80017ae:	461a      	mov	r2, r3
 80017b0:	2110      	movs	r1, #16
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ff4e 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 80017b8:	2005      	movs	r0, #5
 80017ba:	f001 fcc1 	bl	8003140 <HAL_Delay>

	// Set accelerometer sample rate to 100 hz (0x0A) in ACCEL_SMPLRT_DIV_2 register (0x11)
	i2cData = 0x0A;
 80017be:	230a      	movs	r3, #10
 80017c0:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x11, &i2cData);
 80017c2:	f107 030f 	add.w	r3, r7, #15
 80017c6:	461a      	mov	r2, r3
 80017c8:	2111      	movs	r1, #17
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff ff42 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 80017d0:	2005      	movs	r0, #5
 80017d2:	f001 fcb5 	bl	8003140 <HAL_Delay>

//	ICM_SelectBank(hi2c, USER_BANK_2);
//	HAL_Delay(20);

	// Configure AUX_I2C Magnetometer (onboard ICM-20948)
	i2cData = 0x00;
 80017d6:	2300      	movs	r3, #0
 80017d8:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x7F, &i2cData); // Select user bank 0
 80017da:	f107 030f 	add.w	r3, r7, #15
 80017de:	461a      	mov	r2, r3
 80017e0:	217f      	movs	r1, #127	; 0x7f
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ff36 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 80017e8:	2005      	movs	r0, #5
 80017ea:	f001 fca9 	bl	8003140 <HAL_Delay>
	i2cData = 0x30;
 80017ee:	2330      	movs	r3, #48	; 0x30
 80017f0:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x0F, &i2cData); // INT Pin / Bypass Enable Configuration
 80017f2:	f107 030f 	add.w	r3, r7, #15
 80017f6:	461a      	mov	r2, r3
 80017f8:	210f      	movs	r1, #15
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff ff2a 	bl	8001654 <ICM_WriteOneByte>
	i2cData = 0x20;
 8001800:	2320      	movs	r3, #32
 8001802:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x03, &i2cData); // I2C_MST_EN
 8001804:	f107 030f 	add.w	r3, r7, #15
 8001808:	461a      	mov	r2, r3
 800180a:	2103      	movs	r1, #3
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff ff21 	bl	8001654 <ICM_WriteOneByte>
	i2cData = 0x30;
 8001812:	2330      	movs	r3, #48	; 0x30
 8001814:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x7F, &i2cData); // Select user bank 3
 8001816:	f107 030f 	add.w	r3, r7, #15
 800181a:	461a      	mov	r2, r3
 800181c:	217f      	movs	r1, #127	; 0x7f
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff ff18 	bl	8001654 <ICM_WriteOneByte>
	HAL_Delay(5);
 8001824:	2005      	movs	r0, #5
 8001826:	f001 fc8b 	bl	8003140 <HAL_Delay>
	i2cData = 0x4D;
 800182a:	234d      	movs	r3, #77	; 0x4d
 800182c:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x01, &i2cData); // I2C Master mode and Speed 400 kHz
 800182e:	f107 030f 	add.w	r3, r7, #15
 8001832:	461a      	mov	r2, r3
 8001834:	2101      	movs	r1, #1
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f7ff ff0c 	bl	8001654 <ICM_WriteOneByte>
	ICM_Set_I2C_Clk(hi2c);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f000 f96b 	bl	8001b18 <ICM_Set_I2C_Clk>
	i2cData = 0x01;
 8001842:	2301      	movs	r3, #1
 8001844:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x02, &i2cData); // I2C_SLV0 _DLY_ enable
 8001846:	f107 030f 	add.w	r3, r7, #15
 800184a:	461a      	mov	r2, r3
 800184c:	2102      	movs	r1, #2
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ff00 	bl	8001654 <ICM_WriteOneByte>
	i2cData = 0x81;
 8001854:	2381      	movs	r3, #129	; 0x81
 8001856:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x05, &i2cData); // enable IIC	and EXT_SENS_DATA==1 Byte
 8001858:	f107 030f 	add.w	r3, r7, #15
 800185c:	461a      	mov	r2, r3
 800185e:	2105      	movs	r1, #5
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff fef7 	bl	8001654 <ICM_WriteOneByte>

	// Initialize magnetometer
	i2c_Mag_write(hi2c, 0x32, 0x01); // Reset AK8963
 8001866:	2201      	movs	r2, #1
 8001868:	2132      	movs	r1, #50	; 0x32
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff ff0f 	bl	800168e <i2c_Mag_write>
	HAL_Delay(1000);
 8001870:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001874:	f001 fc64 	bl	8003140 <HAL_Delay>
	i2c_Mag_write(hi2c, 0x31, 0x02); // use i2c to set AK8963 working on Continuous measurement mode1 & 16-bit output
 8001878:	2202      	movs	r2, #2
 800187a:	2131      	movs	r1, #49	; 0x31
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff06 	bl	800168e <i2c_Mag_write>

	return 1337;
 8001882:	f240 5339 	movw	r3, #1337	; 0x539
}
 8001886:	4618      	mov	r0, r3
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <ICM_ReadAccelGyro>:

void ICM_ReadAccelGyro(I2C_HandleTypeDef *hi2c) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af04      	add	r7, sp, #16
 8001896:	6078      	str	r0, [r7, #4]
	uint8_t raw_data[12];
//	ICM_readBytes(hi2c, 0x2D, raw_data, 12);
	HAL_I2C_Mem_Read(hi2c, ICM20948_ADDRESS << 1, 0x2D, I2C_MEMADD_SIZE_8BIT, raw_data, 12, 1000); //read starting from ACCEL_XOUT_H
 8001898:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800189c:	9302      	str	r3, [sp, #8]
 800189e:	230c      	movs	r3, #12
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	2301      	movs	r3, #1
 80018aa:	222d      	movs	r2, #45	; 0x2d
 80018ac:	21d2      	movs	r1, #210	; 0xd2
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f002 fc14 	bl	80040dc <HAL_I2C_Mem_Read>

	accel_data[0] = (int16_t)(raw_data[0] << 8 | raw_data[1]);
 80018b4:	7b3b      	ldrb	r3, [r7, #12]
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	b21a      	sxth	r2, r3
 80018ba:	7b7b      	ldrb	r3, [r7, #13]
 80018bc:	b21b      	sxth	r3, r3
 80018be:	4313      	orrs	r3, r2
 80018c0:	b21a      	sxth	r2, r3
 80018c2:	4b19      	ldr	r3, [pc, #100]	; (8001928 <ICM_ReadAccelGyro+0x98>)
 80018c4:	801a      	strh	r2, [r3, #0]
	accel_data[1] = (int16_t)(raw_data[2] << 8 | raw_data[3]);
 80018c6:	7bbb      	ldrb	r3, [r7, #14]
 80018c8:	021b      	lsls	r3, r3, #8
 80018ca:	b21a      	sxth	r2, r3
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	4313      	orrs	r3, r2
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <ICM_ReadAccelGyro+0x98>)
 80018d6:	805a      	strh	r2, [r3, #2]
	accel_data[2] = (int16_t)(raw_data[4] << 8 | raw_data[5]);
 80018d8:	7c3b      	ldrb	r3, [r7, #16]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	b21a      	sxth	r2, r3
 80018de:	7c7b      	ldrb	r3, [r7, #17]
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b21a      	sxth	r2, r3
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <ICM_ReadAccelGyro+0x98>)
 80018e8:	809a      	strh	r2, [r3, #4]

	gyro_data[0] = (int16_t)(raw_data[6] << 8 | raw_data[7]);
 80018ea:	7cbb      	ldrb	r3, [r7, #18]
 80018ec:	021b      	lsls	r3, r3, #8
 80018ee:	b21a      	sxth	r2, r3
 80018f0:	7cfb      	ldrb	r3, [r7, #19]
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	4313      	orrs	r3, r2
 80018f6:	b21a      	sxth	r2, r3
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <ICM_ReadAccelGyro+0x9c>)
 80018fa:	801a      	strh	r2, [r3, #0]
	gyro_data[1] = (int16_t)(raw_data[8] << 8 | raw_data[9]);
 80018fc:	7d3b      	ldrb	r3, [r7, #20]
 80018fe:	021b      	lsls	r3, r3, #8
 8001900:	b21a      	sxth	r2, r3
 8001902:	7d7b      	ldrb	r3, [r7, #21]
 8001904:	b21b      	sxth	r3, r3
 8001906:	4313      	orrs	r3, r2
 8001908:	b21a      	sxth	r2, r3
 800190a:	4b08      	ldr	r3, [pc, #32]	; (800192c <ICM_ReadAccelGyro+0x9c>)
 800190c:	805a      	strh	r2, [r3, #2]
	gyro_data[2] = (int16_t)(raw_data[10] << 8 | raw_data[11]);
 800190e:	7dbb      	ldrb	r3, [r7, #22]
 8001910:	021b      	lsls	r3, r3, #8
 8001912:	b21a      	sxth	r2, r3
 8001914:	7dfb      	ldrb	r3, [r7, #23]
 8001916:	b21b      	sxth	r3, r3
 8001918:	4313      	orrs	r3, r2
 800191a:	b21a      	sxth	r2, r3
 800191c:	4b03      	ldr	r3, [pc, #12]	; (800192c <ICM_ReadAccelGyro+0x9c>)
 800191e:	809a      	strh	r2, [r3, #4]
}
 8001920:	bf00      	nop
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200002ac 	.word	0x200002ac
 800192c:	200002b4 	.word	0x200002b4

08001930 <ICM_CorrectAccelGyro>:

void ICM_CorrectAccelGyro(I2C_HandleTypeDef *hi2c, int16_t raw_accel_data[3], int16_t raw_gyro_data[3]) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
//	corr_accel_data[0] = (raw_accel_data[0] - (accel_offset[0] / (1<<0x04))) * (1<<0x04) / 16384.0;
//	corr_accel_data[1] = (raw_accel_data[1] - (accel_offset[1] / (1<<0x04))) * (1<<0x04) / 16384.0;
//	corr_accel_data[2] = (raw_accel_data[2] - (accel_offset[2] / (1<<0x04))) * (1<<0x04) / 16384.0;

	corr_accel_data[0] = (raw_accel_data[0] - accel_offset[0]) / 4096.0f;
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001942:	461a      	mov	r2, r3
 8001944:	4b3f      	ldr	r3, [pc, #252]	; (8001a44 <ICM_CorrectAccelGyro+0x114>)
 8001946:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff f9c5 	bl	8000cdc <__aeabi_i2f>
 8001952:	4603      	mov	r3, r0
 8001954:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fac7 	bl	8000eec <__aeabi_fdiv>
 800195e:	4603      	mov	r3, r0
 8001960:	461a      	mov	r2, r3
 8001962:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <ICM_CorrectAccelGyro+0x118>)
 8001964:	601a      	str	r2, [r3, #0]
	corr_accel_data[1] = (raw_accel_data[1] - accel_offset[1]) / 4096.0f;
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	3302      	adds	r3, #2
 800196a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800196e:	461a      	mov	r2, r3
 8001970:	4b34      	ldr	r3, [pc, #208]	; (8001a44 <ICM_CorrectAccelGyro+0x114>)
 8001972:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff f9af 	bl	8000cdc <__aeabi_i2f>
 800197e:	4603      	mov	r3, r0
 8001980:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff fab1 	bl	8000eec <__aeabi_fdiv>
 800198a:	4603      	mov	r3, r0
 800198c:	461a      	mov	r2, r3
 800198e:	4b2e      	ldr	r3, [pc, #184]	; (8001a48 <ICM_CorrectAccelGyro+0x118>)
 8001990:	605a      	str	r2, [r3, #4]
	corr_accel_data[2] = (raw_accel_data[2] - accel_offset[2]) / 4096.0f;
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	3304      	adds	r3, #4
 8001996:	f9b3 3000 	ldrsh.w	r3, [r3]
 800199a:	461a      	mov	r2, r3
 800199c:	4b29      	ldr	r3, [pc, #164]	; (8001a44 <ICM_CorrectAccelGyro+0x114>)
 800199e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff f999 	bl	8000cdc <__aeabi_i2f>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fa9b 	bl	8000eec <__aeabi_fdiv>
 80019b6:	4603      	mov	r3, r0
 80019b8:	461a      	mov	r2, r3
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <ICM_CorrectAccelGyro+0x118>)
 80019bc:	609a      	str	r2, [r3, #8]
//	corr_gyro_data[0] = (raw_gyro_data[0] - (gyro_offset[0] / (1<<GYRO_RATE_250))) * (1<<GYRO_RATE_250) * 250.0 / 131000.0;
//	corr_gyro_data[1] = (raw_gyro_data[1] - (gyro_offset[1] / (1<<GYRO_RATE_250))) * (1<<GYRO_RATE_250) * 250.0 / 131000.0;
//	corr_gyro_data[2] = (raw_gyro_data[2] - (gyro_offset[2] / (1<<GYRO_RATE_250))) * (1<<GYRO_RATE_250) * 250.0 / 131000.0;


	corr_gyro_data[0] = (raw_gyro_data[0] - gyro_offset[0]) / 131.0f;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b21      	ldr	r3, [pc, #132]	; (8001a4c <ICM_CorrectAccelGyro+0x11c>)
 80019c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f984 	bl	8000cdc <__aeabi_i2f>
 80019d4:	4603      	mov	r3, r0
 80019d6:	491e      	ldr	r1, [pc, #120]	; (8001a50 <ICM_CorrectAccelGyro+0x120>)
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fa87 	bl	8000eec <__aeabi_fdiv>
 80019de:	4603      	mov	r3, r0
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <ICM_CorrectAccelGyro+0x124>)
 80019e4:	601a      	str	r2, [r3, #0]
	corr_gyro_data[1] = (raw_gyro_data[1] - gyro_offset[1]) / 131.0f;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3302      	adds	r3, #2
 80019ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ee:	461a      	mov	r2, r3
 80019f0:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <ICM_CorrectAccelGyro+0x11c>)
 80019f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff f96f 	bl	8000cdc <__aeabi_i2f>
 80019fe:	4603      	mov	r3, r0
 8001a00:	4913      	ldr	r1, [pc, #76]	; (8001a50 <ICM_CorrectAccelGyro+0x120>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fa72 	bl	8000eec <__aeabi_fdiv>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <ICM_CorrectAccelGyro+0x124>)
 8001a0e:	605a      	str	r2, [r3, #4]
	corr_gyro_data[2] = (raw_gyro_data[2] - gyro_offset[2]) / 131.0f;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3304      	adds	r3, #4
 8001a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <ICM_CorrectAccelGyro+0x11c>)
 8001a1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff f95a 	bl	8000cdc <__aeabi_i2f>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	4909      	ldr	r1, [pc, #36]	; (8001a50 <ICM_CorrectAccelGyro+0x120>)
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff fa5d 	bl	8000eec <__aeabi_fdiv>
 8001a32:	4603      	mov	r3, r0
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <ICM_CorrectAccelGyro+0x124>)
 8001a38:	609a      	str	r2, [r3, #8]

}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200002dc 	.word	0x200002dc
 8001a48:	200002bc 	.word	0x200002bc
 8001a4c:	200002d4 	.word	0x200002d4
 8001a50:	43030000 	.word	0x43030000
 8001a54:	200002c8 	.word	0x200002c8

08001a58 <ICM_SelectBank>:

void ICM_SelectBank(I2C_HandleTypeDef *hi2c, uint8_t bank) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	460b      	mov	r3, r1
 8001a62:	70fb      	strb	r3, [r7, #3]
	uint8_t i2cData = bank;
 8001a64:	78fb      	ldrb	r3, [r7, #3]
 8001a66:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, USER_BANK_SEL, &i2cData);
 8001a68:	f107 030f 	add.w	r3, r7, #15
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	217f      	movs	r1, #127	; 0x7f
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff fdef 	bl	8001654 <ICM_WriteOneByte>
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <ICM_SetClock>:
void ICM_Enable_I2C(I2C_HandleTypeDef *hi2c) { //user bank 0
	uint8_t i2cData = 0x20;
	ICM_WriteOneByte(hi2c, 0x03, &i2cData); // Enable I2C master
}

void ICM_SetClock(I2C_HandleTypeDef *hi2c, uint8_t clk) {
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b084      	sub	sp, #16
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	460b      	mov	r3, r1
 8001a88:	70fb      	strb	r3, [r7, #3]
	uint8_t i2cData = clk;
 8001a8a:	78fb      	ldrb	r3, [r7, #3]
 8001a8c:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, PWR_MGMT_1, &i2cData);
 8001a8e:	f107 030f 	add.w	r3, r7, #15
 8001a92:	461a      	mov	r2, r3
 8001a94:	2106      	movs	r1, #6
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f7ff fddc 	bl	8001654 <ICM_WriteOneByte>
}
 8001a9c:	bf00      	nop
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <ICM_AccelGyroOff>:

void ICM_AccelGyroOff(I2C_HandleTypeDef *hi2c) { //user bank 0
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = (0x38 | 0x07);
 8001aac:	233f      	movs	r3, #63	; 0x3f
 8001aae:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, PWR_MGMT_2, &i2cData);
 8001ab0:	f107 030f 	add.w	r3, r7, #15
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	2107      	movs	r1, #7
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff fdcb 	bl	8001654 <ICM_WriteOneByte>
}
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <ICM_AccelGyroOn>:

void ICM_AccelGyroOn(I2C_HandleTypeDef *hi2c) { //user bank 0
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = 0x00;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, PWR_MGMT_2, &i2cData);
 8001ad2:	f107 030f 	add.w	r3, r7, #15
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	2107      	movs	r1, #7
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff fdba 	bl	8001654 <ICM_WriteOneByte>
}
 8001ae0:	bf00      	nop
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <ICM_SetGyroRateLPF>:
	uint8_t i2cData = 0x01;
	ICM_ReadOneByte(hi2c, 0x00, &i2cData);
	return i2cData;
}

void ICM_SetGyroRateLPF(I2C_HandleTypeDef *hi2c, uint8_t rate, uint8_t lpf) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	70fb      	strb	r3, [r7, #3]
 8001af4:	4613      	mov	r3, r2
 8001af6:	70bb      	strb	r3, [r7, #2]
	uint8_t i2cData = (rate|lpf);
 8001af8:	78fa      	ldrb	r2, [r7, #3]
 8001afa:	78bb      	ldrb	r3, [r7, #2]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, GYRO_CONFIG_1, &i2cData);
 8001b02:	f107 030f 	add.w	r3, r7, #15
 8001b06:	461a      	mov	r2, r3
 8001b08:	2101      	movs	r1, #1
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff fda2 	bl	8001654 <ICM_WriteOneByte>
}
 8001b10:	bf00      	nop
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <ICM_Set_I2C_Clk>:

void ICM_Set_I2C_Clk(I2C_HandleTypeDef *hi2c) { //user bank 3
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = 0x07;
 8001b20:	2307      	movs	r3, #7
 8001b22:	73fb      	strb	r3, [r7, #15]
	ICM_WriteOneByte(hi2c, 0x01, &i2cData); //set I2C master clock to recommended freq
 8001b24:	f107 030f 	add.w	r3, r7, #15
 8001b28:	461a      	mov	r2, r3
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff fd91 	bl	8001654 <ICM_WriteOneByte>
}
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <ICM20948_Calibrate>:
//	ICM_ReadOneByte(hi2c, 0x18, &i2cData);
//	return i2cData;
}

void ICM20948_Calibrate(I2C_HandleTypeDef *hi2c)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	ICM_SelectBank(hi2c, USER_BANK_0);
 8001b44:	2100      	movs	r1, #0
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ff86 	bl	8001a58 <ICM_SelectBank>
	HAL_Delay(10);
 8001b4c:	200a      	movs	r0, #10
 8001b4e:	f001 faf7 	bl	8003140 <HAL_Delay>

	// Calibrate accelerometer
	for(int i=0; i<50; i++){
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	e056      	b.n	8001c06 <ICM20948_Calibrate+0xca>
		ICM_ReadAccelGyro(hi2c);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff fe99 	bl	8001890 <ICM_ReadAccelGyro>
		accel_offset[0] += accel_data[0];
 8001b5e:	4b51      	ldr	r3, [pc, #324]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	4b50      	ldr	r3, [pc, #320]	; (8001ca8 <ICM20948_Calibrate+0x16c>)
 8001b68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	4413      	add	r3, r2
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	b21a      	sxth	r2, r3
 8001b74:	4b4b      	ldr	r3, [pc, #300]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001b76:	801a      	strh	r2, [r3, #0]
		accel_offset[1] += accel_data[1];
 8001b78:	4b4a      	ldr	r3, [pc, #296]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001b7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	4b49      	ldr	r3, [pc, #292]	; (8001ca8 <ICM20948_Calibrate+0x16c>)
 8001b82:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	4413      	add	r3, r2
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	4b45      	ldr	r3, [pc, #276]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001b90:	805a      	strh	r2, [r3, #2]
		accel_offset[2] += accel_data[2];
 8001b92:	4b44      	ldr	r3, [pc, #272]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001b94:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b43      	ldr	r3, [pc, #268]	; (8001ca8 <ICM20948_Calibrate+0x16c>)
 8001b9c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	4b3e      	ldr	r3, [pc, #248]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001baa:	809a      	strh	r2, [r3, #4]

		gyro_offset[0] += gyro_data[0];
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	4b3e      	ldr	r3, [pc, #248]	; (8001cb0 <ICM20948_Calibrate+0x174>)
 8001bb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	4413      	add	r3, r2
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	b21a      	sxth	r2, r3
 8001bc2:	4b3a      	ldr	r3, [pc, #232]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001bc4:	801a      	strh	r2, [r3, #0]
		gyro_offset[1] += gyro_data[1];
 8001bc6:	4b39      	ldr	r3, [pc, #228]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001bc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	4b38      	ldr	r3, [pc, #224]	; (8001cb0 <ICM20948_Calibrate+0x174>)
 8001bd0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	b21a      	sxth	r2, r3
 8001bdc:	4b33      	ldr	r3, [pc, #204]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001bde:	805a      	strh	r2, [r3, #2]
		gyro_offset[2] += gyro_data[2];
 8001be0:	4b32      	ldr	r3, [pc, #200]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001be2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	4b31      	ldr	r3, [pc, #196]	; (8001cb0 <ICM20948_Calibrate+0x174>)
 8001bea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	b21a      	sxth	r2, r3
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001bf8:	809a      	strh	r2, [r3, #4]

		HAL_Delay(12);
 8001bfa:	200c      	movs	r0, #12
 8001bfc:	f001 faa0 	bl	8003140 <HAL_Delay>
	for(int i=0; i<50; i++){
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	3301      	adds	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2b31      	cmp	r3, #49	; 0x31
 8001c0a:	dda5      	ble.n	8001b58 <ICM20948_Calibrate+0x1c>
	}

	accel_offset[0] /= 50;
 8001c0c:	4b25      	ldr	r3, [pc, #148]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c12:	4a28      	ldr	r2, [pc, #160]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c14:	fb82 1203 	smull	r1, r2, r2, r3
 8001c18:	1112      	asrs	r2, r2, #4
 8001c1a:	17db      	asrs	r3, r3, #31
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	b21a      	sxth	r2, r3
 8001c20:	4b20      	ldr	r3, [pc, #128]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c22:	801a      	strh	r2, [r3, #0]
	accel_offset[1] /= 50;
 8001c24:	4b1f      	ldr	r3, [pc, #124]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c26:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c2a:	4a22      	ldr	r2, [pc, #136]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c2c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c30:	1112      	asrs	r2, r2, #4
 8001c32:	17db      	asrs	r3, r3, #31
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c3a:	805a      	strh	r2, [r3, #2]
	accel_offset[2] /= 50;
 8001c3c:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c3e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c42:	4a1c      	ldr	r2, [pc, #112]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c44:	fb82 1203 	smull	r1, r2, r2, r3
 8001c48:	1112      	asrs	r2, r2, #4
 8001c4a:	17db      	asrs	r3, r3, #31
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	4b14      	ldr	r3, [pc, #80]	; (8001ca4 <ICM20948_Calibrate+0x168>)
 8001c52:	809a      	strh	r2, [r3, #4]
//		ICM_ReadAccelGyro(hi2c);
//
//		HAL_Delay(15);
//	}
//
	gyro_offset[0] /= 50;
 8001c54:	4b15      	ldr	r3, [pc, #84]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c5a:	4a16      	ldr	r2, [pc, #88]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c60:	1112      	asrs	r2, r2, #4
 8001c62:	17db      	asrs	r3, r3, #31
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	b21a      	sxth	r2, r3
 8001c68:	4b10      	ldr	r3, [pc, #64]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c6a:	801a      	strh	r2, [r3, #0]
	gyro_offset[1] /= 50;
 8001c6c:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c6e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c72:	4a10      	ldr	r2, [pc, #64]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c74:	fb82 1203 	smull	r1, r2, r2, r3
 8001c78:	1112      	asrs	r2, r2, #4
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	b21a      	sxth	r2, r3
 8001c80:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c82:	805a      	strh	r2, [r3, #2]
	gyro_offset[2] /= 50;
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <ICM20948_Calibrate+0x178>)
 8001c8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c90:	1112      	asrs	r2, r2, #4
 8001c92:	17db      	asrs	r3, r3, #31
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	b21a      	sxth	r2, r3
 8001c98:	4b04      	ldr	r3, [pc, #16]	; (8001cac <ICM20948_Calibrate+0x170>)
 8001c9a:	809a      	strh	r2, [r3, #4]
}
 8001c9c:	bf00      	nop
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200002dc 	.word	0x200002dc
 8001ca8:	200002ac 	.word	0x200002ac
 8001cac:	200002d4 	.word	0x200002d4
 8001cb0:	200002b4 	.word	0x200002b4
 8001cb4:	51eb851f 	.word	0x51eb851f

08001cb8 <gyro_yaw>:

// Calculate yaw by integrating gyro data
float gyro_yaw(I2C_HandleTypeDef *hi2c, float dt)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
	return (corr_gyro_data[2]*dt/1000);
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <gyro_yaw+0x2c>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	6839      	ldr	r1, [r7, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff f85b 	bl	8000d84 <__aeabi_fmul>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4905      	ldr	r1, [pc, #20]	; (8001ce8 <gyro_yaw+0x30>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff f90a 	bl	8000eec <__aeabi_fdiv>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200002c8 	.word	0x200002c8
 8001ce8:	447a0000 	.word	0x447a0000

08001cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cec:	b5b0      	push	{r4, r5, r7, lr}
 8001cee:	b092      	sub	sp, #72	; 0x48
 8001cf0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	uint8_t MSG[35] = {'\0'};
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	221f      	movs	r2, #31
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f005 ffff 	bl	8007d00 <memset>
	double speed = 25;
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	4b5c      	ldr	r3, [pc, #368]	; (8001e78 <main+0x18c>)
 8001d08:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d0c:	f001 f9ac 	bl	8003068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d10:	f000 f8c4 	bl	8001e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d14:	f000 fb00 	bl	8002318 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d18:	f000 fad4 	bl	80022c4 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001d1c:	f000 f94e 	bl	8001fbc <MX_I2C2_Init>
  MX_ADC1_Init();
 8001d20:	f000 f90e 	bl	8001f40 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001d24:	f000 f9d0 	bl	80020c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d28:	f000 fa50 	bl	80021cc <MX_TIM3_Init>
  MX_TIM1_Init();
 8001d2c:	f000 f974 	bl	8002018 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //Right Motor Encoder
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8001d30:	213c      	movs	r1, #60	; 0x3c
 8001d32:	4852      	ldr	r0, [pc, #328]	; (8001e7c <main+0x190>)
 8001d34:	f004 fb68 	bl	8006408 <HAL_TIM_Encoder_Start_IT>

  // Initialize Timer3 for delay purposes
  HAL_TIM_Base_Start_IT(&htim3);
 8001d38:	4851      	ldr	r0, [pc, #324]	; (8001e80 <main+0x194>)
 8001d3a:	f004 f819 	bl	8005d70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // enable interrupt on TIM3 CH2
 8001d3e:	2104      	movs	r1, #4
 8001d40:	484f      	ldr	r0, [pc, #316]	; (8001e80 <main+0x194>)
 8001d42:	f004 f9b9 	bl	80060b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3); // enable interrupt on TIM3 CH3
 8001d46:	2108      	movs	r1, #8
 8001d48:	484d      	ldr	r0, [pc, #308]	; (8001e80 <main+0x194>)
 8001d4a:	f004 f9b5 	bl	80060b8 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Start(&htim2);
 8001d4e:	484d      	ldr	r0, [pc, #308]	; (8001e84 <main+0x198>)
 8001d50:	f003 ffc4 	bl	8005cdc <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // start PWM signal at 1ms (0 speed)
 8001d54:	2104      	movs	r1, #4
 8001d56:	484b      	ldr	r0, [pc, #300]	; (8001e84 <main+0x198>)
 8001d58:	f004 f8b4 	bl	8005ec4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4849      	ldr	r0, [pc, #292]	; (8001e84 <main+0x198>)
 8001d60:	f004 f8b0 	bl	8005ec4 <HAL_TIM_PWM_Start>

//  // ESC Calibration Procedure
//  drive_forward(&htim2, 100);
  HAL_Delay(3000);
 8001d64:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001d68:	f001 f9ea 	bl	8003140 <HAL_Delay>
//  stop(&htim2);
//
//  // Delay for ESCs to detect PWM Signal
//  HAL_Delay(10000);

  ICM_PowerOn(&hi2c2);
 8001d6c:	4846      	ldr	r0, [pc, #280]	; (8001e88 <main+0x19c>)
 8001d6e:	f7ff fcca 	bl	8001706 <ICM_PowerOn>
  HAL_Delay(10);
 8001d72:	200a      	movs	r0, #10
 8001d74:	f001 f9e4 	bl	8003140 <HAL_Delay>
  ICM20948_Calibrate(&hi2c2);
 8001d78:	4843      	ldr	r0, [pc, #268]	; (8001e88 <main+0x19c>)
 8001d7a:	f7ff fedf 	bl	8001b3c <ICM20948_Calibrate>
  HAL_Delay(100);
 8001d7e:	2064      	movs	r0, #100	; 0x64
 8001d80:	f001 f9de 	bl	8003140 <HAL_Delay>
  uint16_t tick_rate = HAL_GetTickFreq();
 8001d84:	f001 f9d2 	bl	800312c <HAL_GetTickFreq>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint32_t last_tick = HAL_GetTick();
 8001d8c:	f001 f9c4 	bl	8003118 <HAL_GetTick>
 8001d90:	6378      	str	r0, [r7, #52]	; 0x34
  reset_distance(&htim1);
 8001d92:	483a      	ldr	r0, [pc, #232]	; (8001e7c <main+0x190>)
 8001d94:	f000 fbfe 	bl	8002594 <reset_distance>
//	  sprintf(MSG, "Reset distance\n");
//	  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
//	  reset_distance(&htim1);

	  // DRIVE STRAIGHT TEST --------------------------------
	  ICM_SelectBank(&hi2c2, USER_BANK_0);
 8001d98:	2100      	movs	r1, #0
 8001d9a:	483b      	ldr	r0, [pc, #236]	; (8001e88 <main+0x19c>)
 8001d9c:	f7ff fe5c 	bl	8001a58 <ICM_SelectBank>
	  HAL_Delay(1);
 8001da0:	2001      	movs	r0, #1
 8001da2:	f001 f9cd 	bl	8003140 <HAL_Delay>
	  yaw_main = 0;
 8001da6:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <main+0x1a0>)
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
//	  accelerate(&htim2, speed);
      for (int i = 0; i<100; i++)
 8001dae:	2300      	movs	r3, #0
 8001db0:	633b      	str	r3, [r7, #48]	; 0x30
 8001db2:	e053      	b.n	8001e5c <main+0x170>
      {
          ICM_ReadAccelGyro(&hi2c2);
 8001db4:	4834      	ldr	r0, [pc, #208]	; (8001e88 <main+0x19c>)
 8001db6:	f7ff fd6b 	bl	8001890 <ICM_ReadAccelGyro>
          ICM_CorrectAccelGyro(&hi2c2, accel_data, gyro_data);
 8001dba:	4a35      	ldr	r2, [pc, #212]	; (8001e90 <main+0x1a4>)
 8001dbc:	4935      	ldr	r1, [pc, #212]	; (8001e94 <main+0x1a8>)
 8001dbe:	4832      	ldr	r0, [pc, #200]	; (8001e88 <main+0x19c>)
 8001dc0:	f7ff fdb6 	bl	8001930 <ICM_CorrectAccelGyro>
          dt = (double)(HAL_GetTick() - last_tick)/tick_rate;
 8001dc4:	f001 f9a8 	bl	8003118 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fb08 	bl	80003e4 <__aeabi_ui2d>
 8001dd4:	4604      	mov	r4, r0
 8001dd6:	460d      	mov	r5, r1
 8001dd8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fb12 	bl	8000404 <__aeabi_i2d>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4620      	mov	r0, r4
 8001de6:	4629      	mov	r1, r5
 8001de8:	f7fe fca0 	bl	800072c <__aeabi_ddiv>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	f7fe fe68 	bl	8000ac8 <__aeabi_d2f>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4a27      	ldr	r2, [pc, #156]	; (8001e98 <main+0x1ac>)
 8001dfc:	6013      	str	r3, [r2, #0]
          yaw_main += gyro_yaw(&hi2c2, dt);
 8001dfe:	4b26      	ldr	r3, [pc, #152]	; (8001e98 <main+0x1ac>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4619      	mov	r1, r3
 8001e04:	4820      	ldr	r0, [pc, #128]	; (8001e88 <main+0x19c>)
 8001e06:	f7ff ff57 	bl	8001cb8 <gyro_yaw>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <main+0x1a0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4619      	mov	r1, r3
 8001e12:	4610      	mov	r0, r2
 8001e14:	f7fe feae 	bl	8000b74 <__addsf3>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <main+0x1a0>)
 8001e1e:	601a      	str	r2, [r3, #0]
          last_tick = HAL_GetTick();
 8001e20:	f001 f97a 	bl	8003118 <HAL_GetTick>
 8001e24:	6378      	str	r0, [r7, #52]	; 0x34
          drive_straight_PID(&htim2, speed, &hi2c2, 0, yaw_main, dt);
 8001e26:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <main+0x1a0>)
 8001e28:	681c      	ldr	r4, [r3, #0]
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <main+0x1ac>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff f96e 	bl	8001110 <__aeabi_f2uiz>
 8001e34:	4603      	mov	r3, r0
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	9303      	str	r3, [sp, #12]
 8001e3a:	9402      	str	r4, [sp, #8]
 8001e3c:	f04f 0300 	mov.w	r3, #0
 8001e40:	9301      	str	r3, [sp, #4]
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <main+0x19c>)
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e4a:	480e      	ldr	r0, [pc, #56]	; (8001e84 <main+0x198>)
 8001e4c:	f7ff fa1a 	bl	8001284 <drive_straight_PID>
          HAL_Delay(10);
 8001e50:	200a      	movs	r0, #10
 8001e52:	f001 f975 	bl	8003140 <HAL_Delay>
      for (int i = 0; i<100; i++)
 8001e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e58:	3301      	adds	r3, #1
 8001e5a:	633b      	str	r3, [r7, #48]	; 0x30
 8001e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5e:	2b63      	cmp	r3, #99	; 0x63
 8001e60:	dda8      	ble.n	8001db4 <main+0xc8>
      }
      decelerate(&htim2);
 8001e62:	4808      	ldr	r0, [pc, #32]	; (8001e84 <main+0x198>)
 8001e64:	f7ff fb9c 	bl	80015a0 <decelerate>
      reset_PID_controller();
 8001e68:	f7ff fb88 	bl	800157c <reset_PID_controller>
      HAL_Delay(3000);
 8001e6c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001e70:	f001 f966 	bl	8003140 <HAL_Delay>
	  ICM_SelectBank(&hi2c2, USER_BANK_0);
 8001e74:	e790      	b.n	8001d98 <main+0xac>
 8001e76:	bf00      	nop
 8001e78:	40390000 	.word	0x40390000
 8001e7c:	20000368 	.word	0x20000368
 8001e80:	200003f8 	.word	0x200003f8
 8001e84:	200003b0 	.word	0x200003b0
 8001e88:	20000314 	.word	0x20000314
 8001e8c:	20000484 	.word	0x20000484
 8001e90:	200002b4 	.word	0x200002b4
 8001e94:	200002ac 	.word	0x200002ac
 8001e98:	20000488 	.word	0x20000488

08001e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b094      	sub	sp, #80	; 0x50
 8001ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ea2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea6:	2228      	movs	r2, #40	; 0x28
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f005 ff28 	bl	8007d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ec0:	1d3b      	adds	r3, r7, #4
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ed4:	2310      	movs	r3, #16
 8001ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001edc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f003 f9db 	bl	800529c <HAL_RCC_OscConfig>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001eec:	f000 face 	bl	800248c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ef0:	230f      	movs	r3, #15
 8001ef2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001efc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f00:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f02:	2300      	movs	r3, #0
 8001f04:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f003 fc47 	bl	80057a0 <HAL_RCC_ClockConfig>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001f18:	f000 fab8 	bl	800248c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001f20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f24:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f003 fdd1 	bl	8005ad0 <HAL_RCCEx_PeriphCLKConfig>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001f34:	f000 faaa 	bl	800248c <Error_Handler>
  }
}
 8001f38:	bf00      	nop
 8001f3a:	3750      	adds	r7, #80	; 0x50
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f50:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f52:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <MX_ADC1_Init+0x78>)
 8001f54:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f56:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f5c:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f62:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f68:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f6a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f70:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f7c:	480d      	ldr	r0, [pc, #52]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f7e:	f001 f903 	bl	8003188 <HAL_ADC_Init>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001f88:	f000 fa80 	bl	800248c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4805      	ldr	r0, [pc, #20]	; (8001fb4 <MX_ADC1_Init+0x74>)
 8001f9e:	f001 f9cb 	bl	8003338 <HAL_ADC_ConfigChannel>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001fa8:	f000 fa70 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fac:	bf00      	nop
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	200002e4 	.word	0x200002e4
 8001fb8:	40012400 	.word	0x40012400

08001fbc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001fc0:	4b13      	ldr	r3, [pc, #76]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fc2:	4a14      	ldr	r2, [pc, #80]	; (8002014 <MX_I2C2_Init+0x58>)
 8001fc4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 5000;
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fcc:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fce:	4b10      	ldr	r3, [pc, #64]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 210;
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fd6:	22d2      	movs	r2, #210	; 0xd2
 8001fd8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fda:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fdc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fe0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001fe8:	4b09      	ldr	r3, [pc, #36]	; (8002010 <MX_I2C2_Init+0x54>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fee:	4b08      	ldr	r3, [pc, #32]	; (8002010 <MX_I2C2_Init+0x54>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <MX_I2C2_Init+0x54>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ffa:	4805      	ldr	r0, [pc, #20]	; (8002010 <MX_I2C2_Init+0x54>)
 8001ffc:	f001 fe30 	bl	8003c60 <HAL_I2C_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 8002006:	f000 fa41 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000314 	.word	0x20000314
 8002014:	40005800 	.word	0x40005800

08002018 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08c      	sub	sp, #48	; 0x30
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800201e:	f107 030c 	add.w	r3, r7, #12
 8002022:	2224      	movs	r2, #36	; 0x24
 8002024:	2100      	movs	r1, #0
 8002026:	4618      	mov	r0, r3
 8002028:	f005 fe6a 	bl	8007d00 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <MX_TIM1_Init+0xa8>)
 8002036:	4a23      	ldr	r2, [pc, #140]	; (80020c4 <MX_TIM1_Init+0xac>)
 8002038:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800203a:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <MX_TIM1_Init+0xa8>)
 800203c:	2200      	movs	r2, #0
 800203e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002040:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <MX_TIM1_Init+0xa8>)
 8002042:	2200      	movs	r2, #0
 8002044:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002046:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <MX_TIM1_Init+0xa8>)
 8002048:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204e:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <MX_TIM1_Init+0xa8>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002054:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <MX_TIM1_Init+0xa8>)
 8002056:	2200      	movs	r2, #0
 8002058:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <MX_TIM1_Init+0xa8>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002060:	2303      	movs	r3, #3
 8002062:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002064:	2302      	movs	r3, #2
 8002066:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002068:	2301      	movs	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800206c:	2300      	movs	r3, #0
 800206e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002070:	230f      	movs	r3, #15
 8002072:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002074:	2302      	movs	r3, #2
 8002076:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002078:	2301      	movs	r3, #1
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800207c:	2300      	movs	r3, #0
 800207e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8002080:	230f      	movs	r3, #15
 8002082:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002084:	f107 030c 	add.w	r3, r7, #12
 8002088:	4619      	mov	r1, r3
 800208a:	480d      	ldr	r0, [pc, #52]	; (80020c0 <MX_TIM1_Init+0xa8>)
 800208c:	f004 f91a 	bl	80062c4 <HAL_TIM_Encoder_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002096:	f000 f9f9 	bl	800248c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800209a:	2300      	movs	r3, #0
 800209c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020a2:	1d3b      	adds	r3, r7, #4
 80020a4:	4619      	mov	r1, r3
 80020a6:	4806      	ldr	r0, [pc, #24]	; (80020c0 <MX_TIM1_Init+0xa8>)
 80020a8:	f005 f994 	bl	80073d4 <HAL_TIMEx_MasterConfigSynchronization>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80020b2:	f000 f9eb 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	3730      	adds	r7, #48	; 0x30
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000368 	.word	0x20000368
 80020c4:	40012c00 	.word	0x40012c00

080020c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08e      	sub	sp, #56	; 0x38
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020dc:	f107 0320 	add.w	r3, r7, #32
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020e6:	1d3b      	adds	r3, r7, #4
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
 80020f4:	615a      	str	r2, [r3, #20]
 80020f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f8:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <MX_TIM2_Init+0x100>)
 80020fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 8002100:	4b31      	ldr	r3, [pc, #196]	; (80021c8 <MX_TIM2_Init+0x100>)
 8002102:	2203      	movs	r2, #3
 8002104:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002106:	4b30      	ldr	r3, [pc, #192]	; (80021c8 <MX_TIM2_Init+0x100>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000-1;
 800210c:	4b2e      	ldr	r3, [pc, #184]	; (80021c8 <MX_TIM2_Init+0x100>)
 800210e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8002112:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002114:	4b2c      	ldr	r3, [pc, #176]	; (80021c8 <MX_TIM2_Init+0x100>)
 8002116:	2200      	movs	r2, #0
 8002118:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800211a:	4b2b      	ldr	r3, [pc, #172]	; (80021c8 <MX_TIM2_Init+0x100>)
 800211c:	2280      	movs	r2, #128	; 0x80
 800211e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002120:	4829      	ldr	r0, [pc, #164]	; (80021c8 <MX_TIM2_Init+0x100>)
 8002122:	f003 fd8b 	bl	8005c3c <HAL_TIM_Base_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800212c:	f000 f9ae 	bl	800248c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002134:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002136:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800213a:	4619      	mov	r1, r3
 800213c:	4822      	ldr	r0, [pc, #136]	; (80021c8 <MX_TIM2_Init+0x100>)
 800213e:	f004 fc6b 	bl	8006a18 <HAL_TIM_ConfigClockSource>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002148:	f000 f9a0 	bl	800248c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800214c:	481e      	ldr	r0, [pc, #120]	; (80021c8 <MX_TIM2_Init+0x100>)
 800214e:	f003 fe61 	bl	8005e14 <HAL_TIM_PWM_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002158:	f000 f998 	bl	800248c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215c:	2300      	movs	r3, #0
 800215e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002160:	2300      	movs	r3, #0
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002164:	f107 0320 	add.w	r3, r7, #32
 8002168:	4619      	mov	r1, r3
 800216a:	4817      	ldr	r0, [pc, #92]	; (80021c8 <MX_TIM2_Init+0x100>)
 800216c:	f005 f932 	bl	80073d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002176:	f000 f989 	bl	800248c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217a:	2360      	movs	r3, #96	; 0x60
 800217c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000;
 800217e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	2200      	movs	r2, #0
 8002190:	4619      	mov	r1, r3
 8002192:	480d      	ldr	r0, [pc, #52]	; (80021c8 <MX_TIM2_Init+0x100>)
 8002194:	f004 fb82 	bl	800689c <HAL_TIM_PWM_ConfigChannel>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800219e:	f000 f975 	bl	800248c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	2204      	movs	r2, #4
 80021a6:	4619      	mov	r1, r3
 80021a8:	4807      	ldr	r0, [pc, #28]	; (80021c8 <MX_TIM2_Init+0x100>)
 80021aa:	f004 fb77 	bl	800689c <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80021b4:	f000 f96a 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021b8:	4803      	ldr	r0, [pc, #12]	; (80021c8 <MX_TIM2_Init+0x100>)
 80021ba:	f000 fb97 	bl	80028ec <HAL_TIM_MspPostInit>

}
 80021be:	bf00      	nop
 80021c0:	3738      	adds	r7, #56	; 0x38
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200003b0 	.word	0x200003b0

080021cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021d2:	f107 0318 	add.w	r3, r7, #24
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80021ea:	463b      	mov	r3, r7
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021f6:	4b31      	ldr	r3, [pc, #196]	; (80022bc <MX_TIM3_Init+0xf0>)
 80021f8:	4a31      	ldr	r2, [pc, #196]	; (80022c0 <MX_TIM3_Init+0xf4>)
 80021fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 80021fc:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <MX_TIM3_Init+0xf0>)
 80021fe:	2207      	movs	r2, #7
 8002200:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002202:	4b2e      	ldr	r3, [pc, #184]	; (80022bc <MX_TIM3_Init+0xf0>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002208:	4b2c      	ldr	r3, [pc, #176]	; (80022bc <MX_TIM3_Init+0xf0>)
 800220a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800220e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002210:	4b2a      	ldr	r3, [pc, #168]	; (80022bc <MX_TIM3_Init+0xf0>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002216:	4b29      	ldr	r3, [pc, #164]	; (80022bc <MX_TIM3_Init+0xf0>)
 8002218:	2280      	movs	r2, #128	; 0x80
 800221a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800221c:	4827      	ldr	r0, [pc, #156]	; (80022bc <MX_TIM3_Init+0xf0>)
 800221e:	f003 fd0d 	bl	8005c3c <HAL_TIM_Base_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002228:	f000 f930 	bl	800248c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002230:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	4619      	mov	r1, r3
 8002238:	4820      	ldr	r0, [pc, #128]	; (80022bc <MX_TIM3_Init+0xf0>)
 800223a:	f004 fbed 	bl	8006a18 <HAL_TIM_ConfigClockSource>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002244:	f000 f922 	bl	800248c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002248:	481c      	ldr	r0, [pc, #112]	; (80022bc <MX_TIM3_Init+0xf0>)
 800224a:	f003 fedd 	bl	8006008 <HAL_TIM_IC_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002254:	f000 f91a 	bl	800248c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002260:	f107 0310 	add.w	r3, r7, #16
 8002264:	4619      	mov	r1, r3
 8002266:	4815      	ldr	r0, [pc, #84]	; (80022bc <MX_TIM3_Init+0xf0>)
 8002268:	f005 f8b4 	bl	80073d4 <HAL_TIMEx_MasterConfigSynchronization>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002272:	f000 f90b 	bl	800248c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002276:	2300      	movs	r3, #0
 8002278:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800227a:	2301      	movs	r3, #1
 800227c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002286:	463b      	mov	r3, r7
 8002288:	2204      	movs	r2, #4
 800228a:	4619      	mov	r1, r3
 800228c:	480b      	ldr	r0, [pc, #44]	; (80022bc <MX_TIM3_Init+0xf0>)
 800228e:	f004 fa71 	bl	8006774 <HAL_TIM_IC_ConfigChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002298:	f000 f8f8 	bl	800248c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800229c:	463b      	mov	r3, r7
 800229e:	2208      	movs	r2, #8
 80022a0:	4619      	mov	r1, r3
 80022a2:	4806      	ldr	r0, [pc, #24]	; (80022bc <MX_TIM3_Init+0xf0>)
 80022a4:	f004 fa66 	bl	8006774 <HAL_TIM_IC_ConfigChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80022ae:	f000 f8ed 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	3728      	adds	r7, #40	; 0x28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200003f8 	.word	0x200003f8
 80022c0:	40000400 	.word	0x40000400

080022c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ca:	4a12      	ldr	r2, [pc, #72]	; (8002314 <MX_USART2_UART_Init+0x50>)
 80022cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022e2:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f4:	4b06      	ldr	r3, [pc, #24]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022fa:	4805      	ldr	r0, [pc, #20]	; (8002310 <MX_USART2_UART_Init+0x4c>)
 80022fc:	f005 f8da 	bl	80074b4 <HAL_UART_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002306:	f000 f8c1 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000440 	.word	0x20000440
 8002314:	40004400 	.word	0x40004400

08002318 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231e:	f107 0310 	add.w	r3, r7, #16
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]
 800232a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800232c:	4b44      	ldr	r3, [pc, #272]	; (8002440 <MX_GPIO_Init+0x128>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	4a43      	ldr	r2, [pc, #268]	; (8002440 <MX_GPIO_Init+0x128>)
 8002332:	f043 0310 	orr.w	r3, r3, #16
 8002336:	6193      	str	r3, [r2, #24]
 8002338:	4b41      	ldr	r3, [pc, #260]	; (8002440 <MX_GPIO_Init+0x128>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002344:	4b3e      	ldr	r3, [pc, #248]	; (8002440 <MX_GPIO_Init+0x128>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	4a3d      	ldr	r2, [pc, #244]	; (8002440 <MX_GPIO_Init+0x128>)
 800234a:	f043 0320 	orr.w	r3, r3, #32
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b3b      	ldr	r3, [pc, #236]	; (8002440 <MX_GPIO_Init+0x128>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f003 0320 	and.w	r3, r3, #32
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800235c:	4b38      	ldr	r3, [pc, #224]	; (8002440 <MX_GPIO_Init+0x128>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a37      	ldr	r2, [pc, #220]	; (8002440 <MX_GPIO_Init+0x128>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b35      	ldr	r3, [pc, #212]	; (8002440 <MX_GPIO_Init+0x128>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002374:	4b32      	ldr	r3, [pc, #200]	; (8002440 <MX_GPIO_Init+0x128>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	4a31      	ldr	r2, [pc, #196]	; (8002440 <MX_GPIO_Init+0x128>)
 800237a:	f043 0308 	orr.w	r3, r3, #8
 800237e:	6193      	str	r3, [r2, #24]
 8002380:	4b2f      	ldr	r3, [pc, #188]	; (8002440 <MX_GPIO_Init+0x128>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800238c:	2200      	movs	r2, #0
 800238e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002392:	482c      	ldr	r0, [pc, #176]	; (8002444 <MX_GPIO_Init+0x12c>)
 8002394:	f001 fc4c 	bl	8003c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FRONT_TRIG_GPIO_Port, FRONT_TRIG_Pin, GPIO_PIN_RESET);
 8002398:	2200      	movs	r2, #0
 800239a:	2140      	movs	r1, #64	; 0x40
 800239c:	482a      	ldr	r0, [pc, #168]	; (8002448 <MX_GPIO_Init+0x130>)
 800239e:	f001 fc47 	bl	8003c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIDE_TRIG_Pin|LED_R_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_RESET);
 80023a2:	2200      	movs	r2, #0
 80023a4:	215a      	movs	r1, #90	; 0x5a
 80023a6:	4829      	ldr	r0, [pc, #164]	; (800244c <MX_GPIO_Init+0x134>)
 80023a8:	f001 fc42 	bl	8003c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b2:	2301      	movs	r3, #1
 80023b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2302      	movs	r3, #2
 80023bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023be:	f107 0310 	add.w	r3, r7, #16
 80023c2:	4619      	mov	r1, r3
 80023c4:	481f      	ldr	r0, [pc, #124]	; (8002444 <MX_GPIO_Init+0x12c>)
 80023c6:	f001 faaf 	bl	8003928 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWITCH_Pin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 80023ca:	2320      	movs	r3, #32
 80023cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 80023d6:	f107 0310 	add.w	r3, r7, #16
 80023da:	4619      	mov	r1, r3
 80023dc:	481a      	ldr	r0, [pc, #104]	; (8002448 <MX_GPIO_Init+0x130>)
 80023de:	f001 faa3 	bl	8003928 <HAL_GPIO_Init>

  /*Configure GPIO pin : FRONT_TRIG_Pin */
  GPIO_InitStruct.Pin = FRONT_TRIG_Pin;
 80023e2:	2340      	movs	r3, #64	; 0x40
 80023e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e6:	2301      	movs	r3, #1
 80023e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023ea:	2302      	movs	r3, #2
 80023ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ee:	2302      	movs	r3, #2
 80023f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FRONT_TRIG_GPIO_Port, &GPIO_InitStruct);
 80023f2:	f107 0310 	add.w	r3, r7, #16
 80023f6:	4619      	mov	r1, r3
 80023f8:	4813      	ldr	r0, [pc, #76]	; (8002448 <MX_GPIO_Init+0x130>)
 80023fa:	f001 fa95 	bl	8003928 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIDE_TRIG_Pin */
  GPIO_InitStruct.Pin = SIDE_TRIG_Pin;
 80023fe:	2302      	movs	r3, #2
 8002400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002402:	2301      	movs	r3, #1
 8002404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002406:	2302      	movs	r3, #2
 8002408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240a:	2302      	movs	r3, #2
 800240c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SIDE_TRIG_GPIO_Port, &GPIO_InitStruct);
 800240e:	f107 0310 	add.w	r3, r7, #16
 8002412:	4619      	mov	r1, r3
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <MX_GPIO_Init+0x134>)
 8002416:	f001 fa87 	bl	8003928 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 800241a:	2358      	movs	r3, #88	; 0x58
 800241c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241e:	2301      	movs	r3, #1
 8002420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	2300      	movs	r3, #0
 8002424:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002426:	2302      	movs	r3, #2
 8002428:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242a:	f107 0310 	add.w	r3, r7, #16
 800242e:	4619      	mov	r1, r3
 8002430:	4806      	ldr	r0, [pc, #24]	; (800244c <MX_GPIO_Init+0x134>)
 8002432:	f001 fa79 	bl	8003928 <HAL_GPIO_Init>

}
 8002436:	bf00      	nop
 8002438:	3720      	adds	r7, #32
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	40011000 	.word	0x40011000
 8002448:	40010800 	.word	0x40010800
 800244c:	40010c00 	.word	0x40010c00

08002450 <HAL_TIM_IC_CaptureCallback>:
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1) //motor encoder
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a09      	ldr	r2, [pc, #36]	; (8002484 <HAL_TIM_IC_CaptureCallback+0x34>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d103      	bne.n	800246a <HAL_TIM_IC_CaptureCallback+0x1a>
	{
		encoder_timer_input_CC (htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f818 	bl	8002498 <encoder_timer_input_CC>
	else if (htim->Instance == TIM3) //ultrasonic
	{
		HCSR04_timer_input_CC (htim);
	}

}
 8002468:	e007      	b.n	800247a <HAL_TIM_IC_CaptureCallback+0x2a>
	else if (htim->Instance == TIM3) //ultrasonic
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a06      	ldr	r2, [pc, #24]	; (8002488 <HAL_TIM_IC_CaptureCallback+0x38>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d102      	bne.n	800247a <HAL_TIM_IC_CaptureCallback+0x2a>
		HCSR04_timer_input_CC (htim);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 fbef 	bl	8002c58 <HCSR04_timer_input_CC>
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40012c00 	.word	0x40012c00
 8002488:	40000400 	.word	0x40000400

0800248c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002490:	b672      	cpsid	i
}
 8002492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002494:	e7fe      	b.n	8002494 <Error_Handler+0x8>
	...

08002498 <encoder_timer_input_CC>:
		0.07042/2.0,
		0
};

void encoder_timer_input_CC (TIM_HandleTypeDef *htim)
{
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
	Motor_Encoder *right_motor_encoder;
	right_motor_encoder= &right_encoder;
 80024a0:	4b35      	ldr	r3, [pc, #212]	; (8002578 <encoder_timer_input_CC+0xe0>)
 80024a2:	60fb      	str	r3, [r7, #12]

	//CW is positive
	counter = __HAL_TIM_GET_COUNTER(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	4a34      	ldr	r2, [pc, #208]	; (800257c <encoder_timer_input_CC+0xe4>)
 80024ac:	6013      	str	r3, [r2, #0]
	right_motor_encoder->counter = counter;
 80024ae:	4b33      	ldr	r3, [pc, #204]	; (800257c <encoder_timer_input_CC+0xe4>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	601a      	str	r2, [r3, #0]

	// overflow update
	if (counter == 65535){
 80024b6:	4b31      	ldr	r3, [pc, #196]	; (800257c <encoder_timer_input_CC+0xe4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024be:	4293      	cmp	r3, r2
 80024c0:	d104      	bne.n	80024cc <encoder_timer_input_CC+0x34>
		right_motor_encoder->overflow++;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	631a      	str	r2, [r3, #48]	; 0x30
	}

	//count becomes negative rather than jumping to 65000
//	count = (int16_t)counter;
	count = counter + (right_motor_encoder->overflow*65535);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024d0:	4613      	mov	r3, r2
 80024d2:	041b      	lsls	r3, r3, #16
 80024d4:	1a9a      	subs	r2, r3, r2
 80024d6:	4b29      	ldr	r3, [pc, #164]	; (800257c <encoder_timer_input_CC+0xe4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	4a28      	ldr	r2, [pc, #160]	; (8002580 <encoder_timer_input_CC+0xe8>)
 80024de:	6013      	str	r3, [r2, #0]
	right_motor_encoder->count = count;
 80024e0:	4b27      	ldr	r3, [pc, #156]	; (8002580 <encoder_timer_input_CC+0xe8>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	605a      	str	r2, [r3, #4]

	//a single count normally is counted by 4 points, will have to test the number
	position = count/4;
 80024e8:	4b25      	ldr	r3, [pc, #148]	; (8002580 <encoder_timer_input_CC+0xe8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	089b      	lsrs	r3, r3, #2
 80024ee:	4a25      	ldr	r2, [pc, #148]	; (8002584 <encoder_timer_input_CC+0xec>)
 80024f0:	6013      	str	r3, [r2, #0]
	right_motor_encoder->position = position;
 80024f2:	4b24      	ldr	r3, [pc, #144]	; (8002584 <encoder_timer_input_CC+0xec>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	609a      	str	r2, [r3, #8]

	distance = (2*3.1415*right_motor_encoder->wheel_radius) * position/24.0 /3.0; // might have consider gear ratio in this calculation
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002500:	a31b      	add	r3, pc, #108	; (adr r3, 8002570 <encoder_timer_input_CC+0xd8>)
 8002502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002506:	f7fd ffe7 	bl	80004d8 <__aeabi_dmul>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4614      	mov	r4, r2
 8002510:	461d      	mov	r5, r3
 8002512:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <encoder_timer_input_CC+0xec>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fd ff64 	bl	80003e4 <__aeabi_ui2d>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4620      	mov	r0, r4
 8002522:	4629      	mov	r1, r5
 8002524:	f7fd ffd8 	bl	80004d8 <__aeabi_dmul>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4610      	mov	r0, r2
 800252e:	4619      	mov	r1, r3
 8002530:	f04f 0200 	mov.w	r2, #0
 8002534:	4b14      	ldr	r3, [pc, #80]	; (8002588 <encoder_timer_input_CC+0xf0>)
 8002536:	f7fe f8f9 	bl	800072c <__aeabi_ddiv>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4610      	mov	r0, r2
 8002540:	4619      	mov	r1, r3
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	4b11      	ldr	r3, [pc, #68]	; (800258c <encoder_timer_input_CC+0xf4>)
 8002548:	f7fe f8f0 	bl	800072c <__aeabi_ddiv>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	490f      	ldr	r1, [pc, #60]	; (8002590 <encoder_timer_input_CC+0xf8>)
 8002552:	e9c1 2300 	strd	r2, r3, [r1]
	right_motor_encoder->distance = distance;
 8002556:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <encoder_timer_input_CC+0xf8>)
 8002558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255c:	68f9      	ldr	r1, [r7, #12]
 800255e:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bdb0      	pop	{r4, r5, r7, pc}
 800256a:	bf00      	nop
 800256c:	f3af 8000 	nop.w
 8002570:	c083126f 	.word	0xc083126f
 8002574:	401921ca 	.word	0x401921ca
 8002578:	20000010 	.word	0x20000010
 800257c:	2000048c 	.word	0x2000048c
 8002580:	20000490 	.word	0x20000490
 8002584:	20000494 	.word	0x20000494
 8002588:	40380000 	.word	0x40380000
 800258c:	40080000 	.word	0x40080000
 8002590:	20000498 	.word	0x20000498

08002594 <reset_distance>:

void reset_distance(TIM_HandleTypeDef *htim)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(htim, 0);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2200      	movs	r2, #0
 80025a2:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_Encoder *right_motor_encoder;
	right_motor_encoder= &right_encoder;
 80025a4:	4b0c      	ldr	r3, [pc, #48]	; (80025d8 <reset_distance+0x44>)
 80025a6:	60fb      	str	r3, [r7, #12]
	right_motor_encoder->counter = 0;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
	right_motor_encoder->count = 0;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	605a      	str	r2, [r3, #4]
	right_motor_encoder->position = 0;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
	right_motor_encoder->distance = 0;
 80025ba:	68f9      	ldr	r1, [r7, #12]
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	f04f 0300 	mov.w	r3, #0
 80025c4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	right_motor_encoder->overflow = 0;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80025ce:	bf00      	nop
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr
 80025d8:	20000010 	.word	0x20000010

080025dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <HAL_MspInit+0x5c>)
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	4a14      	ldr	r2, [pc, #80]	; (8002638 <HAL_MspInit+0x5c>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6193      	str	r3, [r2, #24]
 80025ee:	4b12      	ldr	r3, [pc, #72]	; (8002638 <HAL_MspInit+0x5c>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025fa:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <HAL_MspInit+0x5c>)
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <HAL_MspInit+0x5c>)
 8002600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002604:	61d3      	str	r3, [r2, #28]
 8002606:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <HAL_MspInit+0x5c>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	607b      	str	r3, [r7, #4]
 8002610:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <HAL_MspInit+0x60>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	4a04      	ldr	r2, [pc, #16]	; (800263c <HAL_MspInit+0x60>)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	40021000 	.word	0x40021000
 800263c:	40010000 	.word	0x40010000

08002640 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a14      	ldr	r2, [pc, #80]	; (80026ac <HAL_ADC_MspInit+0x6c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d121      	bne.n	80026a4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002660:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	4a12      	ldr	r2, [pc, #72]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 8002666:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800266a:	6193      	str	r3, [r2, #24]
 800266c:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002678:	4b0d      	ldr	r3, [pc, #52]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	4a0c      	ldr	r2, [pc, #48]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 800267e:	f043 0304 	orr.w	r3, r3, #4
 8002682:	6193      	str	r3, [r2, #24]
 8002684:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <HAL_ADC_MspInit+0x70>)
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	60bb      	str	r3, [r7, #8]
 800268e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = BATTERY_Pin;
 8002690:	2310      	movs	r3, #16
 8002692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002694:	2303      	movs	r3, #3
 8002696:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8002698:	f107 0310 	add.w	r3, r7, #16
 800269c:	4619      	mov	r1, r3
 800269e:	4805      	ldr	r0, [pc, #20]	; (80026b4 <HAL_ADC_MspInit+0x74>)
 80026a0:	f001 f942 	bl	8003928 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026a4:	bf00      	nop
 80026a6:	3720      	adds	r7, #32
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40012400 	.word	0x40012400
 80026b0:	40021000 	.word	0x40021000
 80026b4:	40010800 	.word	0x40010800

080026b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0310 	add.w	r3, r7, #16
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a1a      	ldr	r2, [pc, #104]	; (800273c <HAL_I2C_MspInit+0x84>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d12c      	bne.n	8002732 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d8:	4b19      	ldr	r3, [pc, #100]	; (8002740 <HAL_I2C_MspInit+0x88>)
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	4a18      	ldr	r2, [pc, #96]	; (8002740 <HAL_I2C_MspInit+0x88>)
 80026de:	f043 0308 	orr.w	r3, r3, #8
 80026e2:	6193      	str	r3, [r2, #24]
 80026e4:	4b16      	ldr	r3, [pc, #88]	; (8002740 <HAL_I2C_MspInit+0x88>)
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C_IMU_SCL_Pin|I2C_IMU_SDA_Pin;
 80026f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026f6:	2312      	movs	r3, #18
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026fa:	2303      	movs	r3, #3
 80026fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026fe:	f107 0310 	add.w	r3, r7, #16
 8002702:	4619      	mov	r1, r3
 8002704:	480f      	ldr	r0, [pc, #60]	; (8002744 <HAL_I2C_MspInit+0x8c>)
 8002706:	f001 f90f 	bl	8003928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800270a:	4b0d      	ldr	r3, [pc, #52]	; (8002740 <HAL_I2C_MspInit+0x88>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	4a0c      	ldr	r2, [pc, #48]	; (8002740 <HAL_I2C_MspInit+0x88>)
 8002710:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002714:	61d3      	str	r3, [r2, #28]
 8002716:	4b0a      	ldr	r3, [pc, #40]	; (8002740 <HAL_I2C_MspInit+0x88>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800271e:	60bb      	str	r3, [r7, #8]
 8002720:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002722:	2200      	movs	r2, #0
 8002724:	2100      	movs	r1, #0
 8002726:	2022      	movs	r0, #34	; 0x22
 8002728:	f001 f817 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800272c:	2022      	movs	r0, #34	; 0x22
 800272e:	f001 f830 	bl	8003792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002732:	bf00      	nop
 8002734:	3720      	adds	r7, #32
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40005800 	.word	0x40005800
 8002740:	40021000 	.word	0x40021000
 8002744:	40010c00 	.word	0x40010c00

08002748 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b088      	sub	sp, #32
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0310 	add.w	r3, r7, #16
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a26      	ldr	r2, [pc, #152]	; (80027fc <HAL_TIM_Encoder_MspInit+0xb4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d144      	bne.n	80027f2 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002768:	4b25      	ldr	r3, [pc, #148]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 800276e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002772:	6193      	str	r3, [r2, #24]
 8002774:	4b22      	ldr	r3, [pc, #136]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002780:	4b1f      	ldr	r3, [pc, #124]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	4a1e      	ldr	r2, [pc, #120]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 8002786:	f043 0304 	orr.w	r3, r3, #4
 800278a:	6193      	str	r3, [r2, #24]
 800278c:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb8>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	60bb      	str	r3, [r7, #8]
 8002796:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002798:	f44f 7340 	mov.w	r3, #768	; 0x300
 800279c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027a2:	2301      	movs	r3, #1
 80027a4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a6:	f107 0310 	add.w	r3, r7, #16
 80027aa:	4619      	mov	r1, r3
 80027ac:	4815      	ldr	r0, [pc, #84]	; (8002804 <HAL_TIM_Encoder_MspInit+0xbc>)
 80027ae:	f001 f8bb 	bl	8003928 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80027b2:	2200      	movs	r2, #0
 80027b4:	2100      	movs	r1, #0
 80027b6:	2018      	movs	r0, #24
 80027b8:	f000 ffcf 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80027bc:	2018      	movs	r0, #24
 80027be:	f000 ffe8 	bl	8003792 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80027c2:	2200      	movs	r2, #0
 80027c4:	2100      	movs	r1, #0
 80027c6:	2019      	movs	r0, #25
 80027c8:	f000 ffc7 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80027cc:	2019      	movs	r0, #25
 80027ce:	f000 ffe0 	bl	8003792 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	2100      	movs	r1, #0
 80027d6:	201a      	movs	r0, #26
 80027d8:	f000 ffbf 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80027dc:	201a      	movs	r0, #26
 80027de:	f000 ffd8 	bl	8003792 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80027e2:	2200      	movs	r2, #0
 80027e4:	2100      	movs	r1, #0
 80027e6:	201b      	movs	r0, #27
 80027e8:	f000 ffb7 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80027ec:	201b      	movs	r0, #27
 80027ee:	f000 ffd0 	bl	8003792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80027f2:	bf00      	nop
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40012c00 	.word	0x40012c00
 8002800:	40021000 	.word	0x40021000
 8002804:	40010800 	.word	0x40010800

08002808 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08a      	sub	sp, #40	; 0x28
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 0318 	add.w	r3, r7, #24
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002826:	d10c      	bne.n	8002842 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002828:	4b2c      	ldr	r3, [pc, #176]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	4a2b      	ldr	r2, [pc, #172]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	61d3      	str	r3, [r2, #28]
 8002834:	4b29      	ldr	r3, [pc, #164]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002840:	e048      	b.n	80028d4 <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM3)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a26      	ldr	r2, [pc, #152]	; (80028e0 <HAL_TIM_Base_MspInit+0xd8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d143      	bne.n	80028d4 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800284c:	4b23      	ldr	r3, [pc, #140]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	4a22      	ldr	r2, [pc, #136]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 8002852:	f043 0302 	orr.w	r3, r3, #2
 8002856:	61d3      	str	r3, [r2, #28]
 8002858:	4b20      	ldr	r3, [pc, #128]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002864:	4b1d      	ldr	r3, [pc, #116]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800286a:	f043 0304 	orr.w	r3, r3, #4
 800286e:	6193      	str	r3, [r2, #24]
 8002870:	4b1a      	ldr	r3, [pc, #104]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287c:	4b17      	ldr	r3, [pc, #92]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	4a16      	ldr	r2, [pc, #88]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 8002882:	f043 0308 	orr.w	r3, r3, #8
 8002886:	6193      	str	r3, [r2, #24]
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <HAL_TIM_Base_MspInit+0xd4>)
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FRONT_ECHO_Pin;
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002898:	2300      	movs	r3, #0
 800289a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(FRONT_ECHO_GPIO_Port, &GPIO_InitStruct);
 80028a0:	f107 0318 	add.w	r3, r7, #24
 80028a4:	4619      	mov	r1, r3
 80028a6:	480f      	ldr	r0, [pc, #60]	; (80028e4 <HAL_TIM_Base_MspInit+0xdc>)
 80028a8:	f001 f83e 	bl	8003928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SIDE_ECHO_Pin;
 80028ac:	2301      	movs	r3, #1
 80028ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SIDE_ECHO_GPIO_Port, &GPIO_InitStruct);
 80028b8:	f107 0318 	add.w	r3, r7, #24
 80028bc:	4619      	mov	r1, r3
 80028be:	480a      	ldr	r0, [pc, #40]	; (80028e8 <HAL_TIM_Base_MspInit+0xe0>)
 80028c0:	f001 f832 	bl	8003928 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028c4:	2200      	movs	r2, #0
 80028c6:	2100      	movs	r1, #0
 80028c8:	201d      	movs	r0, #29
 80028ca:	f000 ff46 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028ce:	201d      	movs	r0, #29
 80028d0:	f000 ff5f 	bl	8003792 <HAL_NVIC_EnableIRQ>
}
 80028d4:	bf00      	nop
 80028d6:	3728      	adds	r7, #40	; 0x28
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40010800 	.word	0x40010800
 80028e8:	40010c00 	.word	0x40010c00

080028ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f4:	f107 0310 	add.w	r3, r7, #16
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290a:	d117      	bne.n	800293c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290c:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_TIM_MspPostInit+0x58>)
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	4a0c      	ldr	r2, [pc, #48]	; (8002944 <HAL_TIM_MspPostInit+0x58>)
 8002912:	f043 0304 	orr.w	r3, r3, #4
 8002916:	6193      	str	r3, [r2, #24]
 8002918:	4b0a      	ldr	r3, [pc, #40]	; (8002944 <HAL_TIM_MspPostInit+0x58>)
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LEFT_PWM_Pin|RIGHT_PWM_Pin;
 8002924:	2303      	movs	r3, #3
 8002926:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002928:	2302      	movs	r3, #2
 800292a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292c:	2302      	movs	r3, #2
 800292e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002930:	f107 0310 	add.w	r3, r7, #16
 8002934:	4619      	mov	r1, r3
 8002936:	4804      	ldr	r0, [pc, #16]	; (8002948 <HAL_TIM_MspPostInit+0x5c>)
 8002938:	f000 fff6 	bl	8003928 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800293c:	bf00      	nop
 800293e:	3720      	adds	r7, #32
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	40010800 	.word	0x40010800

0800294c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d137      	bne.n	80029dc <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800296c:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 8002972:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002976:	61d3      	str	r3, [r2, #28]
 8002978:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002984:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	4a17      	ldr	r2, [pc, #92]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 800298a:	f043 0304 	orr.w	r3, r3, #4
 800298e:	6193      	str	r3, [r2, #24]
 8002990:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800299c:	2304      	movs	r3, #4
 800299e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a0:	2302      	movs	r3, #2
 80029a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	f107 0310 	add.w	r3, r7, #16
 80029ac:	4619      	mov	r1, r3
 80029ae:	480f      	ldr	r0, [pc, #60]	; (80029ec <HAL_UART_MspInit+0xa0>)
 80029b0:	f000 ffba 	bl	8003928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029b4:	2308      	movs	r3, #8
 80029b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c0:	f107 0310 	add.w	r3, r7, #16
 80029c4:	4619      	mov	r1, r3
 80029c6:	4809      	ldr	r0, [pc, #36]	; (80029ec <HAL_UART_MspInit+0xa0>)
 80029c8:	f000 ffae 	bl	8003928 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2100      	movs	r1, #0
 80029d0:	2026      	movs	r0, #38	; 0x26
 80029d2:	f000 fec2 	bl	800375a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029d6:	2026      	movs	r0, #38	; 0x26
 80029d8:	f000 fedb 	bl	8003792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029dc:	bf00      	nop
 80029de:	3720      	adds	r7, #32
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40004400 	.word	0x40004400
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40010800 	.word	0x40010800

080029f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029f4:	e7fe      	b.n	80029f4 <NMI_Handler+0x4>

080029f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029fa:	e7fe      	b.n	80029fa <HardFault_Handler+0x4>

080029fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a00:	e7fe      	b.n	8002a00 <MemManage_Handler+0x4>

08002a02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a02:	b480      	push	{r7}
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a06:	e7fe      	b.n	8002a06 <BusFault_Handler+0x4>

08002a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a0c:	e7fe      	b.n	8002a0c <UsageFault_Handler+0x4>

08002a0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr

08002a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	af00      	add	r7, sp, #0
//
//		oldpos = position;
//		indx = 0;
//	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a36:	f000 fb5d 	bl	80030f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a44:	4802      	ldr	r0, [pc, #8]	; (8002a50 <TIM1_BRK_IRQHandler+0x10>)
 8002a46:	f003 fd8d 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000368 	.word	0x20000368

08002a54 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a58:	4802      	ldr	r0, [pc, #8]	; (8002a64 <TIM1_UP_IRQHandler+0x10>)
 8002a5a:	f003 fd83 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000368 	.word	0x20000368

08002a68 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a6c:	4802      	ldr	r0, [pc, #8]	; (8002a78 <TIM1_TRG_COM_IRQHandler+0x10>)
 8002a6e:	f003 fd79 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000368 	.word	0x20000368

08002a7c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a80:	4802      	ldr	r0, [pc, #8]	; (8002a8c <TIM1_CC_IRQHandler+0x10>)
 8002a82:	f003 fd6f 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20000368 	.word	0x20000368

08002a90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a94:	4802      	ldr	r0, [pc, #8]	; (8002aa0 <TIM3_IRQHandler+0x10>)
 8002a96:	f003 fd65 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	200003f8 	.word	0x200003f8

08002aa4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <I2C2_ER_IRQHandler+0x10>)
 8002aaa:	f001 fd7f 	bl	80045ac <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000314 	.word	0x20000314

08002ab8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002abc:	4802      	ldr	r0, [pc, #8]	; (8002ac8 <USART2_IRQHandler+0x10>)
 8002abe:	f004 fd47 	bl	8007550 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000440 	.word	0x20000440

08002acc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
	return 1;
 8002ad0:	2301      	movs	r3, #1
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr

08002ada <_kill>:

int _kill(int pid, int sig)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ae4:	f005 f8e2 	bl	8007cac <__errno>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2216      	movs	r2, #22
 8002aec:	601a      	str	r2, [r3, #0]
	return -1;
 8002aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <_exit>:

void _exit (int status)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b02:	f04f 31ff 	mov.w	r1, #4294967295
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ffe7 	bl	8002ada <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b0c:	e7fe      	b.n	8002b0c <_exit+0x12>

08002b0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b086      	sub	sp, #24
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	60f8      	str	r0, [r7, #12]
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	e00a      	b.n	8002b36 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b20:	f3af 8000 	nop.w
 8002b24:	4601      	mov	r1, r0
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	60ba      	str	r2, [r7, #8]
 8002b2c:	b2ca      	uxtb	r2, r1
 8002b2e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	3301      	adds	r3, #1
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	dbf0      	blt.n	8002b20 <_read+0x12>
	}

return len;
 8002b3e:	687b      	ldr	r3, [r7, #4]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	e009      	b.n	8002b6e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	60ba      	str	r2, [r7, #8]
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	dbf1      	blt.n	8002b5a <_write+0x12>
	}
	return len;
 8002b76:	687b      	ldr	r3, [r7, #4]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <_close>:

int _close(int file)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
	return -1;
 8002b88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
 8002b9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ba6:	605a      	str	r2, [r3, #4]
	return 0;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <_isatty>:

int _isatty(int file)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	return 1;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
	return 0;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3714      	adds	r7, #20
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002be8:	4a14      	ldr	r2, [pc, #80]	; (8002c3c <_sbrk+0x5c>)
 8002bea:	4b15      	ldr	r3, [pc, #84]	; (8002c40 <_sbrk+0x60>)
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf4:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <_sbrk+0x64>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d102      	bne.n	8002c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <_sbrk+0x64>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <_sbrk+0x68>)
 8002c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <_sbrk+0x64>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4413      	add	r3, r2
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d207      	bcs.n	8002c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c10:	f005 f84c 	bl	8007cac <__errno>
 8002c14:	4603      	mov	r3, r0
 8002c16:	220c      	movs	r2, #12
 8002c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1e:	e009      	b.n	8002c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <_sbrk+0x64>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c26:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <_sbrk+0x64>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <_sbrk+0x64>)
 8002c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c32:	68fb      	ldr	r3, [r7, #12]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20005000 	.word	0x20005000
 8002c40:	00000400 	.word	0x00000400
 8002c44:	200004a0 	.word	0x200004a0
 8002c48:	200004b8 	.word	0x200004b8

08002c4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <HCSR04_timer_input_CC>:
	0,
	0
};

void HCSR04_timer_input_CC (TIM_HandleTypeDef *htim)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // Front Trig
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	7f1b      	ldrb	r3, [r3, #28]
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	f040 80e5 	bne.w	8002e34 <HCSR04_timer_input_CC+0x1dc>
	{
		if (Front_US.FIRST_CAPTURED==0) // if the first value is not captured
 8002c6a:	4b8a      	ldr	r3, [pc, #552]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002c6c:	7f1b      	ldrb	r3, [r3, #28]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d16a      	bne.n	8002d48 <HCSR04_timer_input_CC+0xf0>
		{
			Front_US.VAL1 = HAL_TIM_ReadCapturedValue(htim, Front_US.IC_TIM_CH); // read the first value
 8002c72:	4b88      	ldr	r3, [pc, #544]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	4619      	mov	r1, r3
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f003 ff91 	bl	8006ba0 <HAL_TIM_ReadCapturedValue>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	4a84      	ldr	r2, [pc, #528]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002c82:	6113      	str	r3, [r2, #16]
	//			Front_US.VAL1 = __HAL_TIM_GET_COUNTER(htim);
			Front_US.FIRST_CAPTURED = 1;  // set the first captured as true
 8002c84:	4b83      	ldr	r3, [pc, #524]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	771a      	strb	r2, [r3, #28]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002c8a:	4b82      	ldr	r3, [pc, #520]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d108      	bne.n	8002ca4 <HCSR04_timer_input_CC+0x4c>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6a1a      	ldr	r2, [r3, #32]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 020a 	bic.w	r2, r2, #10
 8002ca0:	621a      	str	r2, [r3, #32]
 8002ca2:	e021      	b.n	8002ce8 <HCSR04_timer_input_CC+0x90>
 8002ca4:	4b7b      	ldr	r3, [pc, #492]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d108      	bne.n	8002cbe <HCSR04_timer_input_CC+0x66>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	6812      	ldr	r2, [r2, #0]
 8002cb6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cba:	6213      	str	r3, [r2, #32]
 8002cbc:	e014      	b.n	8002ce8 <HCSR04_timer_input_CC+0x90>
 8002cbe:	4b75      	ldr	r3, [pc, #468]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d108      	bne.n	8002cd8 <HCSR04_timer_input_CC+0x80>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6812      	ldr	r2, [r2, #0]
 8002cd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002cd4:	6213      	str	r3, [r2, #32]
 8002cd6:	e007      	b.n	8002ce8 <HCSR04_timer_input_CC+0x90>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	4b6a      	ldr	r3, [pc, #424]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d108      	bne.n	8002d02 <HCSR04_timer_input_CC+0xaa>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6a1a      	ldr	r2, [r3, #32]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0202 	orr.w	r2, r2, #2
 8002cfe:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim, Side_US.IC_TIM_CH);
		}
	}


}
 8002d00:	e186      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002d02:	4b64      	ldr	r3, [pc, #400]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d108      	bne.n	8002d1c <HCSR04_timer_input_CC+0xc4>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6812      	ldr	r2, [r2, #0]
 8002d14:	f043 0320 	orr.w	r3, r3, #32
 8002d18:	6213      	str	r3, [r2, #32]
 8002d1a:	e179      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
 8002d1c:	4b5d      	ldr	r3, [pc, #372]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2b08      	cmp	r3, #8
 8002d22:	d108      	bne.n	8002d36 <HCSR04_timer_input_CC+0xde>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e16c      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d44:	6213      	str	r3, [r2, #32]
}
 8002d46:	e163      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
		else if (Front_US.FIRST_CAPTURED==1)   // if the first is already captured
 8002d48:	4b52      	ldr	r3, [pc, #328]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d4a:	7f1b      	ldrb	r3, [r3, #28]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	f040 815f 	bne.w	8003010 <HCSR04_timer_input_CC+0x3b8>
			Front_US.VAL2 = HAL_TIM_ReadCapturedValue(htim, Front_US.IC_TIM_CH);  // read second value
 8002d52:	4b50      	ldr	r3, [pc, #320]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4619      	mov	r1, r3
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f003 ff21 	bl	8006ba0 <HAL_TIM_ReadCapturedValue>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	4a4c      	ldr	r2, [pc, #304]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d62:	6153      	str	r3, [r2, #20]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	625a      	str	r2, [r3, #36]	; 0x24
			Front_US.FIRST_CAPTURED = 0; // set back to false
 8002d6c:	4b49      	ldr	r3, [pc, #292]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Front_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002d72:	4b48      	ldr	r3, [pc, #288]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d108      	bne.n	8002d8c <HCSR04_timer_input_CC+0x134>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6a1a      	ldr	r2, [r3, #32]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 020a 	bic.w	r2, r2, #10
 8002d88:	621a      	str	r2, [r3, #32]
 8002d8a:	e021      	b.n	8002dd0 <HCSR04_timer_input_CC+0x178>
 8002d8c:	4b41      	ldr	r3, [pc, #260]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	2b04      	cmp	r3, #4
 8002d92:	d108      	bne.n	8002da6 <HCSR04_timer_input_CC+0x14e>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002da2:	6213      	str	r3, [r2, #32]
 8002da4:	e014      	b.n	8002dd0 <HCSR04_timer_input_CC+0x178>
 8002da6:	4b3b      	ldr	r3, [pc, #236]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d108      	bne.n	8002dc0 <HCSR04_timer_input_CC+0x168>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002dbc:	6213      	str	r3, [r2, #32]
 8002dbe:	e007      	b.n	8002dd0 <HCSR04_timer_input_CC+0x178>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dce:	6213      	str	r3, [r2, #32]
 8002dd0:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d106      	bne.n	8002de6 <HCSR04_timer_input_CC+0x18e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6a12      	ldr	r2, [r2, #32]
 8002de2:	621a      	str	r2, [r3, #32]
 8002de4:	e01b      	b.n	8002e1e <HCSR04_timer_input_CC+0x1c6>
 8002de6:	4b2b      	ldr	r3, [pc, #172]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d106      	bne.n	8002dfc <HCSR04_timer_input_CC+0x1a4>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6812      	ldr	r2, [r2, #0]
 8002df6:	6a1b      	ldr	r3, [r3, #32]
 8002df8:	6213      	str	r3, [r2, #32]
 8002dfa:	e010      	b.n	8002e1e <HCSR04_timer_input_CC+0x1c6>
 8002dfc:	4b25      	ldr	r3, [pc, #148]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d106      	bne.n	8002e12 <HCSR04_timer_input_CC+0x1ba>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	6213      	str	r3, [r2, #32]
 8002e10:	e005      	b.n	8002e1e <HCSR04_timer_input_CC+0x1c6>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	6213      	str	r3, [r2, #32]
			__HAL_TIM_DISABLE_IT(htim, Front_US.IC_TIM_CH);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68d9      	ldr	r1, [r3, #12]
 8002e24:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <HCSR04_timer_input_CC+0x23c>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	43da      	mvns	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	400a      	ands	r2, r1
 8002e30:	60da      	str	r2, [r3, #12]
}
 8002e32:	e0ed      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) // Side Trig
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	7f1b      	ldrb	r3, [r3, #28]
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	f040 80e9 	bne.w	8003010 <HCSR04_timer_input_CC+0x3b8>
		if (Side_US.FIRST_CAPTURED==0) // if the first value is not captured
 8002e3e:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e40:	7f1b      	ldrb	r3, [r3, #28]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d16f      	bne.n	8002f26 <HCSR04_timer_input_CC+0x2ce>
			Side_US.VAL1 = HAL_TIM_ReadCapturedValue(htim, Side_US.IC_TIM_CH); // read the first value
 8002e46:	4b14      	ldr	r3, [pc, #80]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f003 fea7 	bl	8006ba0 <HAL_TIM_ReadCapturedValue>
 8002e52:	4603      	mov	r3, r0
 8002e54:	4a10      	ldr	r2, [pc, #64]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e56:	6113      	str	r3, [r2, #16]
			Side_US.FIRST_CAPTURED = 1;  // set the first captured as true
 8002e58:	4b0f      	ldr	r3, [pc, #60]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002e5e:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d108      	bne.n	8002e78 <HCSR04_timer_input_CC+0x220>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6a1a      	ldr	r2, [r3, #32]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 020a 	bic.w	r2, r2, #10
 8002e74:	621a      	str	r2, [r3, #32]
 8002e76:	e026      	b.n	8002ec6 <HCSR04_timer_input_CC+0x26e>
 8002e78:	4b07      	ldr	r3, [pc, #28]	; (8002e98 <HCSR04_timer_input_CC+0x240>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d10d      	bne.n	8002e9c <HCSR04_timer_input_CC+0x244>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e8e:	6213      	str	r3, [r2, #32]
 8002e90:	e019      	b.n	8002ec6 <HCSR04_timer_input_CC+0x26e>
 8002e92:	bf00      	nop
 8002e94:	20000050 	.word	0x20000050
 8002e98:	20000080 	.word	0x20000080
 8002e9c:	4b5e      	ldr	r3, [pc, #376]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d108      	bne.n	8002eb6 <HCSR04_timer_input_CC+0x25e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002eb2:	6213      	str	r3, [r2, #32]
 8002eb4:	e007      	b.n	8002ec6 <HCSR04_timer_input_CC+0x26e>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ec4:	6213      	str	r3, [r2, #32]
 8002ec6:	4b54      	ldr	r3, [pc, #336]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d108      	bne.n	8002ee0 <HCSR04_timer_input_CC+0x288>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6a1a      	ldr	r2, [r3, #32]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0202 	orr.w	r2, r2, #2
 8002edc:	621a      	str	r2, [r3, #32]
}
 8002ede:	e097      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002ee0:	4b4d      	ldr	r3, [pc, #308]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d108      	bne.n	8002efa <HCSR04_timer_input_CC+0x2a2>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6812      	ldr	r2, [r2, #0]
 8002ef2:	f043 0320 	orr.w	r3, r3, #32
 8002ef6:	6213      	str	r3, [r2, #32]
 8002ef8:	e08a      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
 8002efa:	4b47      	ldr	r3, [pc, #284]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d108      	bne.n	8002f14 <HCSR04_timer_input_CC+0x2bc>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6812      	ldr	r2, [r2, #0]
 8002f0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f10:	6213      	str	r3, [r2, #32]
 8002f12:	e07d      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f22:	6213      	str	r3, [r2, #32]
}
 8002f24:	e074      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
		else if (Side_US.FIRST_CAPTURED==1)   // if the first is already captured
 8002f26:	4b3c      	ldr	r3, [pc, #240]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f28:	7f1b      	ldrb	r3, [r3, #28]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d170      	bne.n	8003010 <HCSR04_timer_input_CC+0x3b8>
			Side_US.VAL2 = HAL_TIM_ReadCapturedValue(htim, Side_US.IC_TIM_CH);  // read second value
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	4619      	mov	r1, r3
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f003 fe33 	bl	8006ba0 <HAL_TIM_ReadCapturedValue>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4a36      	ldr	r2, [pc, #216]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f3e:	6153      	str	r3, [r2, #20]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2200      	movs	r2, #0
 8002f46:	625a      	str	r2, [r3, #36]	; 0x24
			Side_US.FIRST_CAPTURED = 0; // set back to false
 8002f48:	4b33      	ldr	r3, [pc, #204]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	771a      	strb	r2, [r3, #28]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, Side_US.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002f4e:	4b32      	ldr	r3, [pc, #200]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d108      	bne.n	8002f68 <HCSR04_timer_input_CC+0x310>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6a1a      	ldr	r2, [r3, #32]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 020a 	bic.w	r2, r2, #10
 8002f64:	621a      	str	r2, [r3, #32]
 8002f66:	e021      	b.n	8002fac <HCSR04_timer_input_CC+0x354>
 8002f68:	4b2b      	ldr	r3, [pc, #172]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d108      	bne.n	8002f82 <HCSR04_timer_input_CC+0x32a>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f7e:	6213      	str	r3, [r2, #32]
 8002f80:	e014      	b.n	8002fac <HCSR04_timer_input_CC+0x354>
 8002f82:	4b25      	ldr	r3, [pc, #148]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	2b08      	cmp	r3, #8
 8002f88:	d108      	bne.n	8002f9c <HCSR04_timer_input_CC+0x344>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f98:	6213      	str	r3, [r2, #32]
 8002f9a:	e007      	b.n	8002fac <HCSR04_timer_input_CC+0x354>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002faa:	6213      	str	r3, [r2, #32]
 8002fac:	4b1a      	ldr	r3, [pc, #104]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d106      	bne.n	8002fc2 <HCSR04_timer_input_CC+0x36a>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6a12      	ldr	r2, [r2, #32]
 8002fbe:	621a      	str	r2, [r3, #32]
 8002fc0:	e01b      	b.n	8002ffa <HCSR04_timer_input_CC+0x3a2>
 8002fc2:	4b15      	ldr	r3, [pc, #84]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d106      	bne.n	8002fd8 <HCSR04_timer_input_CC+0x380>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6812      	ldr	r2, [r2, #0]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	6213      	str	r3, [r2, #32]
 8002fd6:	e010      	b.n	8002ffa <HCSR04_timer_input_CC+0x3a2>
 8002fd8:	4b0f      	ldr	r3, [pc, #60]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d106      	bne.n	8002fee <HCSR04_timer_input_CC+0x396>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	6213      	str	r3, [r2, #32]
 8002fec:	e005      	b.n	8002ffa <HCSR04_timer_input_CC+0x3a2>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	6213      	str	r3, [r2, #32]
			__HAL_TIM_DISABLE_IT(htim, Side_US.IC_TIM_CH);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68d9      	ldr	r1, [r3, #12]
 8003000:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HCSR04_timer_input_CC+0x3c0>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	43da      	mvns	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	400a      	ands	r2, r1
 800300c:	60da      	str	r2, [r3, #12]
}
 800300e:	e7ff      	b.n	8003010 <HCSR04_timer_input_CC+0x3b8>
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20000080 	.word	0x20000080

0800301c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800301c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800301e:	e003      	b.n	8003028 <LoopCopyDataInit>

08003020 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003020:	4b0b      	ldr	r3, [pc, #44]	; (8003050 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003022:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003024:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003026:	3104      	adds	r1, #4

08003028 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003028:	480a      	ldr	r0, [pc, #40]	; (8003054 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800302a:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800302c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800302e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003030:	d3f6      	bcc.n	8003020 <CopyDataInit>
  ldr r2, =_sbss
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003034:	e002      	b.n	800303c <LoopFillZerobss>

08003036 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003036:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003038:	f842 3b04 	str.w	r3, [r2], #4

0800303c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800303c:	4b08      	ldr	r3, [pc, #32]	; (8003060 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800303e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003040:	d3f9      	bcc.n	8003036 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003042:	f7ff fe03 	bl	8002c4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003046:	f004 fe37 	bl	8007cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800304a:	f7fe fe4f 	bl	8001cec <main>
  bx lr
 800304e:	4770      	bx	lr
  ldr r3, =_sidata
 8003050:	0800ab4c 	.word	0x0800ab4c
  ldr r0, =_sdata
 8003054:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003058:	20000288 	.word	0x20000288
  ldr r2, =_sbss
 800305c:	20000288 	.word	0x20000288
  ldr r3, = _ebss
 8003060:	200004b8 	.word	0x200004b8

08003064 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003064:	e7fe      	b.n	8003064 <ADC1_2_IRQHandler>
	...

08003068 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800306c:	4b08      	ldr	r3, [pc, #32]	; (8003090 <HAL_Init+0x28>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a07      	ldr	r2, [pc, #28]	; (8003090 <HAL_Init+0x28>)
 8003072:	f043 0310 	orr.w	r3, r3, #16
 8003076:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003078:	2003      	movs	r0, #3
 800307a:	f000 fb63 	bl	8003744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800307e:	2000      	movs	r0, #0
 8003080:	f000 f808 	bl	8003094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003084:	f7ff faaa 	bl	80025dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40022000 	.word	0x40022000

08003094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_InitTick+0x54>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b12      	ldr	r3, [pc, #72]	; (80030ec <HAL_InitTick+0x58>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 fb7b 	bl	80037ae <HAL_SYSTICK_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e00e      	b.n	80030e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b0f      	cmp	r3, #15
 80030c6:	d80a      	bhi.n	80030de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030c8:	2200      	movs	r2, #0
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	f04f 30ff 	mov.w	r0, #4294967295
 80030d0:	f000 fb43 	bl	800375a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030d4:	4a06      	ldr	r2, [pc, #24]	; (80030f0 <HAL_InitTick+0x5c>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e000      	b.n	80030e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000048 	.word	0x20000048
 80030ec:	200000b4 	.word	0x200000b4
 80030f0:	200000b0 	.word	0x200000b0

080030f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030f8:	4b05      	ldr	r3, [pc, #20]	; (8003110 <HAL_IncTick+0x1c>)
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	461a      	mov	r2, r3
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_IncTick+0x20>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4413      	add	r3, r2
 8003104:	4a03      	ldr	r2, [pc, #12]	; (8003114 <HAL_IncTick+0x20>)
 8003106:	6013      	str	r3, [r2, #0]
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr
 8003110:	200000b4 	.word	0x200000b4
 8003114:	200004a4 	.word	0x200004a4

08003118 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return uwTick;
 800311c:	4b02      	ldr	r3, [pc, #8]	; (8003128 <HAL_GetTick+0x10>)
 800311e:	681b      	ldr	r3, [r3, #0]
}
 8003120:	4618      	mov	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr
 8003128:	200004a4 	.word	0x200004a4

0800312c <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003130:	4b02      	ldr	r3, [pc, #8]	; (800313c <HAL_GetTickFreq+0x10>)
 8003132:	781b      	ldrb	r3, [r3, #0]
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	200000b4 	.word	0x200000b4

08003140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003148:	f7ff ffe6 	bl	8003118 <HAL_GetTick>
 800314c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d005      	beq.n	8003166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800315a:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <HAL_Delay+0x44>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003166:	bf00      	nop
 8003168:	f7ff ffd6 	bl	8003118 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d8f7      	bhi.n	8003168 <HAL_Delay+0x28>
  {
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	200000b4 	.word	0x200000b4

08003188 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003194:	2300      	movs	r3, #0
 8003196:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e0be      	b.n	8003328 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d109      	bne.n	80031cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff fa3a 	bl	8002640 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f9ab 	bl	8003528 <ADC_ConversionStop_Disable>
 80031d2:	4603      	mov	r3, r0
 80031d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	f003 0310 	and.w	r3, r3, #16
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 8099 	bne.w	8003316 <HAL_ADC_Init+0x18e>
 80031e4:	7dfb      	ldrb	r3, [r7, #23]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f040 8095 	bne.w	8003316 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031f4:	f023 0302 	bic.w	r3, r3, #2
 80031f8:	f043 0202 	orr.w	r2, r3, #2
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003208:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	7b1b      	ldrb	r3, [r3, #12]
 800320e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003210:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	4313      	orrs	r3, r2
 8003216:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003220:	d003      	beq.n	800322a <HAL_ADC_Init+0xa2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d102      	bne.n	8003230 <HAL_ADC_Init+0xa8>
 800322a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800322e:	e000      	b.n	8003232 <HAL_ADC_Init+0xaa>
 8003230:	2300      	movs	r3, #0
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	7d1b      	ldrb	r3, [r3, #20]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d119      	bne.n	8003274 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	7b1b      	ldrb	r3, [r3, #12]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d109      	bne.n	800325c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	3b01      	subs	r3, #1
 800324e:	035a      	lsls	r2, r3, #13
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003258:	613b      	str	r3, [r7, #16]
 800325a:	e00b      	b.n	8003274 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003260:	f043 0220 	orr.w	r2, r3, #32
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	f043 0201 	orr.w	r2, r3, #1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	430a      	orrs	r2, r1
 8003286:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	4b28      	ldr	r3, [pc, #160]	; (8003330 <HAL_ADC_Init+0x1a8>)
 8003290:	4013      	ands	r3, r2
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	68b9      	ldr	r1, [r7, #8]
 8003298:	430b      	orrs	r3, r1
 800329a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032a4:	d003      	beq.n	80032ae <HAL_ADC_Init+0x126>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d104      	bne.n	80032b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	051b      	lsls	r3, r3, #20
 80032b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032be:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689a      	ldr	r2, [r3, #8]
 80032d2:	4b18      	ldr	r3, [pc, #96]	; (8003334 <HAL_ADC_Init+0x1ac>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d10b      	bne.n	80032f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e6:	f023 0303 	bic.w	r3, r3, #3
 80032ea:	f043 0201 	orr.w	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032f2:	e018      	b.n	8003326 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	f023 0312 	bic.w	r3, r3, #18
 80032fc:	f043 0210 	orr.w	r2, r3, #16
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003308:	f043 0201 	orr.w	r2, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003314:	e007      	b.n	8003326 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331a:	f043 0210 	orr.w	r2, r3, #16
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003326:	7dfb      	ldrb	r3, [r7, #23]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3718      	adds	r7, #24
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	ffe1f7fd 	.word	0xffe1f7fd
 8003334:	ff1f0efe 	.word	0xff1f0efe

08003338 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x20>
 8003354:	2302      	movs	r3, #2
 8003356:	e0dc      	b.n	8003512 <HAL_ADC_ConfigChannel+0x1da>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	2b06      	cmp	r3, #6
 8003366:	d81c      	bhi.n	80033a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3b05      	subs	r3, #5
 800337a:	221f      	movs	r2, #31
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	4019      	ands	r1, r3
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	3b05      	subs	r3, #5
 8003394:	fa00 f203 	lsl.w	r2, r0, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	635a      	str	r2, [r3, #52]	; 0x34
 80033a0:	e03c      	b.n	800341c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b0c      	cmp	r3, #12
 80033a8:	d81c      	bhi.n	80033e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	3b23      	subs	r3, #35	; 0x23
 80033bc:	221f      	movs	r2, #31
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	4019      	ands	r1, r3
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	3b23      	subs	r3, #35	; 0x23
 80033d6:	fa00 f203 	lsl.w	r2, r0, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	631a      	str	r2, [r3, #48]	; 0x30
 80033e2:	e01b      	b.n	800341c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	3b41      	subs	r3, #65	; 0x41
 80033f6:	221f      	movs	r2, #31
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4019      	ands	r1, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	3b41      	subs	r3, #65	; 0x41
 8003410:	fa00 f203 	lsl.w	r2, r0, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b09      	cmp	r3, #9
 8003422:	d91c      	bls.n	800345e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68d9      	ldr	r1, [r3, #12]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	3b1e      	subs	r3, #30
 8003436:	2207      	movs	r2, #7
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	4019      	ands	r1, r3
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	6898      	ldr	r0, [r3, #8]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	3b1e      	subs	r3, #30
 8003450:	fa00 f203 	lsl.w	r2, r0, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	e019      	b.n	8003492 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6919      	ldr	r1, [r3, #16]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	2207      	movs	r2, #7
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	43db      	mvns	r3, r3
 8003476:	4019      	ands	r1, r3
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	6898      	ldr	r0, [r3, #8]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	fa00 f203 	lsl.w	r2, r0, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b10      	cmp	r3, #16
 8003498:	d003      	beq.n	80034a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800349e:	2b11      	cmp	r3, #17
 80034a0:	d132      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1d      	ldr	r2, [pc, #116]	; (800351c <HAL_ADC_ConfigChannel+0x1e4>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d125      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d126      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80034c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b10      	cmp	r3, #16
 80034d0:	d11a      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034d2:	4b13      	ldr	r3, [pc, #76]	; (8003520 <HAL_ADC_ConfigChannel+0x1e8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a13      	ldr	r2, [pc, #76]	; (8003524 <HAL_ADC_ConfigChannel+0x1ec>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	0c9a      	lsrs	r2, r3, #18
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034e8:	e002      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	3b01      	subs	r3, #1
 80034ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f9      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x1b2>
 80034f6:	e007      	b.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	f043 0220 	orr.w	r2, r3, #32
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	40012400 	.word	0x40012400
 8003520:	20000048 	.word	0x20000048
 8003524:	431bde83 	.word	0x431bde83

08003528 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b01      	cmp	r3, #1
 8003540:	d12e      	bne.n	80035a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003552:	f7ff fde1 	bl	8003118 <HAL_GetTick>
 8003556:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003558:	e01b      	b.n	8003592 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800355a:	f7ff fddd 	bl	8003118 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d914      	bls.n	8003592 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b01      	cmp	r3, #1
 8003574:	d10d      	bne.n	8003592 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357a:	f043 0210 	orr.w	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003586:	f043 0201 	orr.w	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e007      	b.n	80035a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b01      	cmp	r3, #1
 800359e:	d0dc      	beq.n	800355a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f003 0307 	and.w	r3, r3, #7
 80035ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035bc:	4b0c      	ldr	r3, [pc, #48]	; (80035f0 <__NVIC_SetPriorityGrouping+0x44>)
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035c8:	4013      	ands	r3, r2
 80035ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035de:	4a04      	ldr	r2, [pc, #16]	; (80035f0 <__NVIC_SetPriorityGrouping+0x44>)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	60d3      	str	r3, [r2, #12]
}
 80035e4:	bf00      	nop
 80035e6:	3714      	adds	r7, #20
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bc80      	pop	{r7}
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035f8:	4b04      	ldr	r3, [pc, #16]	; (800360c <__NVIC_GetPriorityGrouping+0x18>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	0a1b      	lsrs	r3, r3, #8
 80035fe:	f003 0307 	and.w	r3, r3, #7
}
 8003602:	4618      	mov	r0, r3
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	e000ed00 	.word	0xe000ed00

08003610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	4603      	mov	r3, r0
 8003618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800361a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361e:	2b00      	cmp	r3, #0
 8003620:	db0b      	blt.n	800363a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003622:	79fb      	ldrb	r3, [r7, #7]
 8003624:	f003 021f 	and.w	r2, r3, #31
 8003628:	4906      	ldr	r1, [pc, #24]	; (8003644 <__NVIC_EnableIRQ+0x34>)
 800362a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	2001      	movs	r0, #1
 8003632:	fa00 f202 	lsl.w	r2, r0, r2
 8003636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	bc80      	pop	{r7}
 8003642:	4770      	bx	lr
 8003644:	e000e100 	.word	0xe000e100

08003648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	6039      	str	r1, [r7, #0]
 8003652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003658:	2b00      	cmp	r3, #0
 800365a:	db0a      	blt.n	8003672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	b2da      	uxtb	r2, r3
 8003660:	490c      	ldr	r1, [pc, #48]	; (8003694 <__NVIC_SetPriority+0x4c>)
 8003662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003666:	0112      	lsls	r2, r2, #4
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	440b      	add	r3, r1
 800366c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003670:	e00a      	b.n	8003688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	b2da      	uxtb	r2, r3
 8003676:	4908      	ldr	r1, [pc, #32]	; (8003698 <__NVIC_SetPriority+0x50>)
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	3b04      	subs	r3, #4
 8003680:	0112      	lsls	r2, r2, #4
 8003682:	b2d2      	uxtb	r2, r2
 8003684:	440b      	add	r3, r1
 8003686:	761a      	strb	r2, [r3, #24]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	e000e100 	.word	0xe000e100
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800369c:	b480      	push	{r7}
 800369e:	b089      	sub	sp, #36	; 0x24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 0307 	and.w	r3, r3, #7
 80036ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f1c3 0307 	rsb	r3, r3, #7
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	bf28      	it	cs
 80036ba:	2304      	movcs	r3, #4
 80036bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	3304      	adds	r3, #4
 80036c2:	2b06      	cmp	r3, #6
 80036c4:	d902      	bls.n	80036cc <NVIC_EncodePriority+0x30>
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	3b03      	subs	r3, #3
 80036ca:	e000      	b.n	80036ce <NVIC_EncodePriority+0x32>
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d0:	f04f 32ff 	mov.w	r2, #4294967295
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43da      	mvns	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	401a      	ands	r2, r3
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036e4:	f04f 31ff 	mov.w	r1, #4294967295
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	fa01 f303 	lsl.w	r3, r1, r3
 80036ee:	43d9      	mvns	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	4313      	orrs	r3, r2
         );
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3724      	adds	r7, #36	; 0x24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr

08003700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3b01      	subs	r3, #1
 800370c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003710:	d301      	bcc.n	8003716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003712:	2301      	movs	r3, #1
 8003714:	e00f      	b.n	8003736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003716:	4a0a      	ldr	r2, [pc, #40]	; (8003740 <SysTick_Config+0x40>)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3b01      	subs	r3, #1
 800371c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800371e:	210f      	movs	r1, #15
 8003720:	f04f 30ff 	mov.w	r0, #4294967295
 8003724:	f7ff ff90 	bl	8003648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003728:	4b05      	ldr	r3, [pc, #20]	; (8003740 <SysTick_Config+0x40>)
 800372a:	2200      	movs	r2, #0
 800372c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800372e:	4b04      	ldr	r3, [pc, #16]	; (8003740 <SysTick_Config+0x40>)
 8003730:	2207      	movs	r2, #7
 8003732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	e000e010 	.word	0xe000e010

08003744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ff2d 	bl	80035ac <__NVIC_SetPriorityGrouping>
}
 8003752:	bf00      	nop
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800375a:	b580      	push	{r7, lr}
 800375c:	b086      	sub	sp, #24
 800375e:	af00      	add	r7, sp, #0
 8003760:	4603      	mov	r3, r0
 8003762:	60b9      	str	r1, [r7, #8]
 8003764:	607a      	str	r2, [r7, #4]
 8003766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800376c:	f7ff ff42 	bl	80035f4 <__NVIC_GetPriorityGrouping>
 8003770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	68b9      	ldr	r1, [r7, #8]
 8003776:	6978      	ldr	r0, [r7, #20]
 8003778:	f7ff ff90 	bl	800369c <NVIC_EncodePriority>
 800377c:	4602      	mov	r2, r0
 800377e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003782:	4611      	mov	r1, r2
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff ff5f 	bl	8003648 <__NVIC_SetPriority>
}
 800378a:	bf00      	nop
 800378c:	3718      	adds	r7, #24
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b082      	sub	sp, #8
 8003796:	af00      	add	r7, sp, #0
 8003798:	4603      	mov	r3, r0
 800379a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800379c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7ff ff35 	bl	8003610 <__NVIC_EnableIRQ>
}
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7ff ffa2 	bl	8003700 <SysTick_Config>
 80037bc:	4603      	mov	r3, r0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b085      	sub	sp, #20
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037ce:	2300      	movs	r3, #0
 80037d0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d008      	beq.n	80037ee <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2204      	movs	r2, #4
 80037e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e020      	b.n	8003830 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 020e 	bic.w	r2, r2, #14
 80037fc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0201 	bic.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003816:	2101      	movs	r1, #1
 8003818:	fa01 f202 	lsl.w	r2, r1, r2
 800381c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800382e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003830:	4618      	mov	r0, r3
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
	...

0800383c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800384e:	2b02      	cmp	r3, #2
 8003850:	d005      	beq.n	800385e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2204      	movs	r2, #4
 8003856:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
 800385c:	e051      	b.n	8003902 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 020e 	bic.w	r2, r2, #14
 800386c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0201 	bic.w	r2, r2, #1
 800387c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a22      	ldr	r2, [pc, #136]	; (800390c <HAL_DMA_Abort_IT+0xd0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d029      	beq.n	80038dc <HAL_DMA_Abort_IT+0xa0>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a20      	ldr	r2, [pc, #128]	; (8003910 <HAL_DMA_Abort_IT+0xd4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d022      	beq.n	80038d8 <HAL_DMA_Abort_IT+0x9c>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a1f      	ldr	r2, [pc, #124]	; (8003914 <HAL_DMA_Abort_IT+0xd8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d01a      	beq.n	80038d2 <HAL_DMA_Abort_IT+0x96>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <HAL_DMA_Abort_IT+0xdc>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d012      	beq.n	80038cc <HAL_DMA_Abort_IT+0x90>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a1c      	ldr	r2, [pc, #112]	; (800391c <HAL_DMA_Abort_IT+0xe0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00a      	beq.n	80038c6 <HAL_DMA_Abort_IT+0x8a>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1a      	ldr	r2, [pc, #104]	; (8003920 <HAL_DMA_Abort_IT+0xe4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d102      	bne.n	80038c0 <HAL_DMA_Abort_IT+0x84>
 80038ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038be:	e00e      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038c4:	e00b      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038ca:	e008      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038d0:	e005      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038d6:	e002      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038d8:	2310      	movs	r3, #16
 80038da:	e000      	b.n	80038de <HAL_DMA_Abort_IT+0xa2>
 80038dc:	2301      	movs	r3, #1
 80038de:	4a11      	ldr	r2, [pc, #68]	; (8003924 <HAL_DMA_Abort_IT+0xe8>)
 80038e0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	4798      	blx	r3
    } 
  }
  return status;
 8003902:	7bfb      	ldrb	r3, [r7, #15]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	40020008 	.word	0x40020008
 8003910:	4002001c 	.word	0x4002001c
 8003914:	40020030 	.word	0x40020030
 8003918:	40020044 	.word	0x40020044
 800391c:	40020058 	.word	0x40020058
 8003920:	4002006c 	.word	0x4002006c
 8003924:	40020000 	.word	0x40020000

08003928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003928:	b480      	push	{r7}
 800392a:	b08b      	sub	sp, #44	; 0x2c
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003932:	2300      	movs	r3, #0
 8003934:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003936:	2300      	movs	r3, #0
 8003938:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800393a:	e169      	b.n	8003c10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800393c:	2201      	movs	r2, #1
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	69fa      	ldr	r2, [r7, #28]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	429a      	cmp	r2, r3
 8003956:	f040 8158 	bne.w	8003c0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	4a9a      	ldr	r2, [pc, #616]	; (8003bc8 <HAL_GPIO_Init+0x2a0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d05e      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
 8003964:	4a98      	ldr	r2, [pc, #608]	; (8003bc8 <HAL_GPIO_Init+0x2a0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d875      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 800396a:	4a98      	ldr	r2, [pc, #608]	; (8003bcc <HAL_GPIO_Init+0x2a4>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d058      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
 8003970:	4a96      	ldr	r2, [pc, #600]	; (8003bcc <HAL_GPIO_Init+0x2a4>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d86f      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 8003976:	4a96      	ldr	r2, [pc, #600]	; (8003bd0 <HAL_GPIO_Init+0x2a8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d052      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
 800397c:	4a94      	ldr	r2, [pc, #592]	; (8003bd0 <HAL_GPIO_Init+0x2a8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d869      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 8003982:	4a94      	ldr	r2, [pc, #592]	; (8003bd4 <HAL_GPIO_Init+0x2ac>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d04c      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
 8003988:	4a92      	ldr	r2, [pc, #584]	; (8003bd4 <HAL_GPIO_Init+0x2ac>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d863      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 800398e:	4a92      	ldr	r2, [pc, #584]	; (8003bd8 <HAL_GPIO_Init+0x2b0>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d046      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
 8003994:	4a90      	ldr	r2, [pc, #576]	; (8003bd8 <HAL_GPIO_Init+0x2b0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d85d      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 800399a:	2b12      	cmp	r3, #18
 800399c:	d82a      	bhi.n	80039f4 <HAL_GPIO_Init+0xcc>
 800399e:	2b12      	cmp	r3, #18
 80039a0:	d859      	bhi.n	8003a56 <HAL_GPIO_Init+0x12e>
 80039a2:	a201      	add	r2, pc, #4	; (adr r2, 80039a8 <HAL_GPIO_Init+0x80>)
 80039a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a8:	08003a23 	.word	0x08003a23
 80039ac:	080039fd 	.word	0x080039fd
 80039b0:	08003a0f 	.word	0x08003a0f
 80039b4:	08003a51 	.word	0x08003a51
 80039b8:	08003a57 	.word	0x08003a57
 80039bc:	08003a57 	.word	0x08003a57
 80039c0:	08003a57 	.word	0x08003a57
 80039c4:	08003a57 	.word	0x08003a57
 80039c8:	08003a57 	.word	0x08003a57
 80039cc:	08003a57 	.word	0x08003a57
 80039d0:	08003a57 	.word	0x08003a57
 80039d4:	08003a57 	.word	0x08003a57
 80039d8:	08003a57 	.word	0x08003a57
 80039dc:	08003a57 	.word	0x08003a57
 80039e0:	08003a57 	.word	0x08003a57
 80039e4:	08003a57 	.word	0x08003a57
 80039e8:	08003a57 	.word	0x08003a57
 80039ec:	08003a05 	.word	0x08003a05
 80039f0:	08003a19 	.word	0x08003a19
 80039f4:	4a79      	ldr	r2, [pc, #484]	; (8003bdc <HAL_GPIO_Init+0x2b4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d013      	beq.n	8003a22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039fa:	e02c      	b.n	8003a56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	623b      	str	r3, [r7, #32]
          break;
 8003a02:	e029      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	623b      	str	r3, [r7, #32]
          break;
 8003a0c:	e024      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	3308      	adds	r3, #8
 8003a14:	623b      	str	r3, [r7, #32]
          break;
 8003a16:	e01f      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	330c      	adds	r3, #12
 8003a1e:	623b      	str	r3, [r7, #32]
          break;
 8003a20:	e01a      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d102      	bne.n	8003a30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a2a:	2304      	movs	r3, #4
 8003a2c:	623b      	str	r3, [r7, #32]
          break;
 8003a2e:	e013      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a38:	2308      	movs	r3, #8
 8003a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	69fa      	ldr	r2, [r7, #28]
 8003a40:	611a      	str	r2, [r3, #16]
          break;
 8003a42:	e009      	b.n	8003a58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a44:	2308      	movs	r3, #8
 8003a46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	69fa      	ldr	r2, [r7, #28]
 8003a4c:	615a      	str	r2, [r3, #20]
          break;
 8003a4e:	e003      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a50:	2300      	movs	r3, #0
 8003a52:	623b      	str	r3, [r7, #32]
          break;
 8003a54:	e000      	b.n	8003a58 <HAL_GPIO_Init+0x130>
          break;
 8003a56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2bff      	cmp	r3, #255	; 0xff
 8003a5c:	d801      	bhi.n	8003a62 <HAL_GPIO_Init+0x13a>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	e001      	b.n	8003a66 <HAL_GPIO_Init+0x13e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3304      	adds	r3, #4
 8003a66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	2bff      	cmp	r3, #255	; 0xff
 8003a6c:	d802      	bhi.n	8003a74 <HAL_GPIO_Init+0x14c>
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	e002      	b.n	8003a7a <HAL_GPIO_Init+0x152>
 8003a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a76:	3b08      	subs	r3, #8
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	210f      	movs	r1, #15
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	fa01 f303 	lsl.w	r3, r1, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	6a39      	ldr	r1, [r7, #32]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	fa01 f303 	lsl.w	r3, r1, r3
 8003a94:	431a      	orrs	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 80b1 	beq.w	8003c0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003aa8:	4b4d      	ldr	r3, [pc, #308]	; (8003be0 <HAL_GPIO_Init+0x2b8>)
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	4a4c      	ldr	r2, [pc, #304]	; (8003be0 <HAL_GPIO_Init+0x2b8>)
 8003aae:	f043 0301 	orr.w	r3, r3, #1
 8003ab2:	6193      	str	r3, [r2, #24]
 8003ab4:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_GPIO_Init+0x2b8>)
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ac0:	4a48      	ldr	r2, [pc, #288]	; (8003be4 <HAL_GPIO_Init+0x2bc>)
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	089b      	lsrs	r3, r3, #2
 8003ac6:	3302      	adds	r3, #2
 8003ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003acc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad0:	f003 0303 	and.w	r3, r3, #3
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	220f      	movs	r2, #15
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a40      	ldr	r2, [pc, #256]	; (8003be8 <HAL_GPIO_Init+0x2c0>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d013      	beq.n	8003b14 <HAL_GPIO_Init+0x1ec>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a3f      	ldr	r2, [pc, #252]	; (8003bec <HAL_GPIO_Init+0x2c4>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d00d      	beq.n	8003b10 <HAL_GPIO_Init+0x1e8>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a3e      	ldr	r2, [pc, #248]	; (8003bf0 <HAL_GPIO_Init+0x2c8>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d007      	beq.n	8003b0c <HAL_GPIO_Init+0x1e4>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a3d      	ldr	r2, [pc, #244]	; (8003bf4 <HAL_GPIO_Init+0x2cc>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d101      	bne.n	8003b08 <HAL_GPIO_Init+0x1e0>
 8003b04:	2303      	movs	r3, #3
 8003b06:	e006      	b.n	8003b16 <HAL_GPIO_Init+0x1ee>
 8003b08:	2304      	movs	r3, #4
 8003b0a:	e004      	b.n	8003b16 <HAL_GPIO_Init+0x1ee>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e002      	b.n	8003b16 <HAL_GPIO_Init+0x1ee>
 8003b10:	2301      	movs	r3, #1
 8003b12:	e000      	b.n	8003b16 <HAL_GPIO_Init+0x1ee>
 8003b14:	2300      	movs	r3, #0
 8003b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b18:	f002 0203 	and.w	r2, r2, #3
 8003b1c:	0092      	lsls	r2, r2, #2
 8003b1e:	4093      	lsls	r3, r2
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b26:	492f      	ldr	r1, [pc, #188]	; (8003be4 <HAL_GPIO_Init+0x2bc>)
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	089b      	lsrs	r3, r3, #2
 8003b2c:	3302      	adds	r3, #2
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b40:	4b2d      	ldr	r3, [pc, #180]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	492c      	ldr	r1, [pc, #176]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	600b      	str	r3, [r1, #0]
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b4e:	4b2a      	ldr	r3, [pc, #168]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	4928      	ldr	r1, [pc, #160]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b58:	4013      	ands	r3, r2
 8003b5a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d006      	beq.n	8003b76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b68:	4b23      	ldr	r3, [pc, #140]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	4922      	ldr	r1, [pc, #136]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	604b      	str	r3, [r1, #4]
 8003b74:	e006      	b.n	8003b84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b76:	4b20      	ldr	r3, [pc, #128]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	491e      	ldr	r1, [pc, #120]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d006      	beq.n	8003b9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b90:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	4918      	ldr	r1, [pc, #96]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	608b      	str	r3, [r1, #8]
 8003b9c:	e006      	b.n	8003bac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	4914      	ldr	r1, [pc, #80]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d021      	beq.n	8003bfc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003bb8:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	490e      	ldr	r1, [pc, #56]	; (8003bf8 <HAL_GPIO_Init+0x2d0>)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60cb      	str	r3, [r1, #12]
 8003bc4:	e021      	b.n	8003c0a <HAL_GPIO_Init+0x2e2>
 8003bc6:	bf00      	nop
 8003bc8:	10320000 	.word	0x10320000
 8003bcc:	10310000 	.word	0x10310000
 8003bd0:	10220000 	.word	0x10220000
 8003bd4:	10210000 	.word	0x10210000
 8003bd8:	10120000 	.word	0x10120000
 8003bdc:	10110000 	.word	0x10110000
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40010000 	.word	0x40010000
 8003be8:	40010800 	.word	0x40010800
 8003bec:	40010c00 	.word	0x40010c00
 8003bf0:	40011000 	.word	0x40011000
 8003bf4:	40011400 	.word	0x40011400
 8003bf8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	; (8003c2c <HAL_GPIO_Init+0x304>)
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	43db      	mvns	r3, r3
 8003c04:	4909      	ldr	r1, [pc, #36]	; (8003c2c <HAL_GPIO_Init+0x304>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c16:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f47f ae8e 	bne.w	800393c <HAL_GPIO_Init+0x14>
  }
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	372c      	adds	r7, #44	; 0x2c
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr
 8003c2c:	40010400 	.word	0x40010400

08003c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	807b      	strh	r3, [r7, #2]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c40:	787b      	ldrb	r3, [r7, #1]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d003      	beq.n	8003c4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c46:	887a      	ldrh	r2, [r7, #2]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c4c:	e003      	b.n	8003c56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c4e:	887b      	ldrh	r3, [r7, #2]
 8003c50:	041a      	lsls	r2, r3, #16
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	611a      	str	r2, [r3, #16]
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr

08003c60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e12b      	b.n	8003eca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fe fd16 	bl	80026b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2224      	movs	r2, #36	; 0x24
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0201 	bic.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cc4:	f001 febe 	bl	8005a44 <HAL_RCC_GetPCLK1Freq>
 8003cc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4a81      	ldr	r2, [pc, #516]	; (8003ed4 <HAL_I2C_Init+0x274>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d807      	bhi.n	8003ce4 <HAL_I2C_Init+0x84>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4a80      	ldr	r2, [pc, #512]	; (8003ed8 <HAL_I2C_Init+0x278>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	bf94      	ite	ls
 8003cdc:	2301      	movls	r3, #1
 8003cde:	2300      	movhi	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e006      	b.n	8003cf2 <HAL_I2C_Init+0x92>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a7d      	ldr	r2, [pc, #500]	; (8003edc <HAL_I2C_Init+0x27c>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	bf94      	ite	ls
 8003cec:	2301      	movls	r3, #1
 8003cee:	2300      	movhi	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e0e7      	b.n	8003eca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4a78      	ldr	r2, [pc, #480]	; (8003ee0 <HAL_I2C_Init+0x280>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	0c9b      	lsrs	r3, r3, #18
 8003d04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	4a6a      	ldr	r2, [pc, #424]	; (8003ed4 <HAL_I2C_Init+0x274>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d802      	bhi.n	8003d34 <HAL_I2C_Init+0xd4>
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	3301      	adds	r3, #1
 8003d32:	e009      	b.n	8003d48 <HAL_I2C_Init+0xe8>
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d3a:	fb02 f303 	mul.w	r3, r2, r3
 8003d3e:	4a69      	ldr	r2, [pc, #420]	; (8003ee4 <HAL_I2C_Init+0x284>)
 8003d40:	fba2 2303 	umull	r2, r3, r2, r3
 8003d44:	099b      	lsrs	r3, r3, #6
 8003d46:	3301      	adds	r3, #1
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6812      	ldr	r2, [r2, #0]
 8003d4c:	430b      	orrs	r3, r1
 8003d4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	495c      	ldr	r1, [pc, #368]	; (8003ed4 <HAL_I2C_Init+0x274>)
 8003d64:	428b      	cmp	r3, r1
 8003d66:	d819      	bhi.n	8003d9c <HAL_I2C_Init+0x13c>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	1e59      	subs	r1, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d76:	1c59      	adds	r1, r3, #1
 8003d78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d7c:	400b      	ands	r3, r1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_I2C_Init+0x138>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	1e59      	subs	r1, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d90:	3301      	adds	r3, #1
 8003d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d96:	e051      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003d98:	2304      	movs	r3, #4
 8003d9a:	e04f      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d111      	bne.n	8003dc8 <HAL_I2C_Init+0x168>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	1e58      	subs	r0, r3, #1
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6859      	ldr	r1, [r3, #4]
 8003dac:	460b      	mov	r3, r1
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	440b      	add	r3, r1
 8003db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003db6:	3301      	adds	r3, #1
 8003db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	bf0c      	ite	eq
 8003dc0:	2301      	moveq	r3, #1
 8003dc2:	2300      	movne	r3, #0
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	e012      	b.n	8003dee <HAL_I2C_Init+0x18e>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	1e58      	subs	r0, r3, #1
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6859      	ldr	r1, [r3, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	0099      	lsls	r1, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dde:	3301      	adds	r3, #1
 8003de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	bf0c      	ite	eq
 8003de8:	2301      	moveq	r3, #1
 8003dea:	2300      	movne	r3, #0
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <HAL_I2C_Init+0x196>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e022      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10e      	bne.n	8003e1c <HAL_I2C_Init+0x1bc>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1e58      	subs	r0, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	440b      	add	r3, r1
 8003e0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e10:	3301      	adds	r3, #1
 8003e12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e1a:	e00f      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1e58      	subs	r0, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	0099      	lsls	r1, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e32:	3301      	adds	r3, #1
 8003e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	6809      	ldr	r1, [r1, #0]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69da      	ldr	r2, [r3, #28]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6911      	ldr	r1, [r2, #16]
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68d2      	ldr	r2, [r2, #12]
 8003e76:	4311      	orrs	r1, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695a      	ldr	r2, [r3, #20]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	000186a0 	.word	0x000186a0
 8003ed8:	001e847f 	.word	0x001e847f
 8003edc:	003d08ff 	.word	0x003d08ff
 8003ee0:	431bde83 	.word	0x431bde83
 8003ee4:	10624dd3 	.word	0x10624dd3

08003ee8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b088      	sub	sp, #32
 8003eec:	af02      	add	r7, sp, #8
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	4608      	mov	r0, r1
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	817b      	strh	r3, [r7, #10]
 8003efa:	460b      	mov	r3, r1
 8003efc:	813b      	strh	r3, [r7, #8]
 8003efe:	4613      	mov	r3, r2
 8003f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f02:	f7ff f909 	bl	8003118 <HAL_GetTick>
 8003f06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	f040 80d9 	bne.w	80040c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	2319      	movs	r3, #25
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	496d      	ldr	r1, [pc, #436]	; (80040d4 <HAL_I2C_Mem_Write+0x1ec>)
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 ffdf 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e0cc      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_I2C_Mem_Write+0x56>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e0c5      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d007      	beq.n	8003f64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2221      	movs	r2, #33	; 0x21
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2240      	movs	r2, #64	; 0x40
 8003f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6a3a      	ldr	r2, [r7, #32]
 8003f8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4a4d      	ldr	r2, [pc, #308]	; (80040d8 <HAL_I2C_Mem_Write+0x1f0>)
 8003fa4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fa6:	88f8      	ldrh	r0, [r7, #6]
 8003fa8:	893a      	ldrh	r2, [r7, #8]
 8003faa:	8979      	ldrh	r1, [r7, #10]
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	9301      	str	r3, [sp, #4]
 8003fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 fd6e 	bl	8004a98 <I2C_RequestMemoryWrite>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d052      	beq.n	8004068 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e081      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f001 f860 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d107      	bne.n	8003fee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e06b      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	781a      	ldrb	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b04      	cmp	r3, #4
 800402e:	d11b      	bne.n	8004068 <HAL_I2C_Mem_Write+0x180>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	2b00      	cmp	r3, #0
 8004036:	d017      	beq.n	8004068 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800405e:	b29b      	uxth	r3, r3
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1aa      	bne.n	8003fc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f001 f84c 	bl	8005112 <I2C_WaitOnBTFFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00d      	beq.n	800409c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	2b04      	cmp	r3, #4
 8004086:	d107      	bne.n	8004098 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004096:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e016      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3718      	adds	r7, #24
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	00100002 	.word	0x00100002
 80040d8:	ffff0000 	.word	0xffff0000

080040dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	; 0x30
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	4608      	mov	r0, r1
 80040e6:	4611      	mov	r1, r2
 80040e8:	461a      	mov	r2, r3
 80040ea:	4603      	mov	r3, r0
 80040ec:	817b      	strh	r3, [r7, #10]
 80040ee:	460b      	mov	r3, r1
 80040f0:	813b      	strh	r3, [r7, #8]
 80040f2:	4613      	mov	r3, r2
 80040f4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040fa:	f7ff f80d 	bl	8003118 <HAL_GetTick>
 80040fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b20      	cmp	r3, #32
 800410a:	f040 8244 	bne.w	8004596 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2319      	movs	r3, #25
 8004114:	2201      	movs	r2, #1
 8004116:	4982      	ldr	r1, [pc, #520]	; (8004320 <HAL_I2C_Mem_Read+0x244>)
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 fee3 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004124:	2302      	movs	r3, #2
 8004126:	e237      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800412e:	2b01      	cmp	r3, #1
 8004130:	d101      	bne.n	8004136 <HAL_I2C_Mem_Read+0x5a>
 8004132:	2302      	movs	r3, #2
 8004134:	e230      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d007      	beq.n	800415c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800416a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2222      	movs	r2, #34	; 0x22
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2240      	movs	r2, #64	; 0x40
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004186:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800418c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004192:	b29a      	uxth	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4a62      	ldr	r2, [pc, #392]	; (8004324 <HAL_I2C_Mem_Read+0x248>)
 800419c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800419e:	88f8      	ldrh	r0, [r7, #6]
 80041a0:	893a      	ldrh	r2, [r7, #8]
 80041a2:	8979      	ldrh	r1, [r7, #10]
 80041a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a6:	9301      	str	r3, [sp, #4]
 80041a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	4603      	mov	r3, r0
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fd08 	bl	8004bc4 <I2C_RequestMemoryRead>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e1ec      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d113      	bne.n	80041ee <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	61fb      	str	r3, [r7, #28]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	e1c0      	b.n	8004570 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d11e      	bne.n	8004234 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004204:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004206:	b672      	cpsid	i
}
 8004208:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800420a:	2300      	movs	r3, #0
 800420c:	61bb      	str	r3, [r7, #24]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	61bb      	str	r3, [r7, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800422e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004230:	b662      	cpsie	i
}
 8004232:	e035      	b.n	80042a0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004238:	2b02      	cmp	r3, #2
 800423a:	d11e      	bne.n	800427a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800424a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800424c:	b672      	cpsid	i
}
 800424e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004274:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004276:	b662      	cpsie	i
}
 8004278:	e012      	b.n	80042a0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004288:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800428a:	2300      	movs	r3, #0
 800428c:	613b      	str	r3, [r7, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80042a0:	e166      	b.n	8004570 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	f200 811f 	bhi.w	80044ea <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d123      	bne.n	80042fc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f000 ff6b 	bl	8005194 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e167      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	691a      	ldr	r2, [r3, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042fa:	e139      	b.n	8004570 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004300:	2b02      	cmp	r3, #2
 8004302:	d152      	bne.n	80043aa <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800430a:	2200      	movs	r2, #0
 800430c:	4906      	ldr	r1, [pc, #24]	; (8004328 <HAL_I2C_Mem_Read+0x24c>)
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 fde8 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d008      	beq.n	800432c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e13c      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
 800431e:	bf00      	nop
 8004320:	00100002 	.word	0x00100002
 8004324:	ffff0000 	.word	0xffff0000
 8004328:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800432c:	b672      	cpsid	i
}
 800432e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800433e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004372:	b662      	cpsie	i
}
 8004374:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	691a      	ldr	r2, [r3, #16]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800439e:	b29b      	uxth	r3, r3
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043a8:	e0e2      	b.n	8004570 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b0:	2200      	movs	r2, #0
 80043b2:	497b      	ldr	r1, [pc, #492]	; (80045a0 <HAL_I2C_Mem_Read+0x4c4>)
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f000 fd95 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e0e9      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043d4:	b672      	cpsid	i
}
 80043d6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800440a:	4b66      	ldr	r3, [pc, #408]	; (80045a4 <HAL_I2C_Mem_Read+0x4c8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	08db      	lsrs	r3, r3, #3
 8004410:	4a65      	ldr	r2, [pc, #404]	; (80045a8 <HAL_I2C_Mem_Read+0x4cc>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	0a1a      	lsrs	r2, r3, #8
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	00da      	lsls	r2, r3, #3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004424:	6a3b      	ldr	r3, [r7, #32]
 8004426:	3b01      	subs	r3, #1
 8004428:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d118      	bne.n	8004462 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2220      	movs	r2, #32
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444a:	f043 0220 	orr.w	r2, r3, #32
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004452:	b662      	cpsie	i
}
 8004454:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e09a      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f003 0304 	and.w	r3, r3, #4
 800446c:	2b04      	cmp	r3, #4
 800446e:	d1d9      	bne.n	8004424 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800447e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	691a      	ldr	r2, [r3, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	1c5a      	adds	r2, r3, #1
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	3b01      	subs	r3, #1
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044b2:	b662      	cpsie	i
}
 80044b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	691a      	ldr	r2, [r3, #16]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044de:	b29b      	uxth	r3, r3
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044e8:	e042      	b.n	8004570 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 fe50 	bl	8005194 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e04c      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	b2d2      	uxtb	r2, r2
 800450a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	1c5a      	adds	r2, r3, #1
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004526:	b29b      	uxth	r3, r3
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b04      	cmp	r3, #4
 800453c:	d118      	bne.n	8004570 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	f47f ae94 	bne.w	80042a2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2220      	movs	r2, #32
 800457e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	e000      	b.n	8004598 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8004596:	2302      	movs	r3, #2
  }
}
 8004598:	4618      	mov	r0, r3
 800459a:	3728      	adds	r7, #40	; 0x28
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	00010004 	.word	0x00010004
 80045a4:	20000048 	.word	0x20000048
 80045a8:	14f8b589 	.word	0x14f8b589

080045ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b08a      	sub	sp, #40	; 0x28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80045c4:	2300      	movs	r3, #0
 80045c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045ce:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	0a1b      	lsrs	r3, r3, #8
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d016      	beq.n	800460a <HAL_I2C_ER_IRQHandler+0x5e>
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d010      	beq.n	800460a <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	f043 0301 	orr.w	r3, r3, #1
 80045ee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80045f8:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004608:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	0a5b      	lsrs	r3, r3, #9
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00e      	beq.n	8004634 <HAL_I2C_ER_IRQHandler+0x88>
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	0a1b      	lsrs	r3, r3, #8
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004624:	f043 0302 	orr.w	r3, r3, #2
 8004628:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004632:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	0a9b      	lsrs	r3, r3, #10
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d03f      	beq.n	80046c0 <HAL_I2C_ER_IRQHandler+0x114>
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	0a1b      	lsrs	r3, r3, #8
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d039      	beq.n	80046c0 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800464c:	7efb      	ldrb	r3, [r7, #27]
 800464e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004654:	b29b      	uxth	r3, r3
 8004656:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800465e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004664:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004666:	7ebb      	ldrb	r3, [r7, #26]
 8004668:	2b20      	cmp	r3, #32
 800466a:	d112      	bne.n	8004692 <HAL_I2C_ER_IRQHandler+0xe6>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10f      	bne.n	8004692 <HAL_I2C_ER_IRQHandler+0xe6>
 8004672:	7cfb      	ldrb	r3, [r7, #19]
 8004674:	2b21      	cmp	r3, #33	; 0x21
 8004676:	d008      	beq.n	800468a <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004678:	7cfb      	ldrb	r3, [r7, #19]
 800467a:	2b29      	cmp	r3, #41	; 0x29
 800467c:	d005      	beq.n	800468a <HAL_I2C_ER_IRQHandler+0xde>
 800467e:	7cfb      	ldrb	r3, [r7, #19]
 8004680:	2b28      	cmp	r3, #40	; 0x28
 8004682:	d106      	bne.n	8004692 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b21      	cmp	r3, #33	; 0x21
 8004688:	d103      	bne.n	8004692 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f862 	bl	8004754 <I2C_Slave_AF>
 8004690:	e016      	b.n	80046c0 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800469a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	f043 0304 	orr.w	r3, r3, #4
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80046a4:	7efb      	ldrb	r3, [r7, #27]
 80046a6:	2b10      	cmp	r3, #16
 80046a8:	d002      	beq.n	80046b0 <HAL_I2C_ER_IRQHandler+0x104>
 80046aa:	7efb      	ldrb	r3, [r7, #27]
 80046ac:	2b40      	cmp	r3, #64	; 0x40
 80046ae:	d107      	bne.n	80046c0 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046be:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	0adb      	lsrs	r3, r3, #11
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00e      	beq.n	80046ea <HAL_I2C_ER_IRQHandler+0x13e>
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	0a1b      	lsrs	r3, r3, #8
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80046d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046da:	f043 0308 	orr.w	r3, r3, #8
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80046e8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d008      	beq.n	8004702 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 f899 	bl	8004834 <I2C_ITError>
  }
}
 8004702:	bf00      	nop
 8004704:	3728      	adds	r7, #40	; 0x28
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr

0800471c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr

08004740 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr
	...

08004754 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004762:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2b08      	cmp	r3, #8
 800476e:	d002      	beq.n	8004776 <I2C_Slave_AF+0x22>
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b20      	cmp	r3, #32
 8004774:	d129      	bne.n	80047ca <I2C_Slave_AF+0x76>
 8004776:	7bfb      	ldrb	r3, [r7, #15]
 8004778:	2b28      	cmp	r3, #40	; 0x28
 800477a:	d126      	bne.n	80047ca <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a2c      	ldr	r2, [pc, #176]	; (8004830 <I2C_Slave_AF+0xdc>)
 8004780:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004790:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800479a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047aa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7ff ffaa 	bl	800471c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80047c8:	e02e      	b.n	8004828 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	2b21      	cmp	r3, #33	; 0x21
 80047ce:	d126      	bne.n	800481e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a17      	ldr	r2, [pc, #92]	; (8004830 <I2C_Slave_AF+0xdc>)
 80047d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2221      	movs	r2, #33	; 0x21
 80047da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047fa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004804:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004814:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff ff77 	bl	800470a <HAL_I2C_SlaveTxCpltCallback>
}
 800481c:	e004      	b.n	8004828 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004826:	615a      	str	r2, [r3, #20]
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	ffff0000 	.word	0xffff0000

08004834 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004842:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800484a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800484c:	7bbb      	ldrb	r3, [r7, #14]
 800484e:	2b10      	cmp	r3, #16
 8004850:	d002      	beq.n	8004858 <I2C_ITError+0x24>
 8004852:	7bbb      	ldrb	r3, [r7, #14]
 8004854:	2b40      	cmp	r3, #64	; 0x40
 8004856:	d10a      	bne.n	800486e <I2C_ITError+0x3a>
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	2b22      	cmp	r3, #34	; 0x22
 800485c:	d107      	bne.n	800486e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800486c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800486e:	7bfb      	ldrb	r3, [r7, #15]
 8004870:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004874:	2b28      	cmp	r3, #40	; 0x28
 8004876:	d107      	bne.n	8004888 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2228      	movs	r2, #40	; 0x28
 8004882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004886:	e015      	b.n	80048b4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004892:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004896:	d00a      	beq.n	80048ae <I2C_ITError+0x7a>
 8004898:	7bfb      	ldrb	r3, [r7, #15]
 800489a:	2b60      	cmp	r3, #96	; 0x60
 800489c:	d007      	beq.n	80048ae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2220      	movs	r2, #32
 80048a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c2:	d161      	bne.n	8004988 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d020      	beq.n	8004922 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e4:	4a6a      	ldr	r2, [pc, #424]	; (8004a90 <I2C_ITError+0x25c>)
 80048e6:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fe ffa5 	bl	800383c <HAL_DMA_Abort_IT>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 8089 	beq.w	8004a0c <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800491c:	4610      	mov	r0, r2
 800491e:	4798      	blx	r3
 8004920:	e074      	b.n	8004a0c <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	4a5a      	ldr	r2, [pc, #360]	; (8004a90 <I2C_ITError+0x25c>)
 8004928:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492e:	4618      	mov	r0, r3
 8004930:	f7fe ff84 	bl	800383c <HAL_DMA_Abort_IT>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d068      	beq.n	8004a0c <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004944:	2b40      	cmp	r3, #64	; 0x40
 8004946:	d10b      	bne.n	8004960 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495a:	1c5a      	adds	r2, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0201 	bic.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004982:	4610      	mov	r0, r2
 8004984:	4798      	blx	r3
 8004986:	e041      	b.n	8004a0c <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b60      	cmp	r3, #96	; 0x60
 8004992:	d125      	bne.n	80049e0 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2220      	movs	r2, #32
 8004998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ac:	2b40      	cmp	r3, #64	; 0x40
 80049ae:	d10b      	bne.n	80049c8 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691a      	ldr	r2, [r3, #16]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0201 	bic.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f7ff feb1 	bl	8004740 <HAL_I2C_AbortCpltCallback>
 80049de:	e015      	b.n	8004a0c <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ea:	2b40      	cmp	r3, #64	; 0x40
 80049ec:	d10b      	bne.n	8004a06 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691a      	ldr	r2, [r3, #16]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7ff fe91 	bl	800472e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a10:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10e      	bne.n	8004a3a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d109      	bne.n	8004a3a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d104      	bne.n	8004a3a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d007      	beq.n	8004a4a <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a48:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a50:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b04      	cmp	r3, #4
 8004a5c:	d113      	bne.n	8004a86 <I2C_ITError+0x252>
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
 8004a60:	2b28      	cmp	r3, #40	; 0x28
 8004a62:	d110      	bne.n	8004a86 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0b      	ldr	r2, [pc, #44]	; (8004a94 <I2C_ITError+0x260>)
 8004a68:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff fe4b 	bl	800471c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a86:	bf00      	nop
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	08004d95 	.word	0x08004d95
 8004a94:	ffff0000 	.word	0xffff0000

08004a98 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b088      	sub	sp, #32
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	4608      	mov	r0, r1
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	817b      	strh	r3, [r7, #10]
 8004aaa:	460b      	mov	r3, r1
 8004aac:	813b      	strh	r3, [r7, #8]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ac0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fa08 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00d      	beq.n	8004af6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ae8:	d103      	bne.n	8004af2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004af0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e05f      	b.n	8004bb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004af6:	897b      	ldrh	r3, [r7, #10]
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	461a      	mov	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	6a3a      	ldr	r2, [r7, #32]
 8004b0a:	492d      	ldr	r1, [pc, #180]	; (8004bc0 <I2C_RequestMemoryWrite+0x128>)
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 fa40 	bl	8004f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e04c      	b.n	8004bb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b34:	6a39      	ldr	r1, [r7, #32]
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 faaa 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00d      	beq.n	8004b5e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d107      	bne.n	8004b5a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e02b      	b.n	8004bb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d105      	bne.n	8004b70 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b64:	893b      	ldrh	r3, [r7, #8]
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	611a      	str	r2, [r3, #16]
 8004b6e:	e021      	b.n	8004bb4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b70:	893b      	ldrh	r3, [r7, #8]
 8004b72:	0a1b      	lsrs	r3, r3, #8
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b80:	6a39      	ldr	r1, [r7, #32]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 fa84 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00d      	beq.n	8004baa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d107      	bne.n	8004ba6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e005      	b.n	8004bb6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004baa:	893b      	ldrh	r3, [r7, #8]
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	00010002 	.word	0x00010002

08004bc4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b088      	sub	sp, #32
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	4608      	mov	r0, r1
 8004bce:	4611      	mov	r1, r2
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	817b      	strh	r3, [r7, #10]
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	813b      	strh	r3, [r7, #8]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 f96a 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00d      	beq.n	8004c32 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c24:	d103      	bne.n	8004c2e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e0aa      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c32:	897b      	ldrh	r3, [r7, #10]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	6a3a      	ldr	r2, [r7, #32]
 8004c46:	4952      	ldr	r1, [pc, #328]	; (8004d90 <I2C_RequestMemoryRead+0x1cc>)
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f9a2 	bl	8004f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e097      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c58:	2300      	movs	r3, #0
 8004c5a:	617b      	str	r3, [r7, #20]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c70:	6a39      	ldr	r1, [r7, #32]
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 fa0c 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00d      	beq.n	8004c9a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d107      	bne.n	8004c96 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e076      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c9a:	88fb      	ldrh	r3, [r7, #6]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d105      	bne.n	8004cac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ca0:	893b      	ldrh	r3, [r7, #8]
 8004ca2:	b2da      	uxtb	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	611a      	str	r2, [r3, #16]
 8004caa:	e021      	b.n	8004cf0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004cac:	893b      	ldrh	r3, [r7, #8]
 8004cae:	0a1b      	lsrs	r3, r3, #8
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cbc:	6a39      	ldr	r1, [r7, #32]
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f9e6 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00d      	beq.n	8004ce6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d107      	bne.n	8004ce2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ce0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e050      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ce6:	893b      	ldrh	r3, [r7, #8]
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf2:	6a39      	ldr	r1, [r7, #32]
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 f9cb 	bl	8005090 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00d      	beq.n	8004d1c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d107      	bne.n	8004d18 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d16:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e035      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d2a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	6a3b      	ldr	r3, [r7, #32]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f8d3 	bl	8004ee4 <I2C_WaitOnFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00d      	beq.n	8004d60 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d52:	d103      	bne.n	8004d5c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e013      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d60:	897b      	ldrh	r3, [r7, #10]
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	f043 0301 	orr.w	r3, r3, #1
 8004d68:	b2da      	uxtb	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	6a3a      	ldr	r2, [r7, #32]
 8004d74:	4906      	ldr	r1, [pc, #24]	; (8004d90 <I2C_RequestMemoryRead+0x1cc>)
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 f90b 	bl	8004f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	00010002 	.word	0x00010002

08004d94 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004dae:	4b4b      	ldr	r3, [pc, #300]	; (8004edc <I2C_DMAAbort+0x148>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	08db      	lsrs	r3, r3, #3
 8004db4:	4a4a      	ldr	r2, [pc, #296]	; (8004ee0 <I2C_DMAAbort+0x14c>)
 8004db6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dba:	0a1a      	lsrs	r2, r3, #8
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	00da      	lsls	r2, r3, #3
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d106      	bne.n	8004ddc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	f043 0220 	orr.w	r2, r3, #32
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004dda:	e00a      	b.n	8004df2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004df0:	d0ea      	beq.n	8004dc8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d003      	beq.n	8004e02 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfe:	2200      	movs	r2, #0
 8004e00:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e0e:	2200      	movs	r2, #0
 8004e10:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e20:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2200      	movs	r2, #0
 8004e26:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e34:	2200      	movs	r2, #0
 8004e36:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d003      	beq.n	8004e48 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e44:	2200      	movs	r2, #0
 8004e46:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0201 	bic.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b60      	cmp	r3, #96	; 0x60
 8004e62:	d10e      	bne.n	8004e82 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	2200      	movs	r2, #0
 8004e78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e7a:	6978      	ldr	r0, [r7, #20]
 8004e7c:	f7ff fc60 	bl	8004740 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e80:	e027      	b.n	8004ed2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e82:	7cfb      	ldrb	r3, [r7, #19]
 8004e84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e88:	2b28      	cmp	r3, #40	; 0x28
 8004e8a:	d117      	bne.n	8004ebc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0201 	orr.w	r2, r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004eaa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2228      	movs	r2, #40	; 0x28
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004eba:	e007      	b.n	8004ecc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004ecc:	6978      	ldr	r0, [r7, #20]
 8004ece:	f7ff fc2e 	bl	800472e <HAL_I2C_ErrorCallback>
}
 8004ed2:	bf00      	nop
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000048 	.word	0x20000048
 8004ee0:	14f8b589 	.word	0x14f8b589

08004ee4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	603b      	str	r3, [r7, #0]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ef4:	e025      	b.n	8004f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efc:	d021      	beq.n	8004f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004efe:	f7fe f90b 	bl	8003118 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d302      	bcc.n	8004f14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d116      	bne.n	8004f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e023      	b.n	8004f8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	0c1b      	lsrs	r3, r3, #16
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d10d      	bne.n	8004f68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	43da      	mvns	r2, r3
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	4013      	ands	r3, r2
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bf0c      	ite	eq
 8004f5e:	2301      	moveq	r3, #1
 8004f60:	2300      	movne	r3, #0
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	461a      	mov	r2, r3
 8004f66:	e00c      	b.n	8004f82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	43da      	mvns	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	4013      	ands	r3, r2
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	bf0c      	ite	eq
 8004f7a:	2301      	moveq	r3, #1
 8004f7c:	2300      	movne	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	461a      	mov	r2, r3
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d0b6      	beq.n	8004ef6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b084      	sub	sp, #16
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	60f8      	str	r0, [r7, #12]
 8004f9a:	60b9      	str	r1, [r7, #8]
 8004f9c:	607a      	str	r2, [r7, #4]
 8004f9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fa0:	e051      	b.n	8005046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb0:	d123      	bne.n	8004ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fc0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe6:	f043 0204 	orr.w	r2, r3, #4
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e046      	b.n	8005088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005000:	d021      	beq.n	8005046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005002:	f7fe f889 	bl	8003118 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	429a      	cmp	r2, r3
 8005010:	d302      	bcc.n	8005018 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d116      	bne.n	8005046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2220      	movs	r2, #32
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	f043 0220 	orr.w	r2, r3, #32
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e020      	b.n	8005088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	0c1b      	lsrs	r3, r3, #16
 800504a:	b2db      	uxtb	r3, r3
 800504c:	2b01      	cmp	r3, #1
 800504e:	d10c      	bne.n	800506a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	43da      	mvns	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	4013      	ands	r3, r2
 800505c:	b29b      	uxth	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	bf14      	ite	ne
 8005062:	2301      	movne	r3, #1
 8005064:	2300      	moveq	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	e00b      	b.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	43da      	mvns	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	4013      	ands	r3, r2
 8005076:	b29b      	uxth	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	bf14      	ite	ne
 800507c:	2301      	movne	r3, #1
 800507e:	2300      	moveq	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d18d      	bne.n	8004fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800509c:	e02d      	b.n	80050fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f8ce 	bl	8005240 <I2C_IsAcknowledgeFailed>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e02d      	b.n	800510a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d021      	beq.n	80050fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b6:	f7fe f82f 	bl	8003118 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d302      	bcc.n	80050cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d116      	bne.n	80050fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	f043 0220 	orr.w	r2, r3, #32
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e007      	b.n	800510a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005104:	2b80      	cmp	r3, #128	; 0x80
 8005106:	d1ca      	bne.n	800509e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b084      	sub	sp, #16
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800511e:	e02d      	b.n	800517c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f88d 	bl	8005240 <I2C_IsAcknowledgeFailed>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e02d      	b.n	800518c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005136:	d021      	beq.n	800517c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005138:	f7fd ffee 	bl	8003118 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	429a      	cmp	r2, r3
 8005146:	d302      	bcc.n	800514e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d116      	bne.n	800517c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005168:	f043 0220 	orr.w	r2, r3, #32
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e007      	b.n	800518c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	f003 0304 	and.w	r3, r3, #4
 8005186:	2b04      	cmp	r3, #4
 8005188:	d1ca      	bne.n	8005120 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a0:	e042      	b.n	8005228 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b10      	cmp	r3, #16
 80051ae:	d119      	bne.n	80051e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f06f 0210 	mvn.w	r2, #16
 80051b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e029      	b.n	8005238 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051e4:	f7fd ff98 	bl	8003118 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d302      	bcc.n	80051fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d116      	bne.n	8005228 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005214:	f043 0220 	orr.w	r2, r3, #32
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e007      	b.n	8005238 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005232:	2b40      	cmp	r3, #64	; 0x40
 8005234:	d1b5      	bne.n	80051a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005256:	d11b      	bne.n	8005290 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005260:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527c:	f043 0204 	orr.w	r2, r3, #4
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e000      	b.n	8005292 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	bc80      	pop	{r7}
 800529a:	4770      	bx	lr

0800529c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e272      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 8087 	beq.w	80053ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80052bc:	4b92      	ldr	r3, [pc, #584]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f003 030c 	and.w	r3, r3, #12
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d00c      	beq.n	80052e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80052c8:	4b8f      	ldr	r3, [pc, #572]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f003 030c 	and.w	r3, r3, #12
 80052d0:	2b08      	cmp	r3, #8
 80052d2:	d112      	bne.n	80052fa <HAL_RCC_OscConfig+0x5e>
 80052d4:	4b8c      	ldr	r3, [pc, #560]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e0:	d10b      	bne.n	80052fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e2:	4b89      	ldr	r3, [pc, #548]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d06c      	beq.n	80053c8 <HAL_RCC_OscConfig+0x12c>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d168      	bne.n	80053c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e24c      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005302:	d106      	bne.n	8005312 <HAL_RCC_OscConfig+0x76>
 8005304:	4b80      	ldr	r3, [pc, #512]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a7f      	ldr	r2, [pc, #508]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800530a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800530e:	6013      	str	r3, [r2, #0]
 8005310:	e02e      	b.n	8005370 <HAL_RCC_OscConfig+0xd4>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10c      	bne.n	8005334 <HAL_RCC_OscConfig+0x98>
 800531a:	4b7b      	ldr	r3, [pc, #492]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a7a      	ldr	r2, [pc, #488]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	4b78      	ldr	r3, [pc, #480]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a77      	ldr	r2, [pc, #476]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800532c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	e01d      	b.n	8005370 <HAL_RCC_OscConfig+0xd4>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800533c:	d10c      	bne.n	8005358 <HAL_RCC_OscConfig+0xbc>
 800533e:	4b72      	ldr	r3, [pc, #456]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a71      	ldr	r2, [pc, #452]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005344:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	4b6f      	ldr	r3, [pc, #444]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a6e      	ldr	r2, [pc, #440]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	e00b      	b.n	8005370 <HAL_RCC_OscConfig+0xd4>
 8005358:	4b6b      	ldr	r3, [pc, #428]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a6a      	ldr	r2, [pc, #424]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800535e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005362:	6013      	str	r3, [r2, #0]
 8005364:	4b68      	ldr	r3, [pc, #416]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a67      	ldr	r2, [pc, #412]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800536a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800536e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d013      	beq.n	80053a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005378:	f7fd fece 	bl	8003118 <HAL_GetTick>
 800537c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800537e:	e008      	b.n	8005392 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005380:	f7fd feca 	bl	8003118 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b64      	cmp	r3, #100	; 0x64
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e200      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005392:	4b5d      	ldr	r3, [pc, #372]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d0f0      	beq.n	8005380 <HAL_RCC_OscConfig+0xe4>
 800539e:	e014      	b.n	80053ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a0:	f7fd feba 	bl	8003118 <HAL_GetTick>
 80053a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053a8:	f7fd feb6 	bl	8003118 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b64      	cmp	r3, #100	; 0x64
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e1ec      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ba:	4b53      	ldr	r3, [pc, #332]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1f0      	bne.n	80053a8 <HAL_RCC_OscConfig+0x10c>
 80053c6:	e000      	b.n	80053ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d063      	beq.n	800549e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053d6:	4b4c      	ldr	r3, [pc, #304]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f003 030c 	and.w	r3, r3, #12
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00b      	beq.n	80053fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80053e2:	4b49      	ldr	r3, [pc, #292]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f003 030c 	and.w	r3, r3, #12
 80053ea:	2b08      	cmp	r3, #8
 80053ec:	d11c      	bne.n	8005428 <HAL_RCC_OscConfig+0x18c>
 80053ee:	4b46      	ldr	r3, [pc, #280]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d116      	bne.n	8005428 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053fa:	4b43      	ldr	r3, [pc, #268]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0302 	and.w	r3, r3, #2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <HAL_RCC_OscConfig+0x176>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d001      	beq.n	8005412 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e1c0      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005412:	4b3d      	ldr	r3, [pc, #244]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	4939      	ldr	r1, [pc, #228]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005422:	4313      	orrs	r3, r2
 8005424:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005426:	e03a      	b.n	800549e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d020      	beq.n	8005472 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005430:	4b36      	ldr	r3, [pc, #216]	; (800550c <HAL_RCC_OscConfig+0x270>)
 8005432:	2201      	movs	r2, #1
 8005434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005436:	f7fd fe6f 	bl	8003118 <HAL_GetTick>
 800543a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800543c:	e008      	b.n	8005450 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800543e:	f7fd fe6b 	bl	8003118 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	2b02      	cmp	r3, #2
 800544a:	d901      	bls.n	8005450 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e1a1      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005450:	4b2d      	ldr	r3, [pc, #180]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0f0      	beq.n	800543e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800545c:	4b2a      	ldr	r3, [pc, #168]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	4927      	ldr	r1, [pc, #156]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 800546c:	4313      	orrs	r3, r2
 800546e:	600b      	str	r3, [r1, #0]
 8005470:	e015      	b.n	800549e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005472:	4b26      	ldr	r3, [pc, #152]	; (800550c <HAL_RCC_OscConfig+0x270>)
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005478:	f7fd fe4e 	bl	8003118 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005480:	f7fd fe4a 	bl	8003118 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e180      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005492:	4b1d      	ldr	r3, [pc, #116]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f0      	bne.n	8005480 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0308 	and.w	r3, r3, #8
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d03a      	beq.n	8005520 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d019      	beq.n	80054e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054b2:	4b17      	ldr	r3, [pc, #92]	; (8005510 <HAL_RCC_OscConfig+0x274>)
 80054b4:	2201      	movs	r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b8:	f7fd fe2e 	bl	8003118 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054c0:	f7fd fe2a 	bl	8003118 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e160      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054d2:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <HAL_RCC_OscConfig+0x26c>)
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d0f0      	beq.n	80054c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80054de:	2001      	movs	r0, #1
 80054e0:	f000 fad8 	bl	8005a94 <RCC_Delay>
 80054e4:	e01c      	b.n	8005520 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <HAL_RCC_OscConfig+0x274>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ec:	f7fd fe14 	bl	8003118 <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054f2:	e00f      	b.n	8005514 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054f4:	f7fd fe10 	bl	8003118 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d908      	bls.n	8005514 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e146      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
 8005506:	bf00      	nop
 8005508:	40021000 	.word	0x40021000
 800550c:	42420000 	.word	0x42420000
 8005510:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005514:	4b92      	ldr	r3, [pc, #584]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1e9      	bne.n	80054f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 80a6 	beq.w	800567a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800552e:	2300      	movs	r3, #0
 8005530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005532:	4b8b      	ldr	r3, [pc, #556]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10d      	bne.n	800555a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800553e:	4b88      	ldr	r3, [pc, #544]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	4a87      	ldr	r2, [pc, #540]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005548:	61d3      	str	r3, [r2, #28]
 800554a:	4b85      	ldr	r3, [pc, #532]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 800554c:	69db      	ldr	r3, [r3, #28]
 800554e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005552:	60bb      	str	r3, [r7, #8]
 8005554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005556:	2301      	movs	r3, #1
 8005558:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555a:	4b82      	ldr	r3, [pc, #520]	; (8005764 <HAL_RCC_OscConfig+0x4c8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005562:	2b00      	cmp	r3, #0
 8005564:	d118      	bne.n	8005598 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005566:	4b7f      	ldr	r3, [pc, #508]	; (8005764 <HAL_RCC_OscConfig+0x4c8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a7e      	ldr	r2, [pc, #504]	; (8005764 <HAL_RCC_OscConfig+0x4c8>)
 800556c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005572:	f7fd fdd1 	bl	8003118 <HAL_GetTick>
 8005576:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005578:	e008      	b.n	800558c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800557a:	f7fd fdcd 	bl	8003118 <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b64      	cmp	r3, #100	; 0x64
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e103      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800558c:	4b75      	ldr	r3, [pc, #468]	; (8005764 <HAL_RCC_OscConfig+0x4c8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d106      	bne.n	80055ae <HAL_RCC_OscConfig+0x312>
 80055a0:	4b6f      	ldr	r3, [pc, #444]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	4a6e      	ldr	r2, [pc, #440]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055a6:	f043 0301 	orr.w	r3, r3, #1
 80055aa:	6213      	str	r3, [r2, #32]
 80055ac:	e02d      	b.n	800560a <HAL_RCC_OscConfig+0x36e>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10c      	bne.n	80055d0 <HAL_RCC_OscConfig+0x334>
 80055b6:	4b6a      	ldr	r3, [pc, #424]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	4a69      	ldr	r2, [pc, #420]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055bc:	f023 0301 	bic.w	r3, r3, #1
 80055c0:	6213      	str	r3, [r2, #32]
 80055c2:	4b67      	ldr	r3, [pc, #412]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	4a66      	ldr	r2, [pc, #408]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055c8:	f023 0304 	bic.w	r3, r3, #4
 80055cc:	6213      	str	r3, [r2, #32]
 80055ce:	e01c      	b.n	800560a <HAL_RCC_OscConfig+0x36e>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	2b05      	cmp	r3, #5
 80055d6:	d10c      	bne.n	80055f2 <HAL_RCC_OscConfig+0x356>
 80055d8:	4b61      	ldr	r3, [pc, #388]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	4a60      	ldr	r2, [pc, #384]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055de:	f043 0304 	orr.w	r3, r3, #4
 80055e2:	6213      	str	r3, [r2, #32]
 80055e4:	4b5e      	ldr	r3, [pc, #376]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	4a5d      	ldr	r2, [pc, #372]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055ea:	f043 0301 	orr.w	r3, r3, #1
 80055ee:	6213      	str	r3, [r2, #32]
 80055f0:	e00b      	b.n	800560a <HAL_RCC_OscConfig+0x36e>
 80055f2:	4b5b      	ldr	r3, [pc, #364]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	4a5a      	ldr	r2, [pc, #360]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	6213      	str	r3, [r2, #32]
 80055fe:	4b58      	ldr	r3, [pc, #352]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	4a57      	ldr	r2, [pc, #348]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005604:	f023 0304 	bic.w	r3, r3, #4
 8005608:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d015      	beq.n	800563e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005612:	f7fd fd81 	bl	8003118 <HAL_GetTick>
 8005616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005618:	e00a      	b.n	8005630 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fd fd7d 	bl	8003118 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f241 3288 	movw	r2, #5000	; 0x1388
 8005628:	4293      	cmp	r3, r2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e0b1      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005630:	4b4b      	ldr	r3, [pc, #300]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0ee      	beq.n	800561a <HAL_RCC_OscConfig+0x37e>
 800563c:	e014      	b.n	8005668 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800563e:	f7fd fd6b 	bl	8003118 <HAL_GetTick>
 8005642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005644:	e00a      	b.n	800565c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005646:	f7fd fd67 	bl	8003118 <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	f241 3288 	movw	r2, #5000	; 0x1388
 8005654:	4293      	cmp	r3, r2
 8005656:	d901      	bls.n	800565c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e09b      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565c:	4b40      	ldr	r3, [pc, #256]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1ee      	bne.n	8005646 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005668:	7dfb      	ldrb	r3, [r7, #23]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d105      	bne.n	800567a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800566e:	4b3c      	ldr	r3, [pc, #240]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	4a3b      	ldr	r2, [pc, #236]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005678:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 8087 	beq.w	8005792 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005684:	4b36      	ldr	r3, [pc, #216]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 030c 	and.w	r3, r3, #12
 800568c:	2b08      	cmp	r3, #8
 800568e:	d061      	beq.n	8005754 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d146      	bne.n	8005726 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005698:	4b33      	ldr	r3, [pc, #204]	; (8005768 <HAL_RCC_OscConfig+0x4cc>)
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569e:	f7fd fd3b 	bl	8003118 <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a6:	f7fd fd37 	bl	8003118 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e06d      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056b8:	4b29      	ldr	r3, [pc, #164]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056cc:	d108      	bne.n	80056e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80056ce:	4b24      	ldr	r3, [pc, #144]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	4921      	ldr	r1, [pc, #132]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056e0:	4b1f      	ldr	r3, [pc, #124]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a19      	ldr	r1, [r3, #32]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f0:	430b      	orrs	r3, r1
 80056f2:	491b      	ldr	r1, [pc, #108]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056f8:	4b1b      	ldr	r3, [pc, #108]	; (8005768 <HAL_RCC_OscConfig+0x4cc>)
 80056fa:	2201      	movs	r2, #1
 80056fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056fe:	f7fd fd0b 	bl	8003118 <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005704:	e008      	b.n	8005718 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005706:	f7fd fd07 	bl	8003118 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e03d      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005718:	4b11      	ldr	r3, [pc, #68]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <HAL_RCC_OscConfig+0x46a>
 8005724:	e035      	b.n	8005792 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005726:	4b10      	ldr	r3, [pc, #64]	; (8005768 <HAL_RCC_OscConfig+0x4cc>)
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800572c:	f7fd fcf4 	bl	8003118 <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005734:	f7fd fcf0 	bl	8003118 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e026      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005746:	4b06      	ldr	r3, [pc, #24]	; (8005760 <HAL_RCC_OscConfig+0x4c4>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1f0      	bne.n	8005734 <HAL_RCC_OscConfig+0x498>
 8005752:	e01e      	b.n	8005792 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d107      	bne.n	800576c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e019      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
 8005760:	40021000 	.word	0x40021000
 8005764:	40007000 	.word	0x40007000
 8005768:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800576c:	4b0b      	ldr	r3, [pc, #44]	; (800579c <HAL_RCC_OscConfig+0x500>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	429a      	cmp	r2, r3
 800577e:	d106      	bne.n	800578e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578a:	429a      	cmp	r2, r3
 800578c:	d001      	beq.n	8005792 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e000      	b.n	8005794 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	40021000 	.word	0x40021000

080057a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0d0      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057b4:	4b6a      	ldr	r3, [pc, #424]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0307 	and.w	r3, r3, #7
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d910      	bls.n	80057e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c2:	4b67      	ldr	r3, [pc, #412]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f023 0207 	bic.w	r2, r3, #7
 80057ca:	4965      	ldr	r1, [pc, #404]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d2:	4b63      	ldr	r3, [pc, #396]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0307 	and.w	r3, r3, #7
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d001      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e0b8      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d020      	beq.n	8005832 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d005      	beq.n	8005808 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057fc:	4b59      	ldr	r3, [pc, #356]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	4a58      	ldr	r2, [pc, #352]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005802:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005806:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b00      	cmp	r3, #0
 8005812:	d005      	beq.n	8005820 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005814:	4b53      	ldr	r3, [pc, #332]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	4a52      	ldr	r2, [pc, #328]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800581a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800581e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005820:	4b50      	ldr	r3, [pc, #320]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	494d      	ldr	r1, [pc, #308]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800582e:	4313      	orrs	r3, r2
 8005830:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d040      	beq.n	80058c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d107      	bne.n	8005856 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005846:	4b47      	ldr	r3, [pc, #284]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d115      	bne.n	800587e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e07f      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	2b02      	cmp	r3, #2
 800585c:	d107      	bne.n	800586e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800585e:	4b41      	ldr	r3, [pc, #260]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e073      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800586e:	4b3d      	ldr	r3, [pc, #244]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0302 	and.w	r3, r3, #2
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e06b      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800587e:	4b39      	ldr	r3, [pc, #228]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f023 0203 	bic.w	r2, r3, #3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4936      	ldr	r1, [pc, #216]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800588c:	4313      	orrs	r3, r2
 800588e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005890:	f7fd fc42 	bl	8003118 <HAL_GetTick>
 8005894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005896:	e00a      	b.n	80058ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005898:	f7fd fc3e 	bl	8003118 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e053      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ae:	4b2d      	ldr	r3, [pc, #180]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f003 020c 	and.w	r2, r3, #12
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	429a      	cmp	r2, r3
 80058be:	d1eb      	bne.n	8005898 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058c0:	4b27      	ldr	r3, [pc, #156]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d210      	bcs.n	80058f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ce:	4b24      	ldr	r3, [pc, #144]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f023 0207 	bic.w	r2, r3, #7
 80058d6:	4922      	ldr	r1, [pc, #136]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	4313      	orrs	r3, r2
 80058dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058de:	4b20      	ldr	r3, [pc, #128]	; (8005960 <HAL_RCC_ClockConfig+0x1c0>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d001      	beq.n	80058f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e032      	b.n	8005956 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0304 	and.w	r3, r3, #4
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058fc:	4b19      	ldr	r3, [pc, #100]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4916      	ldr	r1, [pc, #88]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800590a:	4313      	orrs	r3, r2
 800590c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	d009      	beq.n	800592e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800591a:	4b12      	ldr	r3, [pc, #72]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	490e      	ldr	r1, [pc, #56]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 800592a:	4313      	orrs	r3, r2
 800592c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800592e:	f000 f821 	bl	8005974 <HAL_RCC_GetSysClockFreq>
 8005932:	4602      	mov	r2, r0
 8005934:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <HAL_RCC_ClockConfig+0x1c4>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	091b      	lsrs	r3, r3, #4
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	490a      	ldr	r1, [pc, #40]	; (8005968 <HAL_RCC_ClockConfig+0x1c8>)
 8005940:	5ccb      	ldrb	r3, [r1, r3]
 8005942:	fa22 f303 	lsr.w	r3, r2, r3
 8005946:	4a09      	ldr	r2, [pc, #36]	; (800596c <HAL_RCC_ClockConfig+0x1cc>)
 8005948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800594a:	4b09      	ldr	r3, [pc, #36]	; (8005970 <HAL_RCC_ClockConfig+0x1d0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4618      	mov	r0, r3
 8005950:	f7fd fba0 	bl	8003094 <HAL_InitTick>

  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40022000 	.word	0x40022000
 8005964:	40021000 	.word	0x40021000
 8005968:	0800a754 	.word	0x0800a754
 800596c:	20000048 	.word	0x20000048
 8005970:	200000b0 	.word	0x200000b0

08005974 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005974:	b490      	push	{r4, r7}
 8005976:	b08a      	sub	sp, #40	; 0x28
 8005978:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800597a:	4b29      	ldr	r3, [pc, #164]	; (8005a20 <HAL_RCC_GetSysClockFreq+0xac>)
 800597c:	1d3c      	adds	r4, r7, #4
 800597e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005980:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005984:	f240 2301 	movw	r3, #513	; 0x201
 8005988:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800598a:	2300      	movs	r3, #0
 800598c:	61fb      	str	r3, [r7, #28]
 800598e:	2300      	movs	r3, #0
 8005990:	61bb      	str	r3, [r7, #24]
 8005992:	2300      	movs	r3, #0
 8005994:	627b      	str	r3, [r7, #36]	; 0x24
 8005996:	2300      	movs	r3, #0
 8005998:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800599e:	4b21      	ldr	r3, [pc, #132]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb0>)
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	f003 030c 	and.w	r3, r3, #12
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d002      	beq.n	80059b4 <HAL_RCC_GetSysClockFreq+0x40>
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d003      	beq.n	80059ba <HAL_RCC_GetSysClockFreq+0x46>
 80059b2:	e02b      	b.n	8005a0c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80059b4:	4b1c      	ldr	r3, [pc, #112]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xb4>)
 80059b6:	623b      	str	r3, [r7, #32]
      break;
 80059b8:	e02b      	b.n	8005a12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	0c9b      	lsrs	r3, r3, #18
 80059be:	f003 030f 	and.w	r3, r3, #15
 80059c2:	3328      	adds	r3, #40	; 0x28
 80059c4:	443b      	add	r3, r7
 80059c6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80059ca:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d012      	beq.n	80059fc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80059d6:	4b13      	ldr	r3, [pc, #76]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb0>)
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	0c5b      	lsrs	r3, r3, #17
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	3328      	adds	r3, #40	; 0x28
 80059e2:	443b      	add	r3, r7
 80059e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80059e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	4a0e      	ldr	r2, [pc, #56]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xb4>)
 80059ee:	fb03 f202 	mul.w	r2, r3, r2
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f8:	627b      	str	r3, [r7, #36]	; 0x24
 80059fa:	e004      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	4a0b      	ldr	r2, [pc, #44]	; (8005a2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a00:	fb02 f303 	mul.w	r3, r2, r3
 8005a04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	623b      	str	r3, [r7, #32]
      break;
 8005a0a:	e002      	b.n	8005a12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005a0c:	4b06      	ldr	r3, [pc, #24]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005a0e:	623b      	str	r3, [r7, #32]
      break;
 8005a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a12:	6a3b      	ldr	r3, [r7, #32]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3728      	adds	r7, #40	; 0x28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc90      	pop	{r4, r7}
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	0800a740 	.word	0x0800a740
 8005a24:	40021000 	.word	0x40021000
 8005a28:	007a1200 	.word	0x007a1200
 8005a2c:	003d0900 	.word	0x003d0900

08005a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a34:	4b02      	ldr	r3, [pc, #8]	; (8005a40 <HAL_RCC_GetHCLKFreq+0x10>)
 8005a36:	681b      	ldr	r3, [r3, #0]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr
 8005a40:	20000048 	.word	0x20000048

08005a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a48:	f7ff fff2 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	0a1b      	lsrs	r3, r3, #8
 8005a54:	f003 0307 	and.w	r3, r3, #7
 8005a58:	4903      	ldr	r1, [pc, #12]	; (8005a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a5a:	5ccb      	ldrb	r3, [r1, r3]
 8005a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	40021000 	.word	0x40021000
 8005a68:	0800a764 	.word	0x0800a764

08005a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005a70:	f7ff ffde 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a74:	4602      	mov	r2, r0
 8005a76:	4b05      	ldr	r3, [pc, #20]	; (8005a8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	0adb      	lsrs	r3, r3, #11
 8005a7c:	f003 0307 	and.w	r3, r3, #7
 8005a80:	4903      	ldr	r1, [pc, #12]	; (8005a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a82:	5ccb      	ldrb	r3, [r1, r3]
 8005a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	0800a764 	.word	0x0800a764

08005a94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a9c:	4b0a      	ldr	r3, [pc, #40]	; (8005ac8 <RCC_Delay+0x34>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a0a      	ldr	r2, [pc, #40]	; (8005acc <RCC_Delay+0x38>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	0a5b      	lsrs	r3, r3, #9
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	fb02 f303 	mul.w	r3, r2, r3
 8005aae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ab0:	bf00      	nop
  }
  while (Delay --);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	1e5a      	subs	r2, r3, #1
 8005ab6:	60fa      	str	r2, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1f9      	bne.n	8005ab0 <RCC_Delay+0x1c>
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bc80      	pop	{r7}
 8005ac6:	4770      	bx	lr
 8005ac8:	20000048 	.word	0x20000048
 8005acc:	10624dd3 	.word	0x10624dd3

08005ad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	613b      	str	r3, [r7, #16]
 8005adc:	2300      	movs	r3, #0
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d07d      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005aec:	2300      	movs	r3, #0
 8005aee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005af0:	4b4f      	ldr	r3, [pc, #316]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d10d      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005afc:	4b4c      	ldr	r3, [pc, #304]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	4a4b      	ldr	r2, [pc, #300]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b06:	61d3      	str	r3, [r2, #28]
 8005b08:	4b49      	ldr	r3, [pc, #292]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b10:	60bb      	str	r3, [r7, #8]
 8005b12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b14:	2301      	movs	r3, #1
 8005b16:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b18:	4b46      	ldr	r3, [pc, #280]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d118      	bne.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b24:	4b43      	ldr	r3, [pc, #268]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a42      	ldr	r2, [pc, #264]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b30:	f7fd faf2 	bl	8003118 <HAL_GetTick>
 8005b34:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b36:	e008      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b38:	f7fd faee 	bl	8003118 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	2b64      	cmp	r3, #100	; 0x64
 8005b44:	d901      	bls.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e06d      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b4a:	4b3a      	ldr	r3, [pc, #232]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d0f0      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b56:	4b36      	ldr	r3, [pc, #216]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d02e      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d027      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b74:	4b2e      	ldr	r3, [pc, #184]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b7e:	4b2e      	ldr	r3, [pc, #184]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005b80:	2201      	movs	r2, #1
 8005b82:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b84:	4b2c      	ldr	r3, [pc, #176]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005b8a:	4a29      	ldr	r2, [pc, #164]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d014      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b9a:	f7fd fabd 	bl	8003118 <HAL_GetTick>
 8005b9e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba0:	e00a      	b.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ba2:	f7fd fab9 	bl	8003118 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e036      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bb8:	4b1d      	ldr	r3, [pc, #116]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bba:	6a1b      	ldr	r3, [r3, #32]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d0ee      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bc4:	4b1a      	ldr	r3, [pc, #104]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	4917      	ldr	r1, [pc, #92]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005bd6:	7dfb      	ldrb	r3, [r7, #23]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d105      	bne.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bdc:	4b14      	ldr	r3, [pc, #80]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	4a13      	ldr	r2, [pc, #76]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005be6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d008      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bf4:	4b0e      	ldr	r3, [pc, #56]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	490b      	ldr	r1, [pc, #44]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0310 	and.w	r3, r3, #16
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d008      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c12:	4b07      	ldr	r3, [pc, #28]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	4904      	ldr	r1, [pc, #16]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	40021000 	.word	0x40021000
 8005c34:	40007000 	.word	0x40007000
 8005c38:	42420440 	.word	0x42420440

08005c3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e041      	b.n	8005cd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fc fdd0 	bl	8002808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	3304      	adds	r3, #4
 8005c78:	4619      	mov	r1, r3
 8005c7a:	4610      	mov	r0, r2
 8005c7c:	f000 fff8 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3708      	adds	r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
	...

08005cdc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d001      	beq.n	8005cf4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e032      	b.n	8005d5a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a18      	ldr	r2, [pc, #96]	; (8005d64 <HAL_TIM_Base_Start+0x88>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00e      	beq.n	8005d24 <HAL_TIM_Base_Start+0x48>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0e:	d009      	beq.n	8005d24 <HAL_TIM_Base_Start+0x48>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a14      	ldr	r2, [pc, #80]	; (8005d68 <HAL_TIM_Base_Start+0x8c>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d004      	beq.n	8005d24 <HAL_TIM_Base_Start+0x48>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a13      	ldr	r2, [pc, #76]	; (8005d6c <HAL_TIM_Base_Start+0x90>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d111      	bne.n	8005d48 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2b06      	cmp	r3, #6
 8005d34:	d010      	beq.n	8005d58 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0201 	orr.w	r2, r2, #1
 8005d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d46:	e007      	b.n	8005d58 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f042 0201 	orr.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr
 8005d64:	40012c00 	.word	0x40012c00
 8005d68:	40000400 	.word	0x40000400
 8005d6c:	40000800 	.word	0x40000800

08005d70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d001      	beq.n	8005d88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e03a      	b.n	8005dfe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f042 0201 	orr.w	r2, r2, #1
 8005d9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a18      	ldr	r2, [pc, #96]	; (8005e08 <HAL_TIM_Base_Start_IT+0x98>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00e      	beq.n	8005dc8 <HAL_TIM_Base_Start_IT+0x58>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db2:	d009      	beq.n	8005dc8 <HAL_TIM_Base_Start_IT+0x58>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a14      	ldr	r2, [pc, #80]	; (8005e0c <HAL_TIM_Base_Start_IT+0x9c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d004      	beq.n	8005dc8 <HAL_TIM_Base_Start_IT+0x58>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a13      	ldr	r2, [pc, #76]	; (8005e10 <HAL_TIM_Base_Start_IT+0xa0>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d111      	bne.n	8005dec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 0307 	and.w	r3, r3, #7
 8005dd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2b06      	cmp	r3, #6
 8005dd8:	d010      	beq.n	8005dfc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0201 	orr.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dea:	e007      	b.n	8005dfc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr
 8005e08:	40012c00 	.word	0x40012c00
 8005e0c:	40000400 	.word	0x40000400
 8005e10:	40000800 	.word	0x40000800

08005e14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e041      	b.n	8005eaa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d106      	bne.n	8005e40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f839 	bl	8005eb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	4619      	mov	r1, r3
 8005e52:	4610      	mov	r0, r2
 8005e54:	f000 ff0c 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	b083      	sub	sp, #12
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d109      	bne.n	8005ee8 <HAL_TIM_PWM_Start+0x24>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	bf14      	ite	ne
 8005ee0:	2301      	movne	r3, #1
 8005ee2:	2300      	moveq	r3, #0
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	e022      	b.n	8005f2e <HAL_TIM_PWM_Start+0x6a>
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	d109      	bne.n	8005f02 <HAL_TIM_PWM_Start+0x3e>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	bf14      	ite	ne
 8005efa:	2301      	movne	r3, #1
 8005efc:	2300      	moveq	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	e015      	b.n	8005f2e <HAL_TIM_PWM_Start+0x6a>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b08      	cmp	r3, #8
 8005f06:	d109      	bne.n	8005f1c <HAL_TIM_PWM_Start+0x58>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	bf14      	ite	ne
 8005f14:	2301      	movne	r3, #1
 8005f16:	2300      	moveq	r3, #0
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	e008      	b.n	8005f2e <HAL_TIM_PWM_Start+0x6a>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	bf14      	ite	ne
 8005f28:	2301      	movne	r3, #1
 8005f2a:	2300      	moveq	r3, #0
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e05e      	b.n	8005ff4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d104      	bne.n	8005f46 <HAL_TIM_PWM_Start+0x82>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f44:	e013      	b.n	8005f6e <HAL_TIM_PWM_Start+0xaa>
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d104      	bne.n	8005f56 <HAL_TIM_PWM_Start+0x92>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f54:	e00b      	b.n	8005f6e <HAL_TIM_PWM_Start+0xaa>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d104      	bne.n	8005f66 <HAL_TIM_PWM_Start+0xa2>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f64:	e003      	b.n	8005f6e <HAL_TIM_PWM_Start+0xaa>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2201      	movs	r2, #1
 8005f74:	6839      	ldr	r1, [r7, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f001 fa07 	bl	800738a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1e      	ldr	r2, [pc, #120]	; (8005ffc <HAL_TIM_PWM_Start+0x138>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d107      	bne.n	8005f96 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a18      	ldr	r2, [pc, #96]	; (8005ffc <HAL_TIM_PWM_Start+0x138>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00e      	beq.n	8005fbe <HAL_TIM_PWM_Start+0xfa>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa8:	d009      	beq.n	8005fbe <HAL_TIM_PWM_Start+0xfa>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a14      	ldr	r2, [pc, #80]	; (8006000 <HAL_TIM_PWM_Start+0x13c>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d004      	beq.n	8005fbe <HAL_TIM_PWM_Start+0xfa>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a12      	ldr	r2, [pc, #72]	; (8006004 <HAL_TIM_PWM_Start+0x140>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d111      	bne.n	8005fe2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b06      	cmp	r3, #6
 8005fce:	d010      	beq.n	8005ff2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0201 	orr.w	r2, r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe0:	e007      	b.n	8005ff2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0201 	orr.w	r2, r2, #1
 8005ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40000400 	.word	0x40000400
 8006004:	40000800 	.word	0x40000800

08006008 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e041      	b.n	800609e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d106      	bne.n	8006034 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 f839 	bl	80060a6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f000 fe12 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b083      	sub	sp, #12
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80060ae:	bf00      	nop
 80060b0:	370c      	adds	r7, #12
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d104      	bne.n	80060d2 <HAL_TIM_IC_Start_IT+0x1a>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	e013      	b.n	80060fa <HAL_TIM_IC_Start_IT+0x42>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b04      	cmp	r3, #4
 80060d6:	d104      	bne.n	80060e2 <HAL_TIM_IC_Start_IT+0x2a>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	e00b      	b.n	80060fa <HAL_TIM_IC_Start_IT+0x42>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d104      	bne.n	80060f2 <HAL_TIM_IC_Start_IT+0x3a>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	e003      	b.n	80060fa <HAL_TIM_IC_Start_IT+0x42>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d104      	bne.n	800610c <HAL_TIM_IC_Start_IT+0x54>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006108:	b2db      	uxtb	r3, r3
 800610a:	e013      	b.n	8006134 <HAL_TIM_IC_Start_IT+0x7c>
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	2b04      	cmp	r3, #4
 8006110:	d104      	bne.n	800611c <HAL_TIM_IC_Start_IT+0x64>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006118:	b2db      	uxtb	r3, r3
 800611a:	e00b      	b.n	8006134 <HAL_TIM_IC_Start_IT+0x7c>
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	2b08      	cmp	r3, #8
 8006120:	d104      	bne.n	800612c <HAL_TIM_IC_Start_IT+0x74>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006128:	b2db      	uxtb	r3, r3
 800612a:	e003      	b.n	8006134 <HAL_TIM_IC_Start_IT+0x7c>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006132:	b2db      	uxtb	r3, r3
 8006134:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006136:	7bfb      	ldrb	r3, [r7, #15]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d102      	bne.n	8006142 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800613c:	7bbb      	ldrb	r3, [r7, #14]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d001      	beq.n	8006146 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e0b3      	b.n	80062ae <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d104      	bne.n	8006156 <HAL_TIM_IC_Start_IT+0x9e>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006154:	e013      	b.n	800617e <HAL_TIM_IC_Start_IT+0xc6>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b04      	cmp	r3, #4
 800615a:	d104      	bne.n	8006166 <HAL_TIM_IC_Start_IT+0xae>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006164:	e00b      	b.n	800617e <HAL_TIM_IC_Start_IT+0xc6>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b08      	cmp	r3, #8
 800616a:	d104      	bne.n	8006176 <HAL_TIM_IC_Start_IT+0xbe>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006174:	e003      	b.n	800617e <HAL_TIM_IC_Start_IT+0xc6>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2202      	movs	r2, #2
 800617a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d104      	bne.n	800618e <HAL_TIM_IC_Start_IT+0xd6>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2202      	movs	r2, #2
 8006188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800618c:	e013      	b.n	80061b6 <HAL_TIM_IC_Start_IT+0xfe>
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	2b04      	cmp	r3, #4
 8006192:	d104      	bne.n	800619e <HAL_TIM_IC_Start_IT+0xe6>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800619c:	e00b      	b.n	80061b6 <HAL_TIM_IC_Start_IT+0xfe>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d104      	bne.n	80061ae <HAL_TIM_IC_Start_IT+0xf6>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061ac:	e003      	b.n	80061b6 <HAL_TIM_IC_Start_IT+0xfe>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b0c      	cmp	r3, #12
 80061ba:	d841      	bhi.n	8006240 <HAL_TIM_IC_Start_IT+0x188>
 80061bc:	a201      	add	r2, pc, #4	; (adr r2, 80061c4 <HAL_TIM_IC_Start_IT+0x10c>)
 80061be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c2:	bf00      	nop
 80061c4:	080061f9 	.word	0x080061f9
 80061c8:	08006241 	.word	0x08006241
 80061cc:	08006241 	.word	0x08006241
 80061d0:	08006241 	.word	0x08006241
 80061d4:	0800620b 	.word	0x0800620b
 80061d8:	08006241 	.word	0x08006241
 80061dc:	08006241 	.word	0x08006241
 80061e0:	08006241 	.word	0x08006241
 80061e4:	0800621d 	.word	0x0800621d
 80061e8:	08006241 	.word	0x08006241
 80061ec:	08006241 	.word	0x08006241
 80061f0:	08006241 	.word	0x08006241
 80061f4:	0800622f 	.word	0x0800622f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0202 	orr.w	r2, r2, #2
 8006206:	60da      	str	r2, [r3, #12]
      break;
 8006208:	e01b      	b.n	8006242 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f042 0204 	orr.w	r2, r2, #4
 8006218:	60da      	str	r2, [r3, #12]
      break;
 800621a:	e012      	b.n	8006242 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0208 	orr.w	r2, r2, #8
 800622a:	60da      	str	r2, [r3, #12]
      break;
 800622c:	e009      	b.n	8006242 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0210 	orr.w	r2, r2, #16
 800623c:	60da      	str	r2, [r3, #12]
      break;
 800623e:	e000      	b.n	8006242 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8006240:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2201      	movs	r2, #1
 8006248:	6839      	ldr	r1, [r7, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f001 f89d 	bl	800738a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a18      	ldr	r2, [pc, #96]	; (80062b8 <HAL_TIM_IC_Start_IT+0x200>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00e      	beq.n	8006278 <HAL_TIM_IC_Start_IT+0x1c0>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006262:	d009      	beq.n	8006278 <HAL_TIM_IC_Start_IT+0x1c0>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a14      	ldr	r2, [pc, #80]	; (80062bc <HAL_TIM_IC_Start_IT+0x204>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d004      	beq.n	8006278 <HAL_TIM_IC_Start_IT+0x1c0>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a13      	ldr	r2, [pc, #76]	; (80062c0 <HAL_TIM_IC_Start_IT+0x208>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d111      	bne.n	800629c <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f003 0307 	and.w	r3, r3, #7
 8006282:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2b06      	cmp	r3, #6
 8006288:	d010      	beq.n	80062ac <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f042 0201 	orr.w	r2, r2, #1
 8006298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629a:	e007      	b.n	80062ac <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0201 	orr.w	r2, r2, #1
 80062aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	40012c00 	.word	0x40012c00
 80062bc:	40000400 	.word	0x40000400
 80062c0:	40000800 	.word	0x40000800

080062c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e093      	b.n	8006400 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7fc fa2b 	bl	8002748 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006308:	f023 0307 	bic.w	r3, r3, #7
 800630c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f000 fca9 	bl	8006c70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	699b      	ldr	r3, [r3, #24]
 800632c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006346:	f023 0303 	bic.w	r3, r3, #3
 800634a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	689a      	ldr	r2, [r3, #8]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	021b      	lsls	r3, r3, #8
 8006356:	4313      	orrs	r3, r2
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	4313      	orrs	r3, r2
 800635c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006364:	f023 030c 	bic.w	r3, r3, #12
 8006368:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006374:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	021b      	lsls	r3, r3, #8
 8006380:	4313      	orrs	r3, r2
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	011a      	lsls	r2, r3, #4
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	031b      	lsls	r3, r3, #12
 8006394:	4313      	orrs	r3, r2
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80063a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	011b      	lsls	r3, r3, #4
 80063ae:	4313      	orrs	r3, r2
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	693a      	ldr	r2, [r7, #16]
 80063c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3718      	adds	r7, #24
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006418:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006420:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006428:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006430:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d110      	bne.n	800645a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006438:	7bfb      	ldrb	r3, [r7, #15]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d102      	bne.n	8006444 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800643e:	7b7b      	ldrb	r3, [r7, #13]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d001      	beq.n	8006448 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e089      	b.n	800655c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006458:	e031      	b.n	80064be <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b04      	cmp	r3, #4
 800645e:	d110      	bne.n	8006482 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006460:	7bbb      	ldrb	r3, [r7, #14]
 8006462:	2b01      	cmp	r3, #1
 8006464:	d102      	bne.n	800646c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006466:	7b3b      	ldrb	r3, [r7, #12]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d001      	beq.n	8006470 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e075      	b.n	800655c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006480:	e01d      	b.n	80064be <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006482:	7bfb      	ldrb	r3, [r7, #15]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d108      	bne.n	800649a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006488:	7bbb      	ldrb	r3, [r7, #14]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d105      	bne.n	800649a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800648e:	7b7b      	ldrb	r3, [r7, #13]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d102      	bne.n	800649a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006494:	7b3b      	ldrb	r3, [r7, #12]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d001      	beq.n	800649e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e05e      	b.n	800655c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2202      	movs	r2, #2
 80064a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2202      	movs	r2, #2
 80064aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2202      	movs	r2, #2
 80064ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d003      	beq.n	80064cc <HAL_TIM_Encoder_Start_IT+0xc4>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d010      	beq.n	80064ec <HAL_TIM_Encoder_Start_IT+0xe4>
 80064ca:	e01f      	b.n	800650c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2201      	movs	r2, #1
 80064d2:	2100      	movs	r1, #0
 80064d4:	4618      	mov	r0, r3
 80064d6:	f000 ff58 	bl	800738a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68da      	ldr	r2, [r3, #12]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0202 	orr.w	r2, r2, #2
 80064e8:	60da      	str	r2, [r3, #12]
      break;
 80064ea:	e02e      	b.n	800654a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2201      	movs	r2, #1
 80064f2:	2104      	movs	r1, #4
 80064f4:	4618      	mov	r0, r3
 80064f6:	f000 ff48 	bl	800738a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68da      	ldr	r2, [r3, #12]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f042 0204 	orr.w	r2, r2, #4
 8006508:	60da      	str	r2, [r3, #12]
      break;
 800650a:	e01e      	b.n	800654a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2201      	movs	r2, #1
 8006512:	2100      	movs	r1, #0
 8006514:	4618      	mov	r0, r3
 8006516:	f000 ff38 	bl	800738a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2201      	movs	r2, #1
 8006520:	2104      	movs	r1, #4
 8006522:	4618      	mov	r0, r3
 8006524:	f000 ff31 	bl	800738a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68da      	ldr	r2, [r3, #12]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0202 	orr.w	r2, r2, #2
 8006536:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0204 	orr.w	r2, r2, #4
 8006546:	60da      	str	r2, [r3, #12]
      break;
 8006548:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0201 	orr.w	r2, r2, #1
 8006558:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b02      	cmp	r3, #2
 8006578:	d122      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b02      	cmp	r3, #2
 8006586:	d11b      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f06f 0202 	mvn.w	r2, #2
 8006590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f7fb ff52 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 80065ac:	e005      	b.n	80065ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fb43 	bl	8006c3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fb49 	bl	8006c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d122      	bne.n	8006614 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d11b      	bne.n	8006614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0204 	mvn.w	r2, #4
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7fb ff28 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fb19 	bl	8006c3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fb1f 	bl	8006c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b08      	cmp	r3, #8
 8006620:	d122      	bne.n	8006668 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0308 	and.w	r3, r3, #8
 800662c:	2b08      	cmp	r3, #8
 800662e:	d11b      	bne.n	8006668 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0208 	mvn.w	r2, #8
 8006638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2204      	movs	r2, #4
 800663e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7fb fefe 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 8006654:	e005      	b.n	8006662 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 faef 	bl	8006c3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 faf5 	bl	8006c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0310 	and.w	r3, r3, #16
 8006672:	2b10      	cmp	r3, #16
 8006674:	d122      	bne.n	80066bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b10      	cmp	r3, #16
 8006682:	d11b      	bne.n	80066bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0210 	mvn.w	r2, #16
 800668c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2208      	movs	r2, #8
 8006692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7fb fed4 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 80066a8:	e005      	b.n	80066b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fac5 	bl	8006c3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 facb 	bl	8006c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d10e      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f003 0301 	and.w	r3, r3, #1
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d107      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f06f 0201 	mvn.w	r2, #1
 80066e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 faa0 	bl	8006c28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f2:	2b80      	cmp	r3, #128	; 0x80
 80066f4:	d10e      	bne.n	8006714 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006700:	2b80      	cmp	r3, #128	; 0x80
 8006702:	d107      	bne.n	8006714 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800670c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fec7 	bl	80074a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671e:	2b40      	cmp	r3, #64	; 0x40
 8006720:	d10e      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800672c:	2b40      	cmp	r3, #64	; 0x40
 800672e:	d107      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fa8f 	bl	8006c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f003 0320 	and.w	r3, r3, #32
 800674a:	2b20      	cmp	r3, #32
 800674c:	d10e      	bne.n	800676c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f003 0320 	and.w	r3, r3, #32
 8006758:	2b20      	cmp	r3, #32
 800675a:	d107      	bne.n	800676c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f06f 0220 	mvn.w	r2, #32
 8006764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 fe92 	bl	8007490 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800676c:	bf00      	nop
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006786:	2b01      	cmp	r3, #1
 8006788:	d101      	bne.n	800678e <HAL_TIM_IC_ConfigChannel+0x1a>
 800678a:	2302      	movs	r3, #2
 800678c:	e082      	b.n	8006894 <HAL_TIM_IC_ConfigChannel+0x120>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d11b      	bne.n	80067d4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	6819      	ldr	r1, [r3, #0]
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f000 fc4a 	bl	8007044 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699a      	ldr	r2, [r3, #24]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 020c 	bic.w	r2, r2, #12
 80067be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6999      	ldr	r1, [r3, #24]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	689a      	ldr	r2, [r3, #8]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	619a      	str	r2, [r3, #24]
 80067d2:	e05a      	b.n	800688a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d11c      	bne.n	8006814 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6818      	ldr	r0, [r3, #0]
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	6819      	ldr	r1, [r3, #0]
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	685a      	ldr	r2, [r3, #4]
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f000 fcb3 	bl	8007154 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	699a      	ldr	r2, [r3, #24]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80067fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	6999      	ldr	r1, [r3, #24]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	021a      	lsls	r2, r3, #8
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	619a      	str	r2, [r3, #24]
 8006812:	e03a      	b.n	800688a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b08      	cmp	r3, #8
 8006818:	d11b      	bne.n	8006852 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	6819      	ldr	r1, [r3, #0]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	685a      	ldr	r2, [r3, #4]
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	f000 fcfe 	bl	800722a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69da      	ldr	r2, [r3, #28]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 020c 	bic.w	r2, r2, #12
 800683c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	69d9      	ldr	r1, [r3, #28]
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	689a      	ldr	r2, [r3, #8]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	61da      	str	r2, [r3, #28]
 8006850:	e01b      	b.n	800688a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	6819      	ldr	r1, [r3, #0]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	f000 fd1d 	bl	80072a0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69da      	ldr	r2, [r3, #28]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006874:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69d9      	ldr	r1, [r3, #28]
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	021a      	lsls	r2, r3, #8
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	430a      	orrs	r2, r1
 8006888:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	3710      	adds	r7, #16
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d101      	bne.n	80068b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80068b2:	2302      	movs	r3, #2
 80068b4:	e0ac      	b.n	8006a10 <HAL_TIM_PWM_ConfigChannel+0x174>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b0c      	cmp	r3, #12
 80068c2:	f200 809f 	bhi.w	8006a04 <HAL_TIM_PWM_ConfigChannel+0x168>
 80068c6:	a201      	add	r2, pc, #4	; (adr r2, 80068cc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80068c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068cc:	08006901 	.word	0x08006901
 80068d0:	08006a05 	.word	0x08006a05
 80068d4:	08006a05 	.word	0x08006a05
 80068d8:	08006a05 	.word	0x08006a05
 80068dc:	08006941 	.word	0x08006941
 80068e0:	08006a05 	.word	0x08006a05
 80068e4:	08006a05 	.word	0x08006a05
 80068e8:	08006a05 	.word	0x08006a05
 80068ec:	08006983 	.word	0x08006983
 80068f0:	08006a05 	.word	0x08006a05
 80068f4:	08006a05 	.word	0x08006a05
 80068f8:	08006a05 	.word	0x08006a05
 80068fc:	080069c3 	.word	0x080069c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68b9      	ldr	r1, [r7, #8]
 8006906:	4618      	mov	r0, r3
 8006908:	f000 fa14 	bl	8006d34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	699a      	ldr	r2, [r3, #24]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0208 	orr.w	r2, r2, #8
 800691a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0204 	bic.w	r2, r2, #4
 800692a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	6999      	ldr	r1, [r3, #24]
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	691a      	ldr	r2, [r3, #16]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	619a      	str	r2, [r3, #24]
      break;
 800693e:	e062      	b.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68b9      	ldr	r1, [r7, #8]
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fa5a 	bl	8006e00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	699a      	ldr	r2, [r3, #24]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800695a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699a      	ldr	r2, [r3, #24]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800696a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6999      	ldr	r1, [r3, #24]
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	021a      	lsls	r2, r3, #8
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	619a      	str	r2, [r3, #24]
      break;
 8006980:	e041      	b.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68b9      	ldr	r1, [r7, #8]
 8006988:	4618      	mov	r0, r3
 800698a:	f000 faa3 	bl	8006ed4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69da      	ldr	r2, [r3, #28]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0208 	orr.w	r2, r2, #8
 800699c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	69da      	ldr	r2, [r3, #28]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 0204 	bic.w	r2, r2, #4
 80069ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	69d9      	ldr	r1, [r3, #28]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	430a      	orrs	r2, r1
 80069be:	61da      	str	r2, [r3, #28]
      break;
 80069c0:	e021      	b.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68b9      	ldr	r1, [r7, #8]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 faed 	bl	8006fa8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	69da      	ldr	r2, [r3, #28]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69d9      	ldr	r1, [r3, #28]
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	021a      	lsls	r2, r3, #8
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	61da      	str	r2, [r3, #28]
      break;
 8006a02:	e000      	b.n	8006a06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006a04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d101      	bne.n	8006a30 <HAL_TIM_ConfigClockSource+0x18>
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	e0b3      	b.n	8006b98 <HAL_TIM_ConfigClockSource+0x180>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a68:	d03e      	beq.n	8006ae8 <HAL_TIM_ConfigClockSource+0xd0>
 8006a6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a6e:	f200 8087 	bhi.w	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a76:	f000 8085 	beq.w	8006b84 <HAL_TIM_ConfigClockSource+0x16c>
 8006a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a7e:	d87f      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006a80:	2b70      	cmp	r3, #112	; 0x70
 8006a82:	d01a      	beq.n	8006aba <HAL_TIM_ConfigClockSource+0xa2>
 8006a84:	2b70      	cmp	r3, #112	; 0x70
 8006a86:	d87b      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006a88:	2b60      	cmp	r3, #96	; 0x60
 8006a8a:	d050      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x116>
 8006a8c:	2b60      	cmp	r3, #96	; 0x60
 8006a8e:	d877      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006a90:	2b50      	cmp	r3, #80	; 0x50
 8006a92:	d03c      	beq.n	8006b0e <HAL_TIM_ConfigClockSource+0xf6>
 8006a94:	2b50      	cmp	r3, #80	; 0x50
 8006a96:	d873      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006a98:	2b40      	cmp	r3, #64	; 0x40
 8006a9a:	d058      	beq.n	8006b4e <HAL_TIM_ConfigClockSource+0x136>
 8006a9c:	2b40      	cmp	r3, #64	; 0x40
 8006a9e:	d86f      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006aa0:	2b30      	cmp	r3, #48	; 0x30
 8006aa2:	d064      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0x156>
 8006aa4:	2b30      	cmp	r3, #48	; 0x30
 8006aa6:	d86b      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006aa8:	2b20      	cmp	r3, #32
 8006aaa:	d060      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0x156>
 8006aac:	2b20      	cmp	r3, #32
 8006aae:	d867      	bhi.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d05c      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0x156>
 8006ab4:	2b10      	cmp	r3, #16
 8006ab6:	d05a      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006ab8:	e062      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6899      	ldr	r1, [r3, #8]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f000 fc3f 	bl	800734c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006adc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	609a      	str	r2, [r3, #8]
      break;
 8006ae6:	e04e      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6818      	ldr	r0, [r3, #0]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	6899      	ldr	r1, [r3, #8]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f000 fc28 	bl	800734c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689a      	ldr	r2, [r3, #8]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b0a:	609a      	str	r2, [r3, #8]
      break;
 8006b0c:	e03b      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	6859      	ldr	r1, [r3, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	f000 faec 	bl	80070f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2150      	movs	r1, #80	; 0x50
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 fbf6 	bl	8007318 <TIM_ITRx_SetConfig>
      break;
 8006b2c:	e02b      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6818      	ldr	r0, [r3, #0]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	6859      	ldr	r1, [r3, #4]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f000 fb46 	bl	80071cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2160      	movs	r1, #96	; 0x60
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 fbe6 	bl	8007318 <TIM_ITRx_SetConfig>
      break;
 8006b4c:	e01b      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	6859      	ldr	r1, [r3, #4]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f000 facc 	bl	80070f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2140      	movs	r1, #64	; 0x40
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 fbd6 	bl	8007318 <TIM_ITRx_SetConfig>
      break;
 8006b6c:	e00b      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4619      	mov	r1, r3
 8006b78:	4610      	mov	r0, r2
 8006b7a:	f000 fbcd 	bl	8007318 <TIM_ITRx_SetConfig>
        break;
 8006b7e:	e002      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006b80:	bf00      	nop
 8006b82:	e000      	b.n	8006b86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006b84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3710      	adds	r7, #16
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b0c      	cmp	r3, #12
 8006bb2:	d831      	bhi.n	8006c18 <HAL_TIM_ReadCapturedValue+0x78>
 8006bb4:	a201      	add	r2, pc, #4	; (adr r2, 8006bbc <HAL_TIM_ReadCapturedValue+0x1c>)
 8006bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bba:	bf00      	nop
 8006bbc:	08006bf1 	.word	0x08006bf1
 8006bc0:	08006c19 	.word	0x08006c19
 8006bc4:	08006c19 	.word	0x08006c19
 8006bc8:	08006c19 	.word	0x08006c19
 8006bcc:	08006bfb 	.word	0x08006bfb
 8006bd0:	08006c19 	.word	0x08006c19
 8006bd4:	08006c19 	.word	0x08006c19
 8006bd8:	08006c19 	.word	0x08006c19
 8006bdc:	08006c05 	.word	0x08006c05
 8006be0:	08006c19 	.word	0x08006c19
 8006be4:	08006c19 	.word	0x08006c19
 8006be8:	08006c19 	.word	0x08006c19
 8006bec:	08006c0f 	.word	0x08006c0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bf6:	60fb      	str	r3, [r7, #12]

      break;
 8006bf8:	e00f      	b.n	8006c1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c00:	60fb      	str	r3, [r7, #12]

      break;
 8006c02:	e00a      	b.n	8006c1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c0a:	60fb      	str	r3, [r7, #12]

      break;
 8006c0c:	e005      	b.n	8006c1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c14:	60fb      	str	r3, [r7, #12]

      break;
 8006c16:	e000      	b.n	8006c1a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006c18:	bf00      	nop
  }

  return tmpreg;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bc80      	pop	{r7}
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop

08006c28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr

08006c3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c42:	bf00      	nop
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bc80      	pop	{r7}
 8006c4a:	4770      	bx	lr

08006c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc80      	pop	{r7}
 8006c5c:	4770      	bx	lr

08006c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr

08006c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a29      	ldr	r2, [pc, #164]	; (8006d28 <TIM_Base_SetConfig+0xb8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00b      	beq.n	8006ca0 <TIM_Base_SetConfig+0x30>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c8e:	d007      	beq.n	8006ca0 <TIM_Base_SetConfig+0x30>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a26      	ldr	r2, [pc, #152]	; (8006d2c <TIM_Base_SetConfig+0xbc>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_Base_SetConfig+0x30>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a25      	ldr	r2, [pc, #148]	; (8006d30 <TIM_Base_SetConfig+0xc0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d108      	bne.n	8006cb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a1c      	ldr	r2, [pc, #112]	; (8006d28 <TIM_Base_SetConfig+0xb8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d00b      	beq.n	8006cd2 <TIM_Base_SetConfig+0x62>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc0:	d007      	beq.n	8006cd2 <TIM_Base_SetConfig+0x62>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a19      	ldr	r2, [pc, #100]	; (8006d2c <TIM_Base_SetConfig+0xbc>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d003      	beq.n	8006cd2 <TIM_Base_SetConfig+0x62>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a18      	ldr	r2, [pc, #96]	; (8006d30 <TIM_Base_SetConfig+0xc0>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d108      	bne.n	8006ce4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	689a      	ldr	r2, [r3, #8]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a07      	ldr	r2, [pc, #28]	; (8006d28 <TIM_Base_SetConfig+0xb8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d103      	bne.n	8006d18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	691a      	ldr	r2, [r3, #16]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	615a      	str	r2, [r3, #20]
}
 8006d1e:	bf00      	nop
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bc80      	pop	{r7}
 8006d26:	4770      	bx	lr
 8006d28:	40012c00 	.word	0x40012c00
 8006d2c:	40000400 	.word	0x40000400
 8006d30:	40000800 	.word	0x40000800

08006d34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	f023 0201 	bic.w	r2, r3, #1
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0303 	bic.w	r3, r3, #3
 8006d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	f023 0302 	bic.w	r3, r3, #2
 8006d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a1c      	ldr	r2, [pc, #112]	; (8006dfc <TIM_OC1_SetConfig+0xc8>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d10c      	bne.n	8006daa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f023 0308 	bic.w	r3, r3, #8
 8006d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f023 0304 	bic.w	r3, r3, #4
 8006da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a13      	ldr	r2, [pc, #76]	; (8006dfc <TIM_OC1_SetConfig+0xc8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d111      	bne.n	8006dd6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	621a      	str	r2, [r3, #32]
}
 8006df0:	bf00      	nop
 8006df2:	371c      	adds	r7, #28
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bc80      	pop	{r7}
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	40012c00 	.word	0x40012c00

08006e00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b087      	sub	sp, #28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	f023 0210 	bic.w	r2, r3, #16
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	021b      	lsls	r3, r3, #8
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f023 0320 	bic.w	r3, r3, #32
 8006e4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	011b      	lsls	r3, r3, #4
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a1d      	ldr	r2, [pc, #116]	; (8006ed0 <TIM_OC2_SetConfig+0xd0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d10d      	bne.n	8006e7c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	011b      	lsls	r3, r3, #4
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a14      	ldr	r2, [pc, #80]	; (8006ed0 <TIM_OC2_SetConfig+0xd0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d113      	bne.n	8006eac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	693a      	ldr	r2, [r7, #16]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	621a      	str	r2, [r3, #32]
}
 8006ec6:	bf00      	nop
 8006ec8:	371c      	adds	r7, #28
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bc80      	pop	{r7}
 8006ece:	4770      	bx	lr
 8006ed0:	40012c00 	.word	0x40012c00

08006ed4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f023 0303 	bic.w	r3, r3, #3
 8006f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	021b      	lsls	r3, r3, #8
 8006f24:	697a      	ldr	r2, [r7, #20]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a1d      	ldr	r2, [pc, #116]	; (8006fa4 <TIM_OC3_SetConfig+0xd0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d10d      	bne.n	8006f4e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	021b      	lsls	r3, r3, #8
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a14      	ldr	r2, [pc, #80]	; (8006fa4 <TIM_OC3_SetConfig+0xd0>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d113      	bne.n	8006f7e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	011b      	lsls	r3, r3, #4
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	621a      	str	r2, [r3, #32]
}
 8006f98:	bf00      	nop
 8006f9a:	371c      	adds	r7, #28
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bc80      	pop	{r7}
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	40012c00 	.word	0x40012c00

08006fa8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b087      	sub	sp, #28
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	69db      	ldr	r3, [r3, #28]
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	021b      	lsls	r3, r3, #8
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ff2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	031b      	lsls	r3, r3, #12
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a0f      	ldr	r2, [pc, #60]	; (8007040 <TIM_OC4_SetConfig+0x98>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d109      	bne.n	800701c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800700e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	695b      	ldr	r3, [r3, #20]
 8007014:	019b      	lsls	r3, r3, #6
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	4313      	orrs	r3, r2
 800701a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685a      	ldr	r2, [r3, #4]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	621a      	str	r2, [r3, #32]
}
 8007036:	bf00      	nop
 8007038:	371c      	adds	r7, #28
 800703a:	46bd      	mov	sp, r7
 800703c:	bc80      	pop	{r7}
 800703e:	4770      	bx	lr
 8007040:	40012c00 	.word	0x40012c00

08007044 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007044:	b480      	push	{r7}
 8007046:	b087      	sub	sp, #28
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
 8007050:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	f023 0201 	bic.w	r2, r3, #1
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	4a1f      	ldr	r2, [pc, #124]	; (80070ec <TIM_TI1_SetConfig+0xa8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d00b      	beq.n	800708a <TIM_TI1_SetConfig+0x46>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007078:	d007      	beq.n	800708a <TIM_TI1_SetConfig+0x46>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	4a1c      	ldr	r2, [pc, #112]	; (80070f0 <TIM_TI1_SetConfig+0xac>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d003      	beq.n	800708a <TIM_TI1_SetConfig+0x46>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4a1b      	ldr	r2, [pc, #108]	; (80070f4 <TIM_TI1_SetConfig+0xb0>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d101      	bne.n	800708e <TIM_TI1_SetConfig+0x4a>
 800708a:	2301      	movs	r3, #1
 800708c:	e000      	b.n	8007090 <TIM_TI1_SetConfig+0x4c>
 800708e:	2300      	movs	r3, #0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d008      	beq.n	80070a6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	617b      	str	r3, [r7, #20]
 80070a4:	e003      	b.n	80070ae <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	f043 0301 	orr.w	r3, r3, #1
 80070ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	011b      	lsls	r3, r3, #4
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	4313      	orrs	r3, r2
 80070c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	f023 030a 	bic.w	r3, r3, #10
 80070c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f003 030a 	and.w	r3, r3, #10
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	693a      	ldr	r2, [r7, #16]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bc80      	pop	{r7}
 80070ea:	4770      	bx	lr
 80070ec:	40012c00 	.word	0x40012c00
 80070f0:	40000400 	.word	0x40000400
 80070f4:	40000800 	.word	0x40000800

080070f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6a1b      	ldr	r3, [r3, #32]
 8007108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	f023 0201 	bic.w	r2, r3, #1
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	011b      	lsls	r3, r3, #4
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	4313      	orrs	r3, r2
 800712c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f023 030a 	bic.w	r3, r3, #10
 8007134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4313      	orrs	r3, r2
 800713c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	621a      	str	r2, [r3, #32]
}
 800714a:	bf00      	nop
 800714c:	371c      	adds	r7, #28
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr

08007154 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007154:	b480      	push	{r7}
 8007156:	b087      	sub	sp, #28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
 8007160:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	f023 0210 	bic.w	r2, r3, #16
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007180:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	021b      	lsls	r3, r3, #8
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	4313      	orrs	r3, r2
 800718a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007192:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	031b      	lsls	r3, r3, #12
 8007198:	b29b      	uxth	r3, r3
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	4313      	orrs	r3, r2
 800719e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	011b      	lsls	r3, r3, #4
 80071ac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	621a      	str	r2, [r3, #32]
}
 80071c2:	bf00      	nop
 80071c4:	371c      	adds	r7, #28
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bc80      	pop	{r7}
 80071ca:	4770      	bx	lr

080071cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a1b      	ldr	r3, [r3, #32]
 80071dc:	f023 0210 	bic.w	r2, r3, #16
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071f6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	031b      	lsls	r3, r3, #12
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007208:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	011b      	lsls	r3, r3, #4
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	4313      	orrs	r3, r2
 8007212:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	621a      	str	r2, [r3, #32]
}
 8007220:	bf00      	nop
 8007222:	371c      	adds	r7, #28
 8007224:	46bd      	mov	sp, r7
 8007226:	bc80      	pop	{r7}
 8007228:	4770      	bx	lr

0800722a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800722a:	b480      	push	{r7}
 800722c:	b087      	sub	sp, #28
 800722e:	af00      	add	r7, sp, #0
 8007230:	60f8      	str	r0, [r7, #12]
 8007232:	60b9      	str	r1, [r7, #8]
 8007234:	607a      	str	r2, [r7, #4]
 8007236:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6a1b      	ldr	r3, [r3, #32]
 800723c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f023 0303 	bic.w	r3, r3, #3
 8007256:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007258:	697a      	ldr	r2, [r7, #20]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4313      	orrs	r3, r2
 800725e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007266:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	011b      	lsls	r3, r3, #4
 800726c:	b2db      	uxtb	r3, r3
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4313      	orrs	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800727a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	021b      	lsls	r3, r3, #8
 8007280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	4313      	orrs	r3, r2
 8007288:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	bc80      	pop	{r7}
 800729e:	4770      	bx	lr

080072a0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
 80072ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	021b      	lsls	r3, r3, #8
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	031b      	lsls	r3, r3, #12
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	031b      	lsls	r3, r3, #12
 80072f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	4313      	orrs	r3, r2
 8007300:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	621a      	str	r2, [r3, #32]
}
 800730e:	bf00      	nop
 8007310:	371c      	adds	r7, #28
 8007312:	46bd      	mov	sp, r7
 8007314:	bc80      	pop	{r7}
 8007316:	4770      	bx	lr

08007318 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800732e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007330:	683a      	ldr	r2, [r7, #0]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4313      	orrs	r3, r2
 8007336:	f043 0307 	orr.w	r3, r3, #7
 800733a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	609a      	str	r2, [r3, #8]
}
 8007342:	bf00      	nop
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	bc80      	pop	{r7}
 800734a:	4770      	bx	lr

0800734c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800734c:	b480      	push	{r7}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	607a      	str	r2, [r7, #4]
 8007358:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007366:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	021a      	lsls	r2, r3, #8
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	431a      	orrs	r2, r3
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	4313      	orrs	r3, r2
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	4313      	orrs	r3, r2
 8007378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	609a      	str	r2, [r3, #8]
}
 8007380:	bf00      	nop
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr

0800738a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800738a:	b480      	push	{r7}
 800738c:	b087      	sub	sp, #28
 800738e:	af00      	add	r7, sp, #0
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	f003 031f 	and.w	r3, r3, #31
 800739c:	2201      	movs	r2, #1
 800739e:	fa02 f303 	lsl.w	r3, r2, r3
 80073a2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a1a      	ldr	r2, [r3, #32]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	43db      	mvns	r3, r3
 80073ac:	401a      	ands	r2, r3
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6a1a      	ldr	r2, [r3, #32]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f003 031f 	and.w	r3, r3, #31
 80073bc:	6879      	ldr	r1, [r7, #4]
 80073be:	fa01 f303 	lsl.w	r3, r1, r3
 80073c2:	431a      	orrs	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	621a      	str	r2, [r3, #32]
}
 80073c8:	bf00      	nop
 80073ca:	371c      	adds	r7, #28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr
	...

080073d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d101      	bne.n	80073ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e8:	2302      	movs	r3, #2
 80073ea:	e046      	b.n	800747a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2202      	movs	r2, #2
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007412:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	4313      	orrs	r3, r2
 800741c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a16      	ldr	r2, [pc, #88]	; (8007484 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d00e      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007438:	d009      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a12      	ldr	r2, [pc, #72]	; (8007488 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d004      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a10      	ldr	r2, [pc, #64]	; (800748c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d10c      	bne.n	8007468 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	4313      	orrs	r3, r2
 800745e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3714      	adds	r7, #20
 800747e:	46bd      	mov	sp, r7
 8007480:	bc80      	pop	{r7}
 8007482:	4770      	bx	lr
 8007484:	40012c00 	.word	0x40012c00
 8007488:	40000400 	.word	0x40000400
 800748c:	40000800 	.word	0x40000800

08007490 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007498:	bf00      	nop
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	bc80      	pop	{r7}
 80074a0:	4770      	bx	lr

080074a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b083      	sub	sp, #12
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bc80      	pop	{r7}
 80074b2:	4770      	bx	lr

080074b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e03f      	b.n	8007546 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d106      	bne.n	80074e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7fb fa36 	bl	800294c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2224      	movs	r2, #36	; 0x24
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68da      	ldr	r2, [r3, #12]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80074f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 fb49 	bl	8007b90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	691a      	ldr	r2, [r3, #16]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800750c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	695a      	ldr	r2, [r3, #20]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800751c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68da      	ldr	r2, [r3, #12]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800752c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2220      	movs	r2, #32
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2220      	movs	r2, #32
 8007540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3708      	adds	r7, #8
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	; 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007570:	2300      	movs	r3, #0
 8007572:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007574:	2300      	movs	r3, #0
 8007576:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10d      	bne.n	80075a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	f003 0320 	and.w	r3, r3, #32
 800758c:	2b00      	cmp	r3, #0
 800758e:	d008      	beq.n	80075a2 <HAL_UART_IRQHandler+0x52>
 8007590:	6a3b      	ldr	r3, [r7, #32]
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fa4f 	bl	8007a3e <UART_Receive_IT>
      return;
 80075a0:	e17b      	b.n	800789a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 80b1 	beq.w	800770c <HAL_UART_IRQHandler+0x1bc>
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d105      	bne.n	80075c0 <HAL_UART_IRQHandler+0x70>
 80075b4:	6a3b      	ldr	r3, [r7, #32]
 80075b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f000 80a6 	beq.w	800770c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00a      	beq.n	80075e0 <HAL_UART_IRQHandler+0x90>
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d005      	beq.n	80075e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d8:	f043 0201 	orr.w	r2, r3, #1
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e2:	f003 0304 	and.w	r3, r3, #4
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00a      	beq.n	8007600 <HAL_UART_IRQHandler+0xb0>
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	f003 0301 	and.w	r3, r3, #1
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d005      	beq.n	8007600 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f8:	f043 0202 	orr.w	r2, r3, #2
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007602:	f003 0302 	and.w	r3, r3, #2
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00a      	beq.n	8007620 <HAL_UART_IRQHandler+0xd0>
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	d005      	beq.n	8007620 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007618:	f043 0204 	orr.w	r2, r3, #4
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	f003 0308 	and.w	r3, r3, #8
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00f      	beq.n	800764a <HAL_UART_IRQHandler+0xfa>
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	f003 0320 	and.w	r3, r3, #32
 8007630:	2b00      	cmp	r3, #0
 8007632:	d104      	bne.n	800763e <HAL_UART_IRQHandler+0xee>
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d005      	beq.n	800764a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007642:	f043 0208 	orr.w	r2, r3, #8
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 811e 	beq.w	8007890 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	2b00      	cmp	r3, #0
 800765c:	d007      	beq.n	800766e <HAL_UART_IRQHandler+0x11e>
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	f003 0320 	and.w	r3, r3, #32
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f9e8 	bl	8007a3e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	695b      	ldr	r3, [r3, #20]
 8007674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	bf14      	ite	ne
 800767c:	2301      	movne	r3, #1
 800767e:	2300      	moveq	r3, #0
 8007680:	b2db      	uxtb	r3, r3
 8007682:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b00      	cmp	r3, #0
 800768e:	d102      	bne.n	8007696 <HAL_UART_IRQHandler+0x146>
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d031      	beq.n	80076fa <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f92a 	bl	80078f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	695b      	ldr	r3, [r3, #20]
 80076a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d023      	beq.n	80076f2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695a      	ldr	r2, [r3, #20]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076b8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d013      	beq.n	80076ea <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c6:	4a76      	ldr	r2, [pc, #472]	; (80078a0 <HAL_UART_IRQHandler+0x350>)
 80076c8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fc f8b4 	bl	800383c <HAL_DMA_Abort_IT>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d016      	beq.n	8007708 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076e4:	4610      	mov	r0, r2
 80076e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e8:	e00e      	b.n	8007708 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f8ec 	bl	80078c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f0:	e00a      	b.n	8007708 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f8e8 	bl	80078c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f8:	e006      	b.n	8007708 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f8e4 	bl	80078c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007706:	e0c3      	b.n	8007890 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007708:	bf00      	nop
    return;
 800770a:	e0c1      	b.n	8007890 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007710:	2b01      	cmp	r3, #1
 8007712:	f040 80a1 	bne.w	8007858 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	f003 0310 	and.w	r3, r3, #16
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 809b 	beq.w	8007858 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 8095 	beq.w	8007858 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800772e:	2300      	movs	r3, #0
 8007730:	60fb      	str	r3, [r7, #12]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	60fb      	str	r3, [r7, #12]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	60fb      	str	r3, [r7, #12]
 8007742:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	d04e      	beq.n	80077f0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800775c:	8a3b      	ldrh	r3, [r7, #16]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 8098 	beq.w	8007894 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007768:	8a3a      	ldrh	r2, [r7, #16]
 800776a:	429a      	cmp	r2, r3
 800776c:	f080 8092 	bcs.w	8007894 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	8a3a      	ldrh	r2, [r7, #16]
 8007774:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	2b20      	cmp	r3, #32
 800777e:	d02b      	beq.n	80077d8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68da      	ldr	r2, [r3, #12]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800778e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	695a      	ldr	r2, [r3, #20]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f022 0201 	bic.w	r2, r2, #1
 800779e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	695a      	ldr	r2, [r3, #20]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077ae:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2220      	movs	r2, #32
 80077b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0210 	bic.w	r2, r2, #16
 80077cc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fb fff7 	bl	80037c6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4619      	mov	r1, r3
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f876 	bl	80078da <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80077ee:	e051      	b.n	8007894 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007802:	b29b      	uxth	r3, r3
 8007804:	2b00      	cmp	r3, #0
 8007806:	d047      	beq.n	8007898 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007808:	8a7b      	ldrh	r3, [r7, #18]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d044      	beq.n	8007898 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800781c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	695a      	ldr	r2, [r3, #20]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f022 0201 	bic.w	r2, r2, #1
 800782c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2220      	movs	r2, #32
 8007832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68da      	ldr	r2, [r3, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f022 0210 	bic.w	r2, r2, #16
 800784a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800784c:	8a7b      	ldrh	r3, [r7, #18]
 800784e:	4619      	mov	r1, r3
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f842 	bl	80078da <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007856:	e01f      	b.n	8007898 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785e:	2b00      	cmp	r3, #0
 8007860:	d008      	beq.n	8007874 <HAL_UART_IRQHandler+0x324>
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 f87f 	bl	8007970 <UART_Transmit_IT>
    return;
 8007872:	e012      	b.n	800789a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00d      	beq.n	800789a <HAL_UART_IRQHandler+0x34a>
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	d008      	beq.n	800789a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f8c0 	bl	8007a0e <UART_EndTransmit_IT>
    return;
 800788e:	e004      	b.n	800789a <HAL_UART_IRQHandler+0x34a>
    return;
 8007890:	bf00      	nop
 8007892:	e002      	b.n	800789a <HAL_UART_IRQHandler+0x34a>
      return;
 8007894:	bf00      	nop
 8007896:	e000      	b.n	800789a <HAL_UART_IRQHandler+0x34a>
      return;
 8007898:	bf00      	nop
  }
}
 800789a:	3728      	adds	r7, #40	; 0x28
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	08007949 	.word	0x08007949

080078a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bc80      	pop	{r7}
 80078b4:	4770      	bx	lr

080078b6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b083      	sub	sp, #12
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80078be:	bf00      	nop
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bc80      	pop	{r7}
 80078c6:	4770      	bx	lr

080078c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bc80      	pop	{r7}
 80078d8:	4770      	bx	lr

080078da <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078da:	b480      	push	{r7}
 80078dc:	b083      	sub	sp, #12
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	460b      	mov	r3, r1
 80078e4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078e6:	bf00      	nop
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bc80      	pop	{r7}
 80078ee:	4770      	bx	lr

080078f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68da      	ldr	r2, [r3, #12]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007906:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	695a      	ldr	r2, [r3, #20]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f022 0201 	bic.w	r2, r2, #1
 8007916:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800791c:	2b01      	cmp	r3, #1
 800791e:	d107      	bne.n	8007930 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68da      	ldr	r2, [r3, #12]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f022 0210 	bic.w	r2, r2, #16
 800792e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2220      	movs	r2, #32
 8007934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	bc80      	pop	{r7}
 8007946:	4770      	bx	lr

08007948 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007954:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f7ff ffb0 	bl	80078c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007968:	bf00      	nop
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b21      	cmp	r3, #33	; 0x21
 8007982:	d13e      	bne.n	8007a02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800798c:	d114      	bne.n	80079b8 <UART_Transmit_IT+0x48>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d110      	bne.n	80079b8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	881b      	ldrh	r3, [r3, #0]
 80079a0:	461a      	mov	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079aa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a1b      	ldr	r3, [r3, #32]
 80079b0:	1c9a      	adds	r2, r3, #2
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	621a      	str	r2, [r3, #32]
 80079b6:	e008      	b.n	80079ca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a1b      	ldr	r3, [r3, #32]
 80079bc:	1c59      	adds	r1, r3, #1
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	6211      	str	r1, [r2, #32]
 80079c2:	781a      	ldrb	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	3b01      	subs	r3, #1
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	4619      	mov	r1, r3
 80079d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10f      	bne.n	80079fe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68da      	ldr	r2, [r3, #12]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68da      	ldr	r2, [r3, #12]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	e000      	b.n	8007a04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a02:	2302      	movs	r3, #2
  }
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3714      	adds	r7, #20
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bc80      	pop	{r7}
 8007a0c:	4770      	bx	lr

08007a0e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b082      	sub	sp, #8
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68da      	ldr	r2, [r3, #12]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a24:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7ff ff38 	bl	80078a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b086      	sub	sp, #24
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	2b22      	cmp	r3, #34	; 0x22
 8007a50:	f040 8099 	bne.w	8007b86 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5c:	d117      	bne.n	8007a8e <UART_Receive_IT+0x50>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	691b      	ldr	r3, [r3, #16]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d113      	bne.n	8007a8e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a66:	2300      	movs	r3, #0
 8007a68:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a86:	1c9a      	adds	r2, r3, #2
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	629a      	str	r2, [r3, #40]	; 0x28
 8007a8c:	e026      	b.n	8007adc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a92:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007a94:	2300      	movs	r3, #0
 8007a96:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aa0:	d007      	beq.n	8007ab2 <UART_Receive_IT+0x74>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10a      	bne.n	8007ac0 <UART_Receive_IT+0x82>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d106      	bne.n	8007ac0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	701a      	strb	r2, [r3, #0]
 8007abe:	e008      	b.n	8007ad2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad6:	1c5a      	adds	r2, r3, #1
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	4619      	mov	r1, r3
 8007aea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d148      	bne.n	8007b82 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0220 	bic.w	r2, r2, #32
 8007afe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68da      	ldr	r2, [r3, #12]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	695a      	ldr	r2, [r3, #20]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f022 0201 	bic.w	r2, r2, #1
 8007b1e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2220      	movs	r2, #32
 8007b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d123      	bne.n	8007b78 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68da      	ldr	r2, [r3, #12]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0210 	bic.w	r2, r2, #16
 8007b44:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 0310 	and.w	r3, r3, #16
 8007b50:	2b10      	cmp	r3, #16
 8007b52:	d10a      	bne.n	8007b6a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b54:	2300      	movs	r3, #0
 8007b56:	60fb      	str	r3, [r7, #12]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b6e:	4619      	mov	r1, r3
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f7ff feb2 	bl	80078da <HAL_UARTEx_RxEventCallback>
 8007b76:	e002      	b.n	8007b7e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7ff fe9c 	bl	80078b6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	e002      	b.n	8007b88 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	e000      	b.n	8007b88 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007b86:	2302      	movs	r3, #2
  }
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3718      	adds	r7, #24
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68da      	ldr	r2, [r3, #12]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	430a      	orrs	r2, r1
 8007bac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	689a      	ldr	r2, [r3, #8]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	695b      	ldr	r3, [r3, #20]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007bca:	f023 030c 	bic.w	r3, r3, #12
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	699a      	ldr	r2, [r3, #24]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a2c      	ldr	r2, [pc, #176]	; (8007ca4 <UART_SetConfig+0x114>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d103      	bne.n	8007c00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007bf8:	f7fd ff38 	bl	8005a6c <HAL_RCC_GetPCLK2Freq>
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	e002      	b.n	8007c06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c00:	f7fd ff20 	bl	8005a44 <HAL_RCC_GetPCLK1Freq>
 8007c04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	4613      	mov	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	4413      	add	r3, r2
 8007c0e:	009a      	lsls	r2, r3, #2
 8007c10:	441a      	add	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c1c:	4a22      	ldr	r2, [pc, #136]	; (8007ca8 <UART_SetConfig+0x118>)
 8007c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	0119      	lsls	r1, r3, #4
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4413      	add	r3, r2
 8007c2e:	009a      	lsls	r2, r3, #2
 8007c30:	441a      	add	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c3c:	4b1a      	ldr	r3, [pc, #104]	; (8007ca8 <UART_SetConfig+0x118>)
 8007c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8007c42:	095b      	lsrs	r3, r3, #5
 8007c44:	2064      	movs	r0, #100	; 0x64
 8007c46:	fb00 f303 	mul.w	r3, r0, r3
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	3332      	adds	r3, #50	; 0x32
 8007c50:	4a15      	ldr	r2, [pc, #84]	; (8007ca8 <UART_SetConfig+0x118>)
 8007c52:	fba2 2303 	umull	r2, r3, r2, r3
 8007c56:	095b      	lsrs	r3, r3, #5
 8007c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c5c:	4419      	add	r1, r3
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	4613      	mov	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	009a      	lsls	r2, r3, #2
 8007c68:	441a      	add	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c74:	4b0c      	ldr	r3, [pc, #48]	; (8007ca8 <UART_SetConfig+0x118>)
 8007c76:	fba3 0302 	umull	r0, r3, r3, r2
 8007c7a:	095b      	lsrs	r3, r3, #5
 8007c7c:	2064      	movs	r0, #100	; 0x64
 8007c7e:	fb00 f303 	mul.w	r3, r0, r3
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	011b      	lsls	r3, r3, #4
 8007c86:	3332      	adds	r3, #50	; 0x32
 8007c88:	4a07      	ldr	r2, [pc, #28]	; (8007ca8 <UART_SetConfig+0x118>)
 8007c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	f003 020f 	and.w	r2, r3, #15
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	440a      	add	r2, r1
 8007c9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007c9c:	bf00      	nop
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	40013800 	.word	0x40013800
 8007ca8:	51eb851f 	.word	0x51eb851f

08007cac <__errno>:
 8007cac:	4b01      	ldr	r3, [pc, #4]	; (8007cb4 <__errno+0x8>)
 8007cae:	6818      	ldr	r0, [r3, #0]
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	200000b8 	.word	0x200000b8

08007cb8 <__libc_init_array>:
 8007cb8:	b570      	push	{r4, r5, r6, lr}
 8007cba:	2600      	movs	r6, #0
 8007cbc:	4d0c      	ldr	r5, [pc, #48]	; (8007cf0 <__libc_init_array+0x38>)
 8007cbe:	4c0d      	ldr	r4, [pc, #52]	; (8007cf4 <__libc_init_array+0x3c>)
 8007cc0:	1b64      	subs	r4, r4, r5
 8007cc2:	10a4      	asrs	r4, r4, #2
 8007cc4:	42a6      	cmp	r6, r4
 8007cc6:	d109      	bne.n	8007cdc <__libc_init_array+0x24>
 8007cc8:	f002 fd2e 	bl	800a728 <_init>
 8007ccc:	2600      	movs	r6, #0
 8007cce:	4d0a      	ldr	r5, [pc, #40]	; (8007cf8 <__libc_init_array+0x40>)
 8007cd0:	4c0a      	ldr	r4, [pc, #40]	; (8007cfc <__libc_init_array+0x44>)
 8007cd2:	1b64      	subs	r4, r4, r5
 8007cd4:	10a4      	asrs	r4, r4, #2
 8007cd6:	42a6      	cmp	r6, r4
 8007cd8:	d105      	bne.n	8007ce6 <__libc_init_array+0x2e>
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
 8007cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ce0:	4798      	blx	r3
 8007ce2:	3601      	adds	r6, #1
 8007ce4:	e7ee      	b.n	8007cc4 <__libc_init_array+0xc>
 8007ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cea:	4798      	blx	r3
 8007cec:	3601      	adds	r6, #1
 8007cee:	e7f2      	b.n	8007cd6 <__libc_init_array+0x1e>
 8007cf0:	0800ab44 	.word	0x0800ab44
 8007cf4:	0800ab44 	.word	0x0800ab44
 8007cf8:	0800ab44 	.word	0x0800ab44
 8007cfc:	0800ab48 	.word	0x0800ab48

08007d00 <memset>:
 8007d00:	4603      	mov	r3, r0
 8007d02:	4402      	add	r2, r0
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d100      	bne.n	8007d0a <memset+0xa>
 8007d08:	4770      	bx	lr
 8007d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d0e:	e7f9      	b.n	8007d04 <memset+0x4>

08007d10 <__cvt>:
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d16:	461f      	mov	r7, r3
 8007d18:	bfbb      	ittet	lt
 8007d1a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007d1e:	461f      	movlt	r7, r3
 8007d20:	2300      	movge	r3, #0
 8007d22:	232d      	movlt	r3, #45	; 0x2d
 8007d24:	b088      	sub	sp, #32
 8007d26:	4614      	mov	r4, r2
 8007d28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007d2c:	7013      	strb	r3, [r2, #0]
 8007d2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d30:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007d34:	f023 0820 	bic.w	r8, r3, #32
 8007d38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d3c:	d005      	beq.n	8007d4a <__cvt+0x3a>
 8007d3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007d42:	d100      	bne.n	8007d46 <__cvt+0x36>
 8007d44:	3501      	adds	r5, #1
 8007d46:	2302      	movs	r3, #2
 8007d48:	e000      	b.n	8007d4c <__cvt+0x3c>
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	aa07      	add	r2, sp, #28
 8007d4e:	9204      	str	r2, [sp, #16]
 8007d50:	aa06      	add	r2, sp, #24
 8007d52:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007d56:	e9cd 3500 	strd	r3, r5, [sp]
 8007d5a:	4622      	mov	r2, r4
 8007d5c:	463b      	mov	r3, r7
 8007d5e:	f000 fcc3 	bl	80086e8 <_dtoa_r>
 8007d62:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007d66:	4606      	mov	r6, r0
 8007d68:	d102      	bne.n	8007d70 <__cvt+0x60>
 8007d6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d6c:	07db      	lsls	r3, r3, #31
 8007d6e:	d522      	bpl.n	8007db6 <__cvt+0xa6>
 8007d70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d74:	eb06 0905 	add.w	r9, r6, r5
 8007d78:	d110      	bne.n	8007d9c <__cvt+0x8c>
 8007d7a:	7833      	ldrb	r3, [r6, #0]
 8007d7c:	2b30      	cmp	r3, #48	; 0x30
 8007d7e:	d10a      	bne.n	8007d96 <__cvt+0x86>
 8007d80:	2200      	movs	r2, #0
 8007d82:	2300      	movs	r3, #0
 8007d84:	4620      	mov	r0, r4
 8007d86:	4639      	mov	r1, r7
 8007d88:	f7f8 fe0e 	bl	80009a8 <__aeabi_dcmpeq>
 8007d8c:	b918      	cbnz	r0, 8007d96 <__cvt+0x86>
 8007d8e:	f1c5 0501 	rsb	r5, r5, #1
 8007d92:	f8ca 5000 	str.w	r5, [sl]
 8007d96:	f8da 3000 	ldr.w	r3, [sl]
 8007d9a:	4499      	add	r9, r3
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	2300      	movs	r3, #0
 8007da0:	4620      	mov	r0, r4
 8007da2:	4639      	mov	r1, r7
 8007da4:	f7f8 fe00 	bl	80009a8 <__aeabi_dcmpeq>
 8007da8:	b108      	cbz	r0, 8007dae <__cvt+0x9e>
 8007daa:	f8cd 901c 	str.w	r9, [sp, #28]
 8007dae:	2230      	movs	r2, #48	; 0x30
 8007db0:	9b07      	ldr	r3, [sp, #28]
 8007db2:	454b      	cmp	r3, r9
 8007db4:	d307      	bcc.n	8007dc6 <__cvt+0xb6>
 8007db6:	4630      	mov	r0, r6
 8007db8:	9b07      	ldr	r3, [sp, #28]
 8007dba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007dbc:	1b9b      	subs	r3, r3, r6
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	b008      	add	sp, #32
 8007dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc6:	1c59      	adds	r1, r3, #1
 8007dc8:	9107      	str	r1, [sp, #28]
 8007dca:	701a      	strb	r2, [r3, #0]
 8007dcc:	e7f0      	b.n	8007db0 <__cvt+0xa0>

08007dce <__exponent>:
 8007dce:	4603      	mov	r3, r0
 8007dd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dd2:	2900      	cmp	r1, #0
 8007dd4:	f803 2b02 	strb.w	r2, [r3], #2
 8007dd8:	bfb6      	itet	lt
 8007dda:	222d      	movlt	r2, #45	; 0x2d
 8007ddc:	222b      	movge	r2, #43	; 0x2b
 8007dde:	4249      	neglt	r1, r1
 8007de0:	2909      	cmp	r1, #9
 8007de2:	7042      	strb	r2, [r0, #1]
 8007de4:	dd2b      	ble.n	8007e3e <__exponent+0x70>
 8007de6:	f10d 0407 	add.w	r4, sp, #7
 8007dea:	46a4      	mov	ip, r4
 8007dec:	270a      	movs	r7, #10
 8007dee:	fb91 f6f7 	sdiv	r6, r1, r7
 8007df2:	460a      	mov	r2, r1
 8007df4:	46a6      	mov	lr, r4
 8007df6:	fb07 1516 	mls	r5, r7, r6, r1
 8007dfa:	2a63      	cmp	r2, #99	; 0x63
 8007dfc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8007e00:	4631      	mov	r1, r6
 8007e02:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007e0a:	dcf0      	bgt.n	8007dee <__exponent+0x20>
 8007e0c:	3130      	adds	r1, #48	; 0x30
 8007e0e:	f1ae 0502 	sub.w	r5, lr, #2
 8007e12:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007e16:	4629      	mov	r1, r5
 8007e18:	1c44      	adds	r4, r0, #1
 8007e1a:	4561      	cmp	r1, ip
 8007e1c:	d30a      	bcc.n	8007e34 <__exponent+0x66>
 8007e1e:	f10d 0209 	add.w	r2, sp, #9
 8007e22:	eba2 020e 	sub.w	r2, r2, lr
 8007e26:	4565      	cmp	r5, ip
 8007e28:	bf88      	it	hi
 8007e2a:	2200      	movhi	r2, #0
 8007e2c:	4413      	add	r3, r2
 8007e2e:	1a18      	subs	r0, r3, r0
 8007e30:	b003      	add	sp, #12
 8007e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e34:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e38:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007e3c:	e7ed      	b.n	8007e1a <__exponent+0x4c>
 8007e3e:	2330      	movs	r3, #48	; 0x30
 8007e40:	3130      	adds	r1, #48	; 0x30
 8007e42:	7083      	strb	r3, [r0, #2]
 8007e44:	70c1      	strb	r1, [r0, #3]
 8007e46:	1d03      	adds	r3, r0, #4
 8007e48:	e7f1      	b.n	8007e2e <__exponent+0x60>
	...

08007e4c <_printf_float>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	b091      	sub	sp, #68	; 0x44
 8007e52:	460c      	mov	r4, r1
 8007e54:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007e58:	4616      	mov	r6, r2
 8007e5a:	461f      	mov	r7, r3
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	f001 fa31 	bl	80092c4 <_localeconv_r>
 8007e62:	6803      	ldr	r3, [r0, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	9309      	str	r3, [sp, #36]	; 0x24
 8007e68:	f7f8 f972 	bl	8000150 <strlen>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	930e      	str	r3, [sp, #56]	; 0x38
 8007e70:	f8d8 3000 	ldr.w	r3, [r8]
 8007e74:	900a      	str	r0, [sp, #40]	; 0x28
 8007e76:	3307      	adds	r3, #7
 8007e78:	f023 0307 	bic.w	r3, r3, #7
 8007e7c:	f103 0208 	add.w	r2, r3, #8
 8007e80:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007e84:	f8d4 b000 	ldr.w	fp, [r4]
 8007e88:	f8c8 2000 	str.w	r2, [r8]
 8007e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e90:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007e94:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8007e98:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007e9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	4b9c      	ldr	r3, [pc, #624]	; (8008118 <_printf_float+0x2cc>)
 8007ea6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ea8:	f7f8 fdb0 	bl	8000a0c <__aeabi_dcmpun>
 8007eac:	bb70      	cbnz	r0, 8007f0c <_printf_float+0xc0>
 8007eae:	f04f 32ff 	mov.w	r2, #4294967295
 8007eb2:	4640      	mov	r0, r8
 8007eb4:	4b98      	ldr	r3, [pc, #608]	; (8008118 <_printf_float+0x2cc>)
 8007eb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007eb8:	f7f8 fd8a 	bl	80009d0 <__aeabi_dcmple>
 8007ebc:	bb30      	cbnz	r0, 8007f0c <_printf_float+0xc0>
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	4640      	mov	r0, r8
 8007ec4:	4651      	mov	r1, sl
 8007ec6:	f7f8 fd79 	bl	80009bc <__aeabi_dcmplt>
 8007eca:	b110      	cbz	r0, 8007ed2 <_printf_float+0x86>
 8007ecc:	232d      	movs	r3, #45	; 0x2d
 8007ece:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ed2:	4b92      	ldr	r3, [pc, #584]	; (800811c <_printf_float+0x2d0>)
 8007ed4:	4892      	ldr	r0, [pc, #584]	; (8008120 <_printf_float+0x2d4>)
 8007ed6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007eda:	bf94      	ite	ls
 8007edc:	4698      	movls	r8, r3
 8007ede:	4680      	movhi	r8, r0
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	f04f 0a00 	mov.w	sl, #0
 8007ee6:	6123      	str	r3, [r4, #16]
 8007ee8:	f02b 0304 	bic.w	r3, fp, #4
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	4633      	mov	r3, r6
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	9700      	str	r7, [sp, #0]
 8007ef6:	aa0f      	add	r2, sp, #60	; 0x3c
 8007ef8:	f000 f9d4 	bl	80082a4 <_printf_common>
 8007efc:	3001      	adds	r0, #1
 8007efe:	f040 8090 	bne.w	8008022 <_printf_float+0x1d6>
 8007f02:	f04f 30ff 	mov.w	r0, #4294967295
 8007f06:	b011      	add	sp, #68	; 0x44
 8007f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0c:	4642      	mov	r2, r8
 8007f0e:	4653      	mov	r3, sl
 8007f10:	4640      	mov	r0, r8
 8007f12:	4651      	mov	r1, sl
 8007f14:	f7f8 fd7a 	bl	8000a0c <__aeabi_dcmpun>
 8007f18:	b148      	cbz	r0, 8007f2e <_printf_float+0xe2>
 8007f1a:	f1ba 0f00 	cmp.w	sl, #0
 8007f1e:	bfb8      	it	lt
 8007f20:	232d      	movlt	r3, #45	; 0x2d
 8007f22:	4880      	ldr	r0, [pc, #512]	; (8008124 <_printf_float+0x2d8>)
 8007f24:	bfb8      	it	lt
 8007f26:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007f2a:	4b7f      	ldr	r3, [pc, #508]	; (8008128 <_printf_float+0x2dc>)
 8007f2c:	e7d3      	b.n	8007ed6 <_printf_float+0x8a>
 8007f2e:	6863      	ldr	r3, [r4, #4]
 8007f30:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	d142      	bne.n	8007fbe <_printf_float+0x172>
 8007f38:	2306      	movs	r3, #6
 8007f3a:	6063      	str	r3, [r4, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	9206      	str	r2, [sp, #24]
 8007f40:	aa0e      	add	r2, sp, #56	; 0x38
 8007f42:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007f46:	aa0d      	add	r2, sp, #52	; 0x34
 8007f48:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007f4c:	9203      	str	r2, [sp, #12]
 8007f4e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007f52:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007f56:	6023      	str	r3, [r4, #0]
 8007f58:	6863      	ldr	r3, [r4, #4]
 8007f5a:	4642      	mov	r2, r8
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	4628      	mov	r0, r5
 8007f60:	4653      	mov	r3, sl
 8007f62:	910b      	str	r1, [sp, #44]	; 0x2c
 8007f64:	f7ff fed4 	bl	8007d10 <__cvt>
 8007f68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f6a:	4680      	mov	r8, r0
 8007f6c:	2947      	cmp	r1, #71	; 0x47
 8007f6e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007f70:	d108      	bne.n	8007f84 <_printf_float+0x138>
 8007f72:	1cc8      	adds	r0, r1, #3
 8007f74:	db02      	blt.n	8007f7c <_printf_float+0x130>
 8007f76:	6863      	ldr	r3, [r4, #4]
 8007f78:	4299      	cmp	r1, r3
 8007f7a:	dd40      	ble.n	8007ffe <_printf_float+0x1b2>
 8007f7c:	f1a9 0902 	sub.w	r9, r9, #2
 8007f80:	fa5f f989 	uxtb.w	r9, r9
 8007f84:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007f88:	d81f      	bhi.n	8007fca <_printf_float+0x17e>
 8007f8a:	464a      	mov	r2, r9
 8007f8c:	3901      	subs	r1, #1
 8007f8e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f92:	910d      	str	r1, [sp, #52]	; 0x34
 8007f94:	f7ff ff1b 	bl	8007dce <__exponent>
 8007f98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f9a:	4682      	mov	sl, r0
 8007f9c:	1813      	adds	r3, r2, r0
 8007f9e:	2a01      	cmp	r2, #1
 8007fa0:	6123      	str	r3, [r4, #16]
 8007fa2:	dc02      	bgt.n	8007faa <_printf_float+0x15e>
 8007fa4:	6822      	ldr	r2, [r4, #0]
 8007fa6:	07d2      	lsls	r2, r2, #31
 8007fa8:	d501      	bpl.n	8007fae <_printf_float+0x162>
 8007faa:	3301      	adds	r3, #1
 8007fac:	6123      	str	r3, [r4, #16]
 8007fae:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d09b      	beq.n	8007eee <_printf_float+0xa2>
 8007fb6:	232d      	movs	r3, #45	; 0x2d
 8007fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fbc:	e797      	b.n	8007eee <_printf_float+0xa2>
 8007fbe:	2947      	cmp	r1, #71	; 0x47
 8007fc0:	d1bc      	bne.n	8007f3c <_printf_float+0xf0>
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1ba      	bne.n	8007f3c <_printf_float+0xf0>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e7b7      	b.n	8007f3a <_printf_float+0xee>
 8007fca:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007fce:	d118      	bne.n	8008002 <_printf_float+0x1b6>
 8007fd0:	2900      	cmp	r1, #0
 8007fd2:	6863      	ldr	r3, [r4, #4]
 8007fd4:	dd0b      	ble.n	8007fee <_printf_float+0x1a2>
 8007fd6:	6121      	str	r1, [r4, #16]
 8007fd8:	b913      	cbnz	r3, 8007fe0 <_printf_float+0x194>
 8007fda:	6822      	ldr	r2, [r4, #0]
 8007fdc:	07d0      	lsls	r0, r2, #31
 8007fde:	d502      	bpl.n	8007fe6 <_printf_float+0x19a>
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	440b      	add	r3, r1
 8007fe4:	6123      	str	r3, [r4, #16]
 8007fe6:	f04f 0a00 	mov.w	sl, #0
 8007fea:	65a1      	str	r1, [r4, #88]	; 0x58
 8007fec:	e7df      	b.n	8007fae <_printf_float+0x162>
 8007fee:	b913      	cbnz	r3, 8007ff6 <_printf_float+0x1aa>
 8007ff0:	6822      	ldr	r2, [r4, #0]
 8007ff2:	07d2      	lsls	r2, r2, #31
 8007ff4:	d501      	bpl.n	8007ffa <_printf_float+0x1ae>
 8007ff6:	3302      	adds	r3, #2
 8007ff8:	e7f4      	b.n	8007fe4 <_printf_float+0x198>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e7f2      	b.n	8007fe4 <_printf_float+0x198>
 8007ffe:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008002:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008004:	4299      	cmp	r1, r3
 8008006:	db05      	blt.n	8008014 <_printf_float+0x1c8>
 8008008:	6823      	ldr	r3, [r4, #0]
 800800a:	6121      	str	r1, [r4, #16]
 800800c:	07d8      	lsls	r0, r3, #31
 800800e:	d5ea      	bpl.n	8007fe6 <_printf_float+0x19a>
 8008010:	1c4b      	adds	r3, r1, #1
 8008012:	e7e7      	b.n	8007fe4 <_printf_float+0x198>
 8008014:	2900      	cmp	r1, #0
 8008016:	bfcc      	ite	gt
 8008018:	2201      	movgt	r2, #1
 800801a:	f1c1 0202 	rsble	r2, r1, #2
 800801e:	4413      	add	r3, r2
 8008020:	e7e0      	b.n	8007fe4 <_printf_float+0x198>
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	055a      	lsls	r2, r3, #21
 8008026:	d407      	bmi.n	8008038 <_printf_float+0x1ec>
 8008028:	6923      	ldr	r3, [r4, #16]
 800802a:	4642      	mov	r2, r8
 800802c:	4631      	mov	r1, r6
 800802e:	4628      	mov	r0, r5
 8008030:	47b8      	blx	r7
 8008032:	3001      	adds	r0, #1
 8008034:	d12b      	bne.n	800808e <_printf_float+0x242>
 8008036:	e764      	b.n	8007f02 <_printf_float+0xb6>
 8008038:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800803c:	f240 80dd 	bls.w	80081fa <_printf_float+0x3ae>
 8008040:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008044:	2200      	movs	r2, #0
 8008046:	2300      	movs	r3, #0
 8008048:	f7f8 fcae 	bl	80009a8 <__aeabi_dcmpeq>
 800804c:	2800      	cmp	r0, #0
 800804e:	d033      	beq.n	80080b8 <_printf_float+0x26c>
 8008050:	2301      	movs	r3, #1
 8008052:	4631      	mov	r1, r6
 8008054:	4628      	mov	r0, r5
 8008056:	4a35      	ldr	r2, [pc, #212]	; (800812c <_printf_float+0x2e0>)
 8008058:	47b8      	blx	r7
 800805a:	3001      	adds	r0, #1
 800805c:	f43f af51 	beq.w	8007f02 <_printf_float+0xb6>
 8008060:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008064:	429a      	cmp	r2, r3
 8008066:	db02      	blt.n	800806e <_printf_float+0x222>
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	07d8      	lsls	r0, r3, #31
 800806c:	d50f      	bpl.n	800808e <_printf_float+0x242>
 800806e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008072:	4631      	mov	r1, r6
 8008074:	4628      	mov	r0, r5
 8008076:	47b8      	blx	r7
 8008078:	3001      	adds	r0, #1
 800807a:	f43f af42 	beq.w	8007f02 <_printf_float+0xb6>
 800807e:	f04f 0800 	mov.w	r8, #0
 8008082:	f104 091a 	add.w	r9, r4, #26
 8008086:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008088:	3b01      	subs	r3, #1
 800808a:	4543      	cmp	r3, r8
 800808c:	dc09      	bgt.n	80080a2 <_printf_float+0x256>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	079b      	lsls	r3, r3, #30
 8008092:	f100 8102 	bmi.w	800829a <_printf_float+0x44e>
 8008096:	68e0      	ldr	r0, [r4, #12]
 8008098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800809a:	4298      	cmp	r0, r3
 800809c:	bfb8      	it	lt
 800809e:	4618      	movlt	r0, r3
 80080a0:	e731      	b.n	8007f06 <_printf_float+0xba>
 80080a2:	2301      	movs	r3, #1
 80080a4:	464a      	mov	r2, r9
 80080a6:	4631      	mov	r1, r6
 80080a8:	4628      	mov	r0, r5
 80080aa:	47b8      	blx	r7
 80080ac:	3001      	adds	r0, #1
 80080ae:	f43f af28 	beq.w	8007f02 <_printf_float+0xb6>
 80080b2:	f108 0801 	add.w	r8, r8, #1
 80080b6:	e7e6      	b.n	8008086 <_printf_float+0x23a>
 80080b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	dc38      	bgt.n	8008130 <_printf_float+0x2e4>
 80080be:	2301      	movs	r3, #1
 80080c0:	4631      	mov	r1, r6
 80080c2:	4628      	mov	r0, r5
 80080c4:	4a19      	ldr	r2, [pc, #100]	; (800812c <_printf_float+0x2e0>)
 80080c6:	47b8      	blx	r7
 80080c8:	3001      	adds	r0, #1
 80080ca:	f43f af1a 	beq.w	8007f02 <_printf_float+0xb6>
 80080ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80080d2:	4313      	orrs	r3, r2
 80080d4:	d102      	bne.n	80080dc <_printf_float+0x290>
 80080d6:	6823      	ldr	r3, [r4, #0]
 80080d8:	07d9      	lsls	r1, r3, #31
 80080da:	d5d8      	bpl.n	800808e <_printf_float+0x242>
 80080dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080e0:	4631      	mov	r1, r6
 80080e2:	4628      	mov	r0, r5
 80080e4:	47b8      	blx	r7
 80080e6:	3001      	adds	r0, #1
 80080e8:	f43f af0b 	beq.w	8007f02 <_printf_float+0xb6>
 80080ec:	f04f 0900 	mov.w	r9, #0
 80080f0:	f104 0a1a 	add.w	sl, r4, #26
 80080f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080f6:	425b      	negs	r3, r3
 80080f8:	454b      	cmp	r3, r9
 80080fa:	dc01      	bgt.n	8008100 <_printf_float+0x2b4>
 80080fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080fe:	e794      	b.n	800802a <_printf_float+0x1de>
 8008100:	2301      	movs	r3, #1
 8008102:	4652      	mov	r2, sl
 8008104:	4631      	mov	r1, r6
 8008106:	4628      	mov	r0, r5
 8008108:	47b8      	blx	r7
 800810a:	3001      	adds	r0, #1
 800810c:	f43f aef9 	beq.w	8007f02 <_printf_float+0xb6>
 8008110:	f109 0901 	add.w	r9, r9, #1
 8008114:	e7ee      	b.n	80080f4 <_printf_float+0x2a8>
 8008116:	bf00      	nop
 8008118:	7fefffff 	.word	0x7fefffff
 800811c:	0800a770 	.word	0x0800a770
 8008120:	0800a774 	.word	0x0800a774
 8008124:	0800a77c 	.word	0x0800a77c
 8008128:	0800a778 	.word	0x0800a778
 800812c:	0800a780 	.word	0x0800a780
 8008130:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008132:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008134:	429a      	cmp	r2, r3
 8008136:	bfa8      	it	ge
 8008138:	461a      	movge	r2, r3
 800813a:	2a00      	cmp	r2, #0
 800813c:	4691      	mov	r9, r2
 800813e:	dc37      	bgt.n	80081b0 <_printf_float+0x364>
 8008140:	f04f 0b00 	mov.w	fp, #0
 8008144:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008148:	f104 021a 	add.w	r2, r4, #26
 800814c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008150:	ebaa 0309 	sub.w	r3, sl, r9
 8008154:	455b      	cmp	r3, fp
 8008156:	dc33      	bgt.n	80081c0 <_printf_float+0x374>
 8008158:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800815c:	429a      	cmp	r2, r3
 800815e:	db3b      	blt.n	80081d8 <_printf_float+0x38c>
 8008160:	6823      	ldr	r3, [r4, #0]
 8008162:	07da      	lsls	r2, r3, #31
 8008164:	d438      	bmi.n	80081d8 <_printf_float+0x38c>
 8008166:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008168:	990d      	ldr	r1, [sp, #52]	; 0x34
 800816a:	eba3 020a 	sub.w	r2, r3, sl
 800816e:	eba3 0901 	sub.w	r9, r3, r1
 8008172:	4591      	cmp	r9, r2
 8008174:	bfa8      	it	ge
 8008176:	4691      	movge	r9, r2
 8008178:	f1b9 0f00 	cmp.w	r9, #0
 800817c:	dc34      	bgt.n	80081e8 <_printf_float+0x39c>
 800817e:	f04f 0800 	mov.w	r8, #0
 8008182:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008186:	f104 0a1a 	add.w	sl, r4, #26
 800818a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800818e:	1a9b      	subs	r3, r3, r2
 8008190:	eba3 0309 	sub.w	r3, r3, r9
 8008194:	4543      	cmp	r3, r8
 8008196:	f77f af7a 	ble.w	800808e <_printf_float+0x242>
 800819a:	2301      	movs	r3, #1
 800819c:	4652      	mov	r2, sl
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	f43f aeac 	beq.w	8007f02 <_printf_float+0xb6>
 80081aa:	f108 0801 	add.w	r8, r8, #1
 80081ae:	e7ec      	b.n	800818a <_printf_float+0x33e>
 80081b0:	4613      	mov	r3, r2
 80081b2:	4631      	mov	r1, r6
 80081b4:	4642      	mov	r2, r8
 80081b6:	4628      	mov	r0, r5
 80081b8:	47b8      	blx	r7
 80081ba:	3001      	adds	r0, #1
 80081bc:	d1c0      	bne.n	8008140 <_printf_float+0x2f4>
 80081be:	e6a0      	b.n	8007f02 <_printf_float+0xb6>
 80081c0:	2301      	movs	r3, #1
 80081c2:	4631      	mov	r1, r6
 80081c4:	4628      	mov	r0, r5
 80081c6:	920b      	str	r2, [sp, #44]	; 0x2c
 80081c8:	47b8      	blx	r7
 80081ca:	3001      	adds	r0, #1
 80081cc:	f43f ae99 	beq.w	8007f02 <_printf_float+0xb6>
 80081d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80081d2:	f10b 0b01 	add.w	fp, fp, #1
 80081d6:	e7b9      	b.n	800814c <_printf_float+0x300>
 80081d8:	4631      	mov	r1, r6
 80081da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081de:	4628      	mov	r0, r5
 80081e0:	47b8      	blx	r7
 80081e2:	3001      	adds	r0, #1
 80081e4:	d1bf      	bne.n	8008166 <_printf_float+0x31a>
 80081e6:	e68c      	b.n	8007f02 <_printf_float+0xb6>
 80081e8:	464b      	mov	r3, r9
 80081ea:	4631      	mov	r1, r6
 80081ec:	4628      	mov	r0, r5
 80081ee:	eb08 020a 	add.w	r2, r8, sl
 80081f2:	47b8      	blx	r7
 80081f4:	3001      	adds	r0, #1
 80081f6:	d1c2      	bne.n	800817e <_printf_float+0x332>
 80081f8:	e683      	b.n	8007f02 <_printf_float+0xb6>
 80081fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081fc:	2a01      	cmp	r2, #1
 80081fe:	dc01      	bgt.n	8008204 <_printf_float+0x3b8>
 8008200:	07db      	lsls	r3, r3, #31
 8008202:	d537      	bpl.n	8008274 <_printf_float+0x428>
 8008204:	2301      	movs	r3, #1
 8008206:	4642      	mov	r2, r8
 8008208:	4631      	mov	r1, r6
 800820a:	4628      	mov	r0, r5
 800820c:	47b8      	blx	r7
 800820e:	3001      	adds	r0, #1
 8008210:	f43f ae77 	beq.w	8007f02 <_printf_float+0xb6>
 8008214:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008218:	4631      	mov	r1, r6
 800821a:	4628      	mov	r0, r5
 800821c:	47b8      	blx	r7
 800821e:	3001      	adds	r0, #1
 8008220:	f43f ae6f 	beq.w	8007f02 <_printf_float+0xb6>
 8008224:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008228:	2200      	movs	r2, #0
 800822a:	2300      	movs	r3, #0
 800822c:	f7f8 fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8008230:	b9d8      	cbnz	r0, 800826a <_printf_float+0x41e>
 8008232:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008234:	f108 0201 	add.w	r2, r8, #1
 8008238:	3b01      	subs	r3, #1
 800823a:	4631      	mov	r1, r6
 800823c:	4628      	mov	r0, r5
 800823e:	47b8      	blx	r7
 8008240:	3001      	adds	r0, #1
 8008242:	d10e      	bne.n	8008262 <_printf_float+0x416>
 8008244:	e65d      	b.n	8007f02 <_printf_float+0xb6>
 8008246:	2301      	movs	r3, #1
 8008248:	464a      	mov	r2, r9
 800824a:	4631      	mov	r1, r6
 800824c:	4628      	mov	r0, r5
 800824e:	47b8      	blx	r7
 8008250:	3001      	adds	r0, #1
 8008252:	f43f ae56 	beq.w	8007f02 <_printf_float+0xb6>
 8008256:	f108 0801 	add.w	r8, r8, #1
 800825a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800825c:	3b01      	subs	r3, #1
 800825e:	4543      	cmp	r3, r8
 8008260:	dcf1      	bgt.n	8008246 <_printf_float+0x3fa>
 8008262:	4653      	mov	r3, sl
 8008264:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008268:	e6e0      	b.n	800802c <_printf_float+0x1e0>
 800826a:	f04f 0800 	mov.w	r8, #0
 800826e:	f104 091a 	add.w	r9, r4, #26
 8008272:	e7f2      	b.n	800825a <_printf_float+0x40e>
 8008274:	2301      	movs	r3, #1
 8008276:	4642      	mov	r2, r8
 8008278:	e7df      	b.n	800823a <_printf_float+0x3ee>
 800827a:	2301      	movs	r3, #1
 800827c:	464a      	mov	r2, r9
 800827e:	4631      	mov	r1, r6
 8008280:	4628      	mov	r0, r5
 8008282:	47b8      	blx	r7
 8008284:	3001      	adds	r0, #1
 8008286:	f43f ae3c 	beq.w	8007f02 <_printf_float+0xb6>
 800828a:	f108 0801 	add.w	r8, r8, #1
 800828e:	68e3      	ldr	r3, [r4, #12]
 8008290:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008292:	1a5b      	subs	r3, r3, r1
 8008294:	4543      	cmp	r3, r8
 8008296:	dcf0      	bgt.n	800827a <_printf_float+0x42e>
 8008298:	e6fd      	b.n	8008096 <_printf_float+0x24a>
 800829a:	f04f 0800 	mov.w	r8, #0
 800829e:	f104 0919 	add.w	r9, r4, #25
 80082a2:	e7f4      	b.n	800828e <_printf_float+0x442>

080082a4 <_printf_common>:
 80082a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	4616      	mov	r6, r2
 80082aa:	4699      	mov	r9, r3
 80082ac:	688a      	ldr	r2, [r1, #8]
 80082ae:	690b      	ldr	r3, [r1, #16]
 80082b0:	4607      	mov	r7, r0
 80082b2:	4293      	cmp	r3, r2
 80082b4:	bfb8      	it	lt
 80082b6:	4613      	movlt	r3, r2
 80082b8:	6033      	str	r3, [r6, #0]
 80082ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80082be:	460c      	mov	r4, r1
 80082c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80082c4:	b10a      	cbz	r2, 80082ca <_printf_common+0x26>
 80082c6:	3301      	adds	r3, #1
 80082c8:	6033      	str	r3, [r6, #0]
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	0699      	lsls	r1, r3, #26
 80082ce:	bf42      	ittt	mi
 80082d0:	6833      	ldrmi	r3, [r6, #0]
 80082d2:	3302      	addmi	r3, #2
 80082d4:	6033      	strmi	r3, [r6, #0]
 80082d6:	6825      	ldr	r5, [r4, #0]
 80082d8:	f015 0506 	ands.w	r5, r5, #6
 80082dc:	d106      	bne.n	80082ec <_printf_common+0x48>
 80082de:	f104 0a19 	add.w	sl, r4, #25
 80082e2:	68e3      	ldr	r3, [r4, #12]
 80082e4:	6832      	ldr	r2, [r6, #0]
 80082e6:	1a9b      	subs	r3, r3, r2
 80082e8:	42ab      	cmp	r3, r5
 80082ea:	dc28      	bgt.n	800833e <_printf_common+0x9a>
 80082ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80082f0:	1e13      	subs	r3, r2, #0
 80082f2:	6822      	ldr	r2, [r4, #0]
 80082f4:	bf18      	it	ne
 80082f6:	2301      	movne	r3, #1
 80082f8:	0692      	lsls	r2, r2, #26
 80082fa:	d42d      	bmi.n	8008358 <_printf_common+0xb4>
 80082fc:	4649      	mov	r1, r9
 80082fe:	4638      	mov	r0, r7
 8008300:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008304:	47c0      	blx	r8
 8008306:	3001      	adds	r0, #1
 8008308:	d020      	beq.n	800834c <_printf_common+0xa8>
 800830a:	6823      	ldr	r3, [r4, #0]
 800830c:	68e5      	ldr	r5, [r4, #12]
 800830e:	f003 0306 	and.w	r3, r3, #6
 8008312:	2b04      	cmp	r3, #4
 8008314:	bf18      	it	ne
 8008316:	2500      	movne	r5, #0
 8008318:	6832      	ldr	r2, [r6, #0]
 800831a:	f04f 0600 	mov.w	r6, #0
 800831e:	68a3      	ldr	r3, [r4, #8]
 8008320:	bf08      	it	eq
 8008322:	1aad      	subeq	r5, r5, r2
 8008324:	6922      	ldr	r2, [r4, #16]
 8008326:	bf08      	it	eq
 8008328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800832c:	4293      	cmp	r3, r2
 800832e:	bfc4      	itt	gt
 8008330:	1a9b      	subgt	r3, r3, r2
 8008332:	18ed      	addgt	r5, r5, r3
 8008334:	341a      	adds	r4, #26
 8008336:	42b5      	cmp	r5, r6
 8008338:	d11a      	bne.n	8008370 <_printf_common+0xcc>
 800833a:	2000      	movs	r0, #0
 800833c:	e008      	b.n	8008350 <_printf_common+0xac>
 800833e:	2301      	movs	r3, #1
 8008340:	4652      	mov	r2, sl
 8008342:	4649      	mov	r1, r9
 8008344:	4638      	mov	r0, r7
 8008346:	47c0      	blx	r8
 8008348:	3001      	adds	r0, #1
 800834a:	d103      	bne.n	8008354 <_printf_common+0xb0>
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008354:	3501      	adds	r5, #1
 8008356:	e7c4      	b.n	80082e2 <_printf_common+0x3e>
 8008358:	2030      	movs	r0, #48	; 0x30
 800835a:	18e1      	adds	r1, r4, r3
 800835c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008360:	1c5a      	adds	r2, r3, #1
 8008362:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008366:	4422      	add	r2, r4
 8008368:	3302      	adds	r3, #2
 800836a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800836e:	e7c5      	b.n	80082fc <_printf_common+0x58>
 8008370:	2301      	movs	r3, #1
 8008372:	4622      	mov	r2, r4
 8008374:	4649      	mov	r1, r9
 8008376:	4638      	mov	r0, r7
 8008378:	47c0      	blx	r8
 800837a:	3001      	adds	r0, #1
 800837c:	d0e6      	beq.n	800834c <_printf_common+0xa8>
 800837e:	3601      	adds	r6, #1
 8008380:	e7d9      	b.n	8008336 <_printf_common+0x92>
	...

08008384 <_printf_i>:
 8008384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008388:	7e0f      	ldrb	r7, [r1, #24]
 800838a:	4691      	mov	r9, r2
 800838c:	2f78      	cmp	r7, #120	; 0x78
 800838e:	4680      	mov	r8, r0
 8008390:	460c      	mov	r4, r1
 8008392:	469a      	mov	sl, r3
 8008394:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008396:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800839a:	d807      	bhi.n	80083ac <_printf_i+0x28>
 800839c:	2f62      	cmp	r7, #98	; 0x62
 800839e:	d80a      	bhi.n	80083b6 <_printf_i+0x32>
 80083a0:	2f00      	cmp	r7, #0
 80083a2:	f000 80d9 	beq.w	8008558 <_printf_i+0x1d4>
 80083a6:	2f58      	cmp	r7, #88	; 0x58
 80083a8:	f000 80a4 	beq.w	80084f4 <_printf_i+0x170>
 80083ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80083b4:	e03a      	b.n	800842c <_printf_i+0xa8>
 80083b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80083ba:	2b15      	cmp	r3, #21
 80083bc:	d8f6      	bhi.n	80083ac <_printf_i+0x28>
 80083be:	a101      	add	r1, pc, #4	; (adr r1, 80083c4 <_printf_i+0x40>)
 80083c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083c4:	0800841d 	.word	0x0800841d
 80083c8:	08008431 	.word	0x08008431
 80083cc:	080083ad 	.word	0x080083ad
 80083d0:	080083ad 	.word	0x080083ad
 80083d4:	080083ad 	.word	0x080083ad
 80083d8:	080083ad 	.word	0x080083ad
 80083dc:	08008431 	.word	0x08008431
 80083e0:	080083ad 	.word	0x080083ad
 80083e4:	080083ad 	.word	0x080083ad
 80083e8:	080083ad 	.word	0x080083ad
 80083ec:	080083ad 	.word	0x080083ad
 80083f0:	0800853f 	.word	0x0800853f
 80083f4:	08008461 	.word	0x08008461
 80083f8:	08008521 	.word	0x08008521
 80083fc:	080083ad 	.word	0x080083ad
 8008400:	080083ad 	.word	0x080083ad
 8008404:	08008561 	.word	0x08008561
 8008408:	080083ad 	.word	0x080083ad
 800840c:	08008461 	.word	0x08008461
 8008410:	080083ad 	.word	0x080083ad
 8008414:	080083ad 	.word	0x080083ad
 8008418:	08008529 	.word	0x08008529
 800841c:	682b      	ldr	r3, [r5, #0]
 800841e:	1d1a      	adds	r2, r3, #4
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	602a      	str	r2, [r5, #0]
 8008424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800842c:	2301      	movs	r3, #1
 800842e:	e0a4      	b.n	800857a <_printf_i+0x1f6>
 8008430:	6820      	ldr	r0, [r4, #0]
 8008432:	6829      	ldr	r1, [r5, #0]
 8008434:	0606      	lsls	r6, r0, #24
 8008436:	f101 0304 	add.w	r3, r1, #4
 800843a:	d50a      	bpl.n	8008452 <_printf_i+0xce>
 800843c:	680e      	ldr	r6, [r1, #0]
 800843e:	602b      	str	r3, [r5, #0]
 8008440:	2e00      	cmp	r6, #0
 8008442:	da03      	bge.n	800844c <_printf_i+0xc8>
 8008444:	232d      	movs	r3, #45	; 0x2d
 8008446:	4276      	negs	r6, r6
 8008448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800844c:	230a      	movs	r3, #10
 800844e:	485e      	ldr	r0, [pc, #376]	; (80085c8 <_printf_i+0x244>)
 8008450:	e019      	b.n	8008486 <_printf_i+0x102>
 8008452:	680e      	ldr	r6, [r1, #0]
 8008454:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008458:	602b      	str	r3, [r5, #0]
 800845a:	bf18      	it	ne
 800845c:	b236      	sxthne	r6, r6
 800845e:	e7ef      	b.n	8008440 <_printf_i+0xbc>
 8008460:	682b      	ldr	r3, [r5, #0]
 8008462:	6820      	ldr	r0, [r4, #0]
 8008464:	1d19      	adds	r1, r3, #4
 8008466:	6029      	str	r1, [r5, #0]
 8008468:	0601      	lsls	r1, r0, #24
 800846a:	d501      	bpl.n	8008470 <_printf_i+0xec>
 800846c:	681e      	ldr	r6, [r3, #0]
 800846e:	e002      	b.n	8008476 <_printf_i+0xf2>
 8008470:	0646      	lsls	r6, r0, #25
 8008472:	d5fb      	bpl.n	800846c <_printf_i+0xe8>
 8008474:	881e      	ldrh	r6, [r3, #0]
 8008476:	2f6f      	cmp	r7, #111	; 0x6f
 8008478:	bf0c      	ite	eq
 800847a:	2308      	moveq	r3, #8
 800847c:	230a      	movne	r3, #10
 800847e:	4852      	ldr	r0, [pc, #328]	; (80085c8 <_printf_i+0x244>)
 8008480:	2100      	movs	r1, #0
 8008482:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008486:	6865      	ldr	r5, [r4, #4]
 8008488:	2d00      	cmp	r5, #0
 800848a:	bfa8      	it	ge
 800848c:	6821      	ldrge	r1, [r4, #0]
 800848e:	60a5      	str	r5, [r4, #8]
 8008490:	bfa4      	itt	ge
 8008492:	f021 0104 	bicge.w	r1, r1, #4
 8008496:	6021      	strge	r1, [r4, #0]
 8008498:	b90e      	cbnz	r6, 800849e <_printf_i+0x11a>
 800849a:	2d00      	cmp	r5, #0
 800849c:	d04d      	beq.n	800853a <_printf_i+0x1b6>
 800849e:	4615      	mov	r5, r2
 80084a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80084a4:	fb03 6711 	mls	r7, r3, r1, r6
 80084a8:	5dc7      	ldrb	r7, [r0, r7]
 80084aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80084ae:	4637      	mov	r7, r6
 80084b0:	42bb      	cmp	r3, r7
 80084b2:	460e      	mov	r6, r1
 80084b4:	d9f4      	bls.n	80084a0 <_printf_i+0x11c>
 80084b6:	2b08      	cmp	r3, #8
 80084b8:	d10b      	bne.n	80084d2 <_printf_i+0x14e>
 80084ba:	6823      	ldr	r3, [r4, #0]
 80084bc:	07de      	lsls	r6, r3, #31
 80084be:	d508      	bpl.n	80084d2 <_printf_i+0x14e>
 80084c0:	6923      	ldr	r3, [r4, #16]
 80084c2:	6861      	ldr	r1, [r4, #4]
 80084c4:	4299      	cmp	r1, r3
 80084c6:	bfde      	ittt	le
 80084c8:	2330      	movle	r3, #48	; 0x30
 80084ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80084ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80084d2:	1b52      	subs	r2, r2, r5
 80084d4:	6122      	str	r2, [r4, #16]
 80084d6:	464b      	mov	r3, r9
 80084d8:	4621      	mov	r1, r4
 80084da:	4640      	mov	r0, r8
 80084dc:	f8cd a000 	str.w	sl, [sp]
 80084e0:	aa03      	add	r2, sp, #12
 80084e2:	f7ff fedf 	bl	80082a4 <_printf_common>
 80084e6:	3001      	adds	r0, #1
 80084e8:	d14c      	bne.n	8008584 <_printf_i+0x200>
 80084ea:	f04f 30ff 	mov.w	r0, #4294967295
 80084ee:	b004      	add	sp, #16
 80084f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f4:	4834      	ldr	r0, [pc, #208]	; (80085c8 <_printf_i+0x244>)
 80084f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80084fa:	6829      	ldr	r1, [r5, #0]
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8008502:	6029      	str	r1, [r5, #0]
 8008504:	061d      	lsls	r5, r3, #24
 8008506:	d514      	bpl.n	8008532 <_printf_i+0x1ae>
 8008508:	07df      	lsls	r7, r3, #31
 800850a:	bf44      	itt	mi
 800850c:	f043 0320 	orrmi.w	r3, r3, #32
 8008510:	6023      	strmi	r3, [r4, #0]
 8008512:	b91e      	cbnz	r6, 800851c <_printf_i+0x198>
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	f023 0320 	bic.w	r3, r3, #32
 800851a:	6023      	str	r3, [r4, #0]
 800851c:	2310      	movs	r3, #16
 800851e:	e7af      	b.n	8008480 <_printf_i+0xfc>
 8008520:	6823      	ldr	r3, [r4, #0]
 8008522:	f043 0320 	orr.w	r3, r3, #32
 8008526:	6023      	str	r3, [r4, #0]
 8008528:	2378      	movs	r3, #120	; 0x78
 800852a:	4828      	ldr	r0, [pc, #160]	; (80085cc <_printf_i+0x248>)
 800852c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008530:	e7e3      	b.n	80084fa <_printf_i+0x176>
 8008532:	0659      	lsls	r1, r3, #25
 8008534:	bf48      	it	mi
 8008536:	b2b6      	uxthmi	r6, r6
 8008538:	e7e6      	b.n	8008508 <_printf_i+0x184>
 800853a:	4615      	mov	r5, r2
 800853c:	e7bb      	b.n	80084b6 <_printf_i+0x132>
 800853e:	682b      	ldr	r3, [r5, #0]
 8008540:	6826      	ldr	r6, [r4, #0]
 8008542:	1d18      	adds	r0, r3, #4
 8008544:	6961      	ldr	r1, [r4, #20]
 8008546:	6028      	str	r0, [r5, #0]
 8008548:	0635      	lsls	r5, r6, #24
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	d501      	bpl.n	8008552 <_printf_i+0x1ce>
 800854e:	6019      	str	r1, [r3, #0]
 8008550:	e002      	b.n	8008558 <_printf_i+0x1d4>
 8008552:	0670      	lsls	r0, r6, #25
 8008554:	d5fb      	bpl.n	800854e <_printf_i+0x1ca>
 8008556:	8019      	strh	r1, [r3, #0]
 8008558:	2300      	movs	r3, #0
 800855a:	4615      	mov	r5, r2
 800855c:	6123      	str	r3, [r4, #16]
 800855e:	e7ba      	b.n	80084d6 <_printf_i+0x152>
 8008560:	682b      	ldr	r3, [r5, #0]
 8008562:	2100      	movs	r1, #0
 8008564:	1d1a      	adds	r2, r3, #4
 8008566:	602a      	str	r2, [r5, #0]
 8008568:	681d      	ldr	r5, [r3, #0]
 800856a:	6862      	ldr	r2, [r4, #4]
 800856c:	4628      	mov	r0, r5
 800856e:	f000 feb5 	bl	80092dc <memchr>
 8008572:	b108      	cbz	r0, 8008578 <_printf_i+0x1f4>
 8008574:	1b40      	subs	r0, r0, r5
 8008576:	6060      	str	r0, [r4, #4]
 8008578:	6863      	ldr	r3, [r4, #4]
 800857a:	6123      	str	r3, [r4, #16]
 800857c:	2300      	movs	r3, #0
 800857e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008582:	e7a8      	b.n	80084d6 <_printf_i+0x152>
 8008584:	462a      	mov	r2, r5
 8008586:	4649      	mov	r1, r9
 8008588:	4640      	mov	r0, r8
 800858a:	6923      	ldr	r3, [r4, #16]
 800858c:	47d0      	blx	sl
 800858e:	3001      	adds	r0, #1
 8008590:	d0ab      	beq.n	80084ea <_printf_i+0x166>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	079b      	lsls	r3, r3, #30
 8008596:	d413      	bmi.n	80085c0 <_printf_i+0x23c>
 8008598:	68e0      	ldr	r0, [r4, #12]
 800859a:	9b03      	ldr	r3, [sp, #12]
 800859c:	4298      	cmp	r0, r3
 800859e:	bfb8      	it	lt
 80085a0:	4618      	movlt	r0, r3
 80085a2:	e7a4      	b.n	80084ee <_printf_i+0x16a>
 80085a4:	2301      	movs	r3, #1
 80085a6:	4632      	mov	r2, r6
 80085a8:	4649      	mov	r1, r9
 80085aa:	4640      	mov	r0, r8
 80085ac:	47d0      	blx	sl
 80085ae:	3001      	adds	r0, #1
 80085b0:	d09b      	beq.n	80084ea <_printf_i+0x166>
 80085b2:	3501      	adds	r5, #1
 80085b4:	68e3      	ldr	r3, [r4, #12]
 80085b6:	9903      	ldr	r1, [sp, #12]
 80085b8:	1a5b      	subs	r3, r3, r1
 80085ba:	42ab      	cmp	r3, r5
 80085bc:	dcf2      	bgt.n	80085a4 <_printf_i+0x220>
 80085be:	e7eb      	b.n	8008598 <_printf_i+0x214>
 80085c0:	2500      	movs	r5, #0
 80085c2:	f104 0619 	add.w	r6, r4, #25
 80085c6:	e7f5      	b.n	80085b4 <_printf_i+0x230>
 80085c8:	0800a782 	.word	0x0800a782
 80085cc:	0800a793 	.word	0x0800a793

080085d0 <quorem>:
 80085d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d4:	6903      	ldr	r3, [r0, #16]
 80085d6:	690c      	ldr	r4, [r1, #16]
 80085d8:	4607      	mov	r7, r0
 80085da:	42a3      	cmp	r3, r4
 80085dc:	f2c0 8082 	blt.w	80086e4 <quorem+0x114>
 80085e0:	3c01      	subs	r4, #1
 80085e2:	f100 0514 	add.w	r5, r0, #20
 80085e6:	f101 0814 	add.w	r8, r1, #20
 80085ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085ee:	9301      	str	r3, [sp, #4]
 80085f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085f8:	3301      	adds	r3, #1
 80085fa:	429a      	cmp	r2, r3
 80085fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008600:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008604:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008608:	d331      	bcc.n	800866e <quorem+0x9e>
 800860a:	f04f 0e00 	mov.w	lr, #0
 800860e:	4640      	mov	r0, r8
 8008610:	46ac      	mov	ip, r5
 8008612:	46f2      	mov	sl, lr
 8008614:	f850 2b04 	ldr.w	r2, [r0], #4
 8008618:	b293      	uxth	r3, r2
 800861a:	fb06 e303 	mla	r3, r6, r3, lr
 800861e:	0c12      	lsrs	r2, r2, #16
 8008620:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008624:	b29b      	uxth	r3, r3
 8008626:	fb06 e202 	mla	r2, r6, r2, lr
 800862a:	ebaa 0303 	sub.w	r3, sl, r3
 800862e:	f8dc a000 	ldr.w	sl, [ip]
 8008632:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008636:	fa1f fa8a 	uxth.w	sl, sl
 800863a:	4453      	add	r3, sl
 800863c:	f8dc a000 	ldr.w	sl, [ip]
 8008640:	b292      	uxth	r2, r2
 8008642:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008646:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800864a:	b29b      	uxth	r3, r3
 800864c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008650:	4581      	cmp	r9, r0
 8008652:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008656:	f84c 3b04 	str.w	r3, [ip], #4
 800865a:	d2db      	bcs.n	8008614 <quorem+0x44>
 800865c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008660:	b92b      	cbnz	r3, 800866e <quorem+0x9e>
 8008662:	9b01      	ldr	r3, [sp, #4]
 8008664:	3b04      	subs	r3, #4
 8008666:	429d      	cmp	r5, r3
 8008668:	461a      	mov	r2, r3
 800866a:	d32f      	bcc.n	80086cc <quorem+0xfc>
 800866c:	613c      	str	r4, [r7, #16]
 800866e:	4638      	mov	r0, r7
 8008670:	f001 f8ce 	bl	8009810 <__mcmp>
 8008674:	2800      	cmp	r0, #0
 8008676:	db25      	blt.n	80086c4 <quorem+0xf4>
 8008678:	4628      	mov	r0, r5
 800867a:	f04f 0c00 	mov.w	ip, #0
 800867e:	3601      	adds	r6, #1
 8008680:	f858 1b04 	ldr.w	r1, [r8], #4
 8008684:	f8d0 e000 	ldr.w	lr, [r0]
 8008688:	b28b      	uxth	r3, r1
 800868a:	ebac 0303 	sub.w	r3, ip, r3
 800868e:	fa1f f28e 	uxth.w	r2, lr
 8008692:	4413      	add	r3, r2
 8008694:	0c0a      	lsrs	r2, r1, #16
 8008696:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800869a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800869e:	b29b      	uxth	r3, r3
 80086a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086a4:	45c1      	cmp	r9, r8
 80086a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80086aa:	f840 3b04 	str.w	r3, [r0], #4
 80086ae:	d2e7      	bcs.n	8008680 <quorem+0xb0>
 80086b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086b8:	b922      	cbnz	r2, 80086c4 <quorem+0xf4>
 80086ba:	3b04      	subs	r3, #4
 80086bc:	429d      	cmp	r5, r3
 80086be:	461a      	mov	r2, r3
 80086c0:	d30a      	bcc.n	80086d8 <quorem+0x108>
 80086c2:	613c      	str	r4, [r7, #16]
 80086c4:	4630      	mov	r0, r6
 80086c6:	b003      	add	sp, #12
 80086c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086cc:	6812      	ldr	r2, [r2, #0]
 80086ce:	3b04      	subs	r3, #4
 80086d0:	2a00      	cmp	r2, #0
 80086d2:	d1cb      	bne.n	800866c <quorem+0x9c>
 80086d4:	3c01      	subs	r4, #1
 80086d6:	e7c6      	b.n	8008666 <quorem+0x96>
 80086d8:	6812      	ldr	r2, [r2, #0]
 80086da:	3b04      	subs	r3, #4
 80086dc:	2a00      	cmp	r2, #0
 80086de:	d1f0      	bne.n	80086c2 <quorem+0xf2>
 80086e0:	3c01      	subs	r4, #1
 80086e2:	e7eb      	b.n	80086bc <quorem+0xec>
 80086e4:	2000      	movs	r0, #0
 80086e6:	e7ee      	b.n	80086c6 <quorem+0xf6>

080086e8 <_dtoa_r>:
 80086e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	4616      	mov	r6, r2
 80086ee:	461f      	mov	r7, r3
 80086f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80086f2:	b099      	sub	sp, #100	; 0x64
 80086f4:	4605      	mov	r5, r0
 80086f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80086fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80086fe:	b974      	cbnz	r4, 800871e <_dtoa_r+0x36>
 8008700:	2010      	movs	r0, #16
 8008702:	f000 fde3 	bl	80092cc <malloc>
 8008706:	4602      	mov	r2, r0
 8008708:	6268      	str	r0, [r5, #36]	; 0x24
 800870a:	b920      	cbnz	r0, 8008716 <_dtoa_r+0x2e>
 800870c:	21ea      	movs	r1, #234	; 0xea
 800870e:	4ba8      	ldr	r3, [pc, #672]	; (80089b0 <_dtoa_r+0x2c8>)
 8008710:	48a8      	ldr	r0, [pc, #672]	; (80089b4 <_dtoa_r+0x2cc>)
 8008712:	f001 fa81 	bl	8009c18 <__assert_func>
 8008716:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800871a:	6004      	str	r4, [r0, #0]
 800871c:	60c4      	str	r4, [r0, #12]
 800871e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008720:	6819      	ldr	r1, [r3, #0]
 8008722:	b151      	cbz	r1, 800873a <_dtoa_r+0x52>
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	2301      	movs	r3, #1
 8008728:	4093      	lsls	r3, r2
 800872a:	604a      	str	r2, [r1, #4]
 800872c:	608b      	str	r3, [r1, #8]
 800872e:	4628      	mov	r0, r5
 8008730:	f000 fe30 	bl	8009394 <_Bfree>
 8008734:	2200      	movs	r2, #0
 8008736:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008738:	601a      	str	r2, [r3, #0]
 800873a:	1e3b      	subs	r3, r7, #0
 800873c:	bfaf      	iteee	ge
 800873e:	2300      	movge	r3, #0
 8008740:	2201      	movlt	r2, #1
 8008742:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008746:	9305      	strlt	r3, [sp, #20]
 8008748:	bfa8      	it	ge
 800874a:	f8c8 3000 	strge.w	r3, [r8]
 800874e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008752:	4b99      	ldr	r3, [pc, #612]	; (80089b8 <_dtoa_r+0x2d0>)
 8008754:	bfb8      	it	lt
 8008756:	f8c8 2000 	strlt.w	r2, [r8]
 800875a:	ea33 0309 	bics.w	r3, r3, r9
 800875e:	d119      	bne.n	8008794 <_dtoa_r+0xac>
 8008760:	f242 730f 	movw	r3, #9999	; 0x270f
 8008764:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800876c:	4333      	orrs	r3, r6
 800876e:	f000 857f 	beq.w	8009270 <_dtoa_r+0xb88>
 8008772:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008774:	b953      	cbnz	r3, 800878c <_dtoa_r+0xa4>
 8008776:	4b91      	ldr	r3, [pc, #580]	; (80089bc <_dtoa_r+0x2d4>)
 8008778:	e022      	b.n	80087c0 <_dtoa_r+0xd8>
 800877a:	4b91      	ldr	r3, [pc, #580]	; (80089c0 <_dtoa_r+0x2d8>)
 800877c:	9303      	str	r3, [sp, #12]
 800877e:	3308      	adds	r3, #8
 8008780:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008782:	6013      	str	r3, [r2, #0]
 8008784:	9803      	ldr	r0, [sp, #12]
 8008786:	b019      	add	sp, #100	; 0x64
 8008788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878c:	4b8b      	ldr	r3, [pc, #556]	; (80089bc <_dtoa_r+0x2d4>)
 800878e:	9303      	str	r3, [sp, #12]
 8008790:	3303      	adds	r3, #3
 8008792:	e7f5      	b.n	8008780 <_dtoa_r+0x98>
 8008794:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008798:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800879c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087a0:	2200      	movs	r2, #0
 80087a2:	2300      	movs	r3, #0
 80087a4:	f7f8 f900 	bl	80009a8 <__aeabi_dcmpeq>
 80087a8:	4680      	mov	r8, r0
 80087aa:	b158      	cbz	r0, 80087c4 <_dtoa_r+0xdc>
 80087ac:	2301      	movs	r3, #1
 80087ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80087b0:	6013      	str	r3, [r2, #0]
 80087b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 8558 	beq.w	800926a <_dtoa_r+0xb82>
 80087ba:	4882      	ldr	r0, [pc, #520]	; (80089c4 <_dtoa_r+0x2dc>)
 80087bc:	6018      	str	r0, [r3, #0]
 80087be:	1e43      	subs	r3, r0, #1
 80087c0:	9303      	str	r3, [sp, #12]
 80087c2:	e7df      	b.n	8008784 <_dtoa_r+0x9c>
 80087c4:	ab16      	add	r3, sp, #88	; 0x58
 80087c6:	9301      	str	r3, [sp, #4]
 80087c8:	ab17      	add	r3, sp, #92	; 0x5c
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	4628      	mov	r0, r5
 80087ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80087d2:	f001 f8c5 	bl	8009960 <__d2b>
 80087d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80087da:	4683      	mov	fp, r0
 80087dc:	2c00      	cmp	r4, #0
 80087de:	d07f      	beq.n	80088e0 <_dtoa_r+0x1f8>
 80087e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087e6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80087ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80087f2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80087f6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80087fa:	2200      	movs	r2, #0
 80087fc:	4b72      	ldr	r3, [pc, #456]	; (80089c8 <_dtoa_r+0x2e0>)
 80087fe:	f7f7 fcb3 	bl	8000168 <__aeabi_dsub>
 8008802:	a365      	add	r3, pc, #404	; (adr r3, 8008998 <_dtoa_r+0x2b0>)
 8008804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008808:	f7f7 fe66 	bl	80004d8 <__aeabi_dmul>
 800880c:	a364      	add	r3, pc, #400	; (adr r3, 80089a0 <_dtoa_r+0x2b8>)
 800880e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008812:	f7f7 fcab 	bl	800016c <__adddf3>
 8008816:	4606      	mov	r6, r0
 8008818:	4620      	mov	r0, r4
 800881a:	460f      	mov	r7, r1
 800881c:	f7f7 fdf2 	bl	8000404 <__aeabi_i2d>
 8008820:	a361      	add	r3, pc, #388	; (adr r3, 80089a8 <_dtoa_r+0x2c0>)
 8008822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008826:	f7f7 fe57 	bl	80004d8 <__aeabi_dmul>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	4630      	mov	r0, r6
 8008830:	4639      	mov	r1, r7
 8008832:	f7f7 fc9b 	bl	800016c <__adddf3>
 8008836:	4606      	mov	r6, r0
 8008838:	460f      	mov	r7, r1
 800883a:	f7f8 f8fd 	bl	8000a38 <__aeabi_d2iz>
 800883e:	2200      	movs	r2, #0
 8008840:	4682      	mov	sl, r0
 8008842:	2300      	movs	r3, #0
 8008844:	4630      	mov	r0, r6
 8008846:	4639      	mov	r1, r7
 8008848:	f7f8 f8b8 	bl	80009bc <__aeabi_dcmplt>
 800884c:	b148      	cbz	r0, 8008862 <_dtoa_r+0x17a>
 800884e:	4650      	mov	r0, sl
 8008850:	f7f7 fdd8 	bl	8000404 <__aeabi_i2d>
 8008854:	4632      	mov	r2, r6
 8008856:	463b      	mov	r3, r7
 8008858:	f7f8 f8a6 	bl	80009a8 <__aeabi_dcmpeq>
 800885c:	b908      	cbnz	r0, 8008862 <_dtoa_r+0x17a>
 800885e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008862:	f1ba 0f16 	cmp.w	sl, #22
 8008866:	d858      	bhi.n	800891a <_dtoa_r+0x232>
 8008868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <_dtoa_r+0x2e4>)
 800886e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008876:	f7f8 f8a1 	bl	80009bc <__aeabi_dcmplt>
 800887a:	2800      	cmp	r0, #0
 800887c:	d04f      	beq.n	800891e <_dtoa_r+0x236>
 800887e:	2300      	movs	r3, #0
 8008880:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008884:	930f      	str	r3, [sp, #60]	; 0x3c
 8008886:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008888:	1b1c      	subs	r4, r3, r4
 800888a:	1e63      	subs	r3, r4, #1
 800888c:	9309      	str	r3, [sp, #36]	; 0x24
 800888e:	bf49      	itett	mi
 8008890:	f1c4 0301 	rsbmi	r3, r4, #1
 8008894:	2300      	movpl	r3, #0
 8008896:	9306      	strmi	r3, [sp, #24]
 8008898:	2300      	movmi	r3, #0
 800889a:	bf54      	ite	pl
 800889c:	9306      	strpl	r3, [sp, #24]
 800889e:	9309      	strmi	r3, [sp, #36]	; 0x24
 80088a0:	f1ba 0f00 	cmp.w	sl, #0
 80088a4:	db3d      	blt.n	8008922 <_dtoa_r+0x23a>
 80088a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088a8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80088ac:	4453      	add	r3, sl
 80088ae:	9309      	str	r3, [sp, #36]	; 0x24
 80088b0:	2300      	movs	r3, #0
 80088b2:	930a      	str	r3, [sp, #40]	; 0x28
 80088b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088b6:	2b09      	cmp	r3, #9
 80088b8:	f200 808c 	bhi.w	80089d4 <_dtoa_r+0x2ec>
 80088bc:	2b05      	cmp	r3, #5
 80088be:	bfc4      	itt	gt
 80088c0:	3b04      	subgt	r3, #4
 80088c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80088c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088c6:	bfc8      	it	gt
 80088c8:	2400      	movgt	r4, #0
 80088ca:	f1a3 0302 	sub.w	r3, r3, #2
 80088ce:	bfd8      	it	le
 80088d0:	2401      	movle	r4, #1
 80088d2:	2b03      	cmp	r3, #3
 80088d4:	f200 808a 	bhi.w	80089ec <_dtoa_r+0x304>
 80088d8:	e8df f003 	tbb	[pc, r3]
 80088dc:	5b4d4f2d 	.word	0x5b4d4f2d
 80088e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80088e4:	441c      	add	r4, r3
 80088e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80088ea:	2b20      	cmp	r3, #32
 80088ec:	bfc3      	ittte	gt
 80088ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80088f2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80088f6:	fa09 f303 	lslgt.w	r3, r9, r3
 80088fa:	f1c3 0320 	rsble	r3, r3, #32
 80088fe:	bfc6      	itte	gt
 8008900:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008904:	4318      	orrgt	r0, r3
 8008906:	fa06 f003 	lslle.w	r0, r6, r3
 800890a:	f7f7 fd6b 	bl	80003e4 <__aeabi_ui2d>
 800890e:	2301      	movs	r3, #1
 8008910:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008914:	3c01      	subs	r4, #1
 8008916:	9313      	str	r3, [sp, #76]	; 0x4c
 8008918:	e76f      	b.n	80087fa <_dtoa_r+0x112>
 800891a:	2301      	movs	r3, #1
 800891c:	e7b2      	b.n	8008884 <_dtoa_r+0x19c>
 800891e:	900f      	str	r0, [sp, #60]	; 0x3c
 8008920:	e7b1      	b.n	8008886 <_dtoa_r+0x19e>
 8008922:	9b06      	ldr	r3, [sp, #24]
 8008924:	eba3 030a 	sub.w	r3, r3, sl
 8008928:	9306      	str	r3, [sp, #24]
 800892a:	f1ca 0300 	rsb	r3, sl, #0
 800892e:	930a      	str	r3, [sp, #40]	; 0x28
 8008930:	2300      	movs	r3, #0
 8008932:	930e      	str	r3, [sp, #56]	; 0x38
 8008934:	e7be      	b.n	80088b4 <_dtoa_r+0x1cc>
 8008936:	2300      	movs	r3, #0
 8008938:	930b      	str	r3, [sp, #44]	; 0x2c
 800893a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800893c:	2b00      	cmp	r3, #0
 800893e:	dc58      	bgt.n	80089f2 <_dtoa_r+0x30a>
 8008940:	f04f 0901 	mov.w	r9, #1
 8008944:	464b      	mov	r3, r9
 8008946:	f8cd 9020 	str.w	r9, [sp, #32]
 800894a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800894e:	2200      	movs	r2, #0
 8008950:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008952:	6042      	str	r2, [r0, #4]
 8008954:	2204      	movs	r2, #4
 8008956:	f102 0614 	add.w	r6, r2, #20
 800895a:	429e      	cmp	r6, r3
 800895c:	6841      	ldr	r1, [r0, #4]
 800895e:	d94e      	bls.n	80089fe <_dtoa_r+0x316>
 8008960:	4628      	mov	r0, r5
 8008962:	f000 fcd7 	bl	8009314 <_Balloc>
 8008966:	9003      	str	r0, [sp, #12]
 8008968:	2800      	cmp	r0, #0
 800896a:	d14c      	bne.n	8008a06 <_dtoa_r+0x31e>
 800896c:	4602      	mov	r2, r0
 800896e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008972:	4b17      	ldr	r3, [pc, #92]	; (80089d0 <_dtoa_r+0x2e8>)
 8008974:	e6cc      	b.n	8008710 <_dtoa_r+0x28>
 8008976:	2301      	movs	r3, #1
 8008978:	e7de      	b.n	8008938 <_dtoa_r+0x250>
 800897a:	2300      	movs	r3, #0
 800897c:	930b      	str	r3, [sp, #44]	; 0x2c
 800897e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008980:	eb0a 0903 	add.w	r9, sl, r3
 8008984:	f109 0301 	add.w	r3, r9, #1
 8008988:	2b01      	cmp	r3, #1
 800898a:	9308      	str	r3, [sp, #32]
 800898c:	bfb8      	it	lt
 800898e:	2301      	movlt	r3, #1
 8008990:	e7dd      	b.n	800894e <_dtoa_r+0x266>
 8008992:	2301      	movs	r3, #1
 8008994:	e7f2      	b.n	800897c <_dtoa_r+0x294>
 8008996:	bf00      	nop
 8008998:	636f4361 	.word	0x636f4361
 800899c:	3fd287a7 	.word	0x3fd287a7
 80089a0:	8b60c8b3 	.word	0x8b60c8b3
 80089a4:	3fc68a28 	.word	0x3fc68a28
 80089a8:	509f79fb 	.word	0x509f79fb
 80089ac:	3fd34413 	.word	0x3fd34413
 80089b0:	0800a7b1 	.word	0x0800a7b1
 80089b4:	0800a7c8 	.word	0x0800a7c8
 80089b8:	7ff00000 	.word	0x7ff00000
 80089bc:	0800a7ad 	.word	0x0800a7ad
 80089c0:	0800a7a4 	.word	0x0800a7a4
 80089c4:	0800a781 	.word	0x0800a781
 80089c8:	3ff80000 	.word	0x3ff80000
 80089cc:	0800a8b8 	.word	0x0800a8b8
 80089d0:	0800a823 	.word	0x0800a823
 80089d4:	2401      	movs	r4, #1
 80089d6:	2300      	movs	r3, #0
 80089d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80089da:	9322      	str	r3, [sp, #136]	; 0x88
 80089dc:	f04f 39ff 	mov.w	r9, #4294967295
 80089e0:	2200      	movs	r2, #0
 80089e2:	2312      	movs	r3, #18
 80089e4:	f8cd 9020 	str.w	r9, [sp, #32]
 80089e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80089ea:	e7b0      	b.n	800894e <_dtoa_r+0x266>
 80089ec:	2301      	movs	r3, #1
 80089ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80089f0:	e7f4      	b.n	80089dc <_dtoa_r+0x2f4>
 80089f2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80089f6:	464b      	mov	r3, r9
 80089f8:	f8cd 9020 	str.w	r9, [sp, #32]
 80089fc:	e7a7      	b.n	800894e <_dtoa_r+0x266>
 80089fe:	3101      	adds	r1, #1
 8008a00:	6041      	str	r1, [r0, #4]
 8008a02:	0052      	lsls	r2, r2, #1
 8008a04:	e7a7      	b.n	8008956 <_dtoa_r+0x26e>
 8008a06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a08:	9a03      	ldr	r2, [sp, #12]
 8008a0a:	601a      	str	r2, [r3, #0]
 8008a0c:	9b08      	ldr	r3, [sp, #32]
 8008a0e:	2b0e      	cmp	r3, #14
 8008a10:	f200 80a8 	bhi.w	8008b64 <_dtoa_r+0x47c>
 8008a14:	2c00      	cmp	r4, #0
 8008a16:	f000 80a5 	beq.w	8008b64 <_dtoa_r+0x47c>
 8008a1a:	f1ba 0f00 	cmp.w	sl, #0
 8008a1e:	dd34      	ble.n	8008a8a <_dtoa_r+0x3a2>
 8008a20:	4a9a      	ldr	r2, [pc, #616]	; (8008c8c <_dtoa_r+0x5a4>)
 8008a22:	f00a 030f 	and.w	r3, sl, #15
 8008a26:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008a2a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008a2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008a32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008a36:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008a3a:	d016      	beq.n	8008a6a <_dtoa_r+0x382>
 8008a3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a40:	4b93      	ldr	r3, [pc, #588]	; (8008c90 <_dtoa_r+0x5a8>)
 8008a42:	2703      	movs	r7, #3
 8008a44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a48:	f7f7 fe70 	bl	800072c <__aeabi_ddiv>
 8008a4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a50:	f004 040f 	and.w	r4, r4, #15
 8008a54:	4e8e      	ldr	r6, [pc, #568]	; (8008c90 <_dtoa_r+0x5a8>)
 8008a56:	b954      	cbnz	r4, 8008a6e <_dtoa_r+0x386>
 8008a58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a60:	f7f7 fe64 	bl	800072c <__aeabi_ddiv>
 8008a64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a68:	e029      	b.n	8008abe <_dtoa_r+0x3d6>
 8008a6a:	2702      	movs	r7, #2
 8008a6c:	e7f2      	b.n	8008a54 <_dtoa_r+0x36c>
 8008a6e:	07e1      	lsls	r1, r4, #31
 8008a70:	d508      	bpl.n	8008a84 <_dtoa_r+0x39c>
 8008a72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a7a:	f7f7 fd2d 	bl	80004d8 <__aeabi_dmul>
 8008a7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a82:	3701      	adds	r7, #1
 8008a84:	1064      	asrs	r4, r4, #1
 8008a86:	3608      	adds	r6, #8
 8008a88:	e7e5      	b.n	8008a56 <_dtoa_r+0x36e>
 8008a8a:	f000 80a5 	beq.w	8008bd8 <_dtoa_r+0x4f0>
 8008a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a92:	f1ca 0400 	rsb	r4, sl, #0
 8008a96:	4b7d      	ldr	r3, [pc, #500]	; (8008c8c <_dtoa_r+0x5a4>)
 8008a98:	f004 020f 	and.w	r2, r4, #15
 8008a9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa4:	f7f7 fd18 	bl	80004d8 <__aeabi_dmul>
 8008aa8:	2702      	movs	r7, #2
 8008aaa:	2300      	movs	r3, #0
 8008aac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ab0:	4e77      	ldr	r6, [pc, #476]	; (8008c90 <_dtoa_r+0x5a8>)
 8008ab2:	1124      	asrs	r4, r4, #4
 8008ab4:	2c00      	cmp	r4, #0
 8008ab6:	f040 8084 	bne.w	8008bc2 <_dtoa_r+0x4da>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1d2      	bne.n	8008a64 <_dtoa_r+0x37c>
 8008abe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f000 808b 	beq.w	8008bdc <_dtoa_r+0x4f4>
 8008ac6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008aca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008ace:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	4b6f      	ldr	r3, [pc, #444]	; (8008c94 <_dtoa_r+0x5ac>)
 8008ad6:	f7f7 ff71 	bl	80009bc <__aeabi_dcmplt>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d07e      	beq.n	8008bdc <_dtoa_r+0x4f4>
 8008ade:	9b08      	ldr	r3, [sp, #32]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d07b      	beq.n	8008bdc <_dtoa_r+0x4f4>
 8008ae4:	f1b9 0f00 	cmp.w	r9, #0
 8008ae8:	dd38      	ble.n	8008b5c <_dtoa_r+0x474>
 8008aea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008aee:	2200      	movs	r2, #0
 8008af0:	4b69      	ldr	r3, [pc, #420]	; (8008c98 <_dtoa_r+0x5b0>)
 8008af2:	f7f7 fcf1 	bl	80004d8 <__aeabi_dmul>
 8008af6:	464c      	mov	r4, r9
 8008af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008afc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008b00:	3701      	adds	r7, #1
 8008b02:	4638      	mov	r0, r7
 8008b04:	f7f7 fc7e 	bl	8000404 <__aeabi_i2d>
 8008b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b0c:	f7f7 fce4 	bl	80004d8 <__aeabi_dmul>
 8008b10:	2200      	movs	r2, #0
 8008b12:	4b62      	ldr	r3, [pc, #392]	; (8008c9c <_dtoa_r+0x5b4>)
 8008b14:	f7f7 fb2a 	bl	800016c <__adddf3>
 8008b18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008b1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b20:	9611      	str	r6, [sp, #68]	; 0x44
 8008b22:	2c00      	cmp	r4, #0
 8008b24:	d15d      	bne.n	8008be2 <_dtoa_r+0x4fa>
 8008b26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	4b5c      	ldr	r3, [pc, #368]	; (8008ca0 <_dtoa_r+0x5b8>)
 8008b2e:	f7f7 fb1b 	bl	8000168 <__aeabi_dsub>
 8008b32:	4602      	mov	r2, r0
 8008b34:	460b      	mov	r3, r1
 8008b36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b3a:	4633      	mov	r3, r6
 8008b3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b3e:	f7f7 ff5b 	bl	80009f8 <__aeabi_dcmpgt>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f040 829c 	bne.w	8009080 <_dtoa_r+0x998>
 8008b48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b4e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008b52:	f7f7 ff33 	bl	80009bc <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	f040 8290 	bne.w	800907c <_dtoa_r+0x994>
 8008b5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008b60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f2c0 8152 	blt.w	8008e10 <_dtoa_r+0x728>
 8008b6c:	f1ba 0f0e 	cmp.w	sl, #14
 8008b70:	f300 814e 	bgt.w	8008e10 <_dtoa_r+0x728>
 8008b74:	4b45      	ldr	r3, [pc, #276]	; (8008c8c <_dtoa_r+0x5a4>)
 8008b76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008b7e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008b82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f280 80db 	bge.w	8008d40 <_dtoa_r+0x658>
 8008b8a:	9b08      	ldr	r3, [sp, #32]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f300 80d7 	bgt.w	8008d40 <_dtoa_r+0x658>
 8008b92:	f040 8272 	bne.w	800907a <_dtoa_r+0x992>
 8008b96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	4b40      	ldr	r3, [pc, #256]	; (8008ca0 <_dtoa_r+0x5b8>)
 8008b9e:	f7f7 fc9b 	bl	80004d8 <__aeabi_dmul>
 8008ba2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ba6:	f7f7 ff1d 	bl	80009e4 <__aeabi_dcmpge>
 8008baa:	9c08      	ldr	r4, [sp, #32]
 8008bac:	4626      	mov	r6, r4
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	f040 8248 	bne.w	8009044 <_dtoa_r+0x95c>
 8008bb4:	2331      	movs	r3, #49	; 0x31
 8008bb6:	9f03      	ldr	r7, [sp, #12]
 8008bb8:	f10a 0a01 	add.w	sl, sl, #1
 8008bbc:	f807 3b01 	strb.w	r3, [r7], #1
 8008bc0:	e244      	b.n	800904c <_dtoa_r+0x964>
 8008bc2:	07e2      	lsls	r2, r4, #31
 8008bc4:	d505      	bpl.n	8008bd2 <_dtoa_r+0x4ea>
 8008bc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008bca:	f7f7 fc85 	bl	80004d8 <__aeabi_dmul>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	3701      	adds	r7, #1
 8008bd2:	1064      	asrs	r4, r4, #1
 8008bd4:	3608      	adds	r6, #8
 8008bd6:	e76d      	b.n	8008ab4 <_dtoa_r+0x3cc>
 8008bd8:	2702      	movs	r7, #2
 8008bda:	e770      	b.n	8008abe <_dtoa_r+0x3d6>
 8008bdc:	46d0      	mov	r8, sl
 8008bde:	9c08      	ldr	r4, [sp, #32]
 8008be0:	e78f      	b.n	8008b02 <_dtoa_r+0x41a>
 8008be2:	9903      	ldr	r1, [sp, #12]
 8008be4:	4b29      	ldr	r3, [pc, #164]	; (8008c8c <_dtoa_r+0x5a4>)
 8008be6:	4421      	add	r1, r4
 8008be8:	9112      	str	r1, [sp, #72]	; 0x48
 8008bea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bf0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008bf4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	d055      	beq.n	8008ca8 <_dtoa_r+0x5c0>
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	4929      	ldr	r1, [pc, #164]	; (8008ca4 <_dtoa_r+0x5bc>)
 8008c00:	f7f7 fd94 	bl	800072c <__aeabi_ddiv>
 8008c04:	463b      	mov	r3, r7
 8008c06:	4632      	mov	r2, r6
 8008c08:	f7f7 faae 	bl	8000168 <__aeabi_dsub>
 8008c0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c10:	9f03      	ldr	r7, [sp, #12]
 8008c12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c16:	f7f7 ff0f 	bl	8000a38 <__aeabi_d2iz>
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	f7f7 fbf2 	bl	8000404 <__aeabi_i2d>
 8008c20:	4602      	mov	r2, r0
 8008c22:	460b      	mov	r3, r1
 8008c24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c28:	f7f7 fa9e 	bl	8000168 <__aeabi_dsub>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	460b      	mov	r3, r1
 8008c30:	3430      	adds	r4, #48	; 0x30
 8008c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c3a:	f807 4b01 	strb.w	r4, [r7], #1
 8008c3e:	f7f7 febd 	bl	80009bc <__aeabi_dcmplt>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d174      	bne.n	8008d30 <_dtoa_r+0x648>
 8008c46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	4911      	ldr	r1, [pc, #68]	; (8008c94 <_dtoa_r+0x5ac>)
 8008c4e:	f7f7 fa8b 	bl	8000168 <__aeabi_dsub>
 8008c52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c56:	f7f7 feb1 	bl	80009bc <__aeabi_dcmplt>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	f040 80b7 	bne.w	8008dce <_dtoa_r+0x6e6>
 8008c60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c62:	429f      	cmp	r7, r3
 8008c64:	f43f af7a 	beq.w	8008b5c <_dtoa_r+0x474>
 8008c68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	4b0a      	ldr	r3, [pc, #40]	; (8008c98 <_dtoa_r+0x5b0>)
 8008c70:	f7f7 fc32 	bl	80004d8 <__aeabi_dmul>
 8008c74:	2200      	movs	r2, #0
 8008c76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c7e:	4b06      	ldr	r3, [pc, #24]	; (8008c98 <_dtoa_r+0x5b0>)
 8008c80:	f7f7 fc2a 	bl	80004d8 <__aeabi_dmul>
 8008c84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c88:	e7c3      	b.n	8008c12 <_dtoa_r+0x52a>
 8008c8a:	bf00      	nop
 8008c8c:	0800a8b8 	.word	0x0800a8b8
 8008c90:	0800a890 	.word	0x0800a890
 8008c94:	3ff00000 	.word	0x3ff00000
 8008c98:	40240000 	.word	0x40240000
 8008c9c:	401c0000 	.word	0x401c0000
 8008ca0:	40140000 	.word	0x40140000
 8008ca4:	3fe00000 	.word	0x3fe00000
 8008ca8:	4630      	mov	r0, r6
 8008caa:	4639      	mov	r1, r7
 8008cac:	f7f7 fc14 	bl	80004d8 <__aeabi_dmul>
 8008cb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008cb6:	9c03      	ldr	r4, [sp, #12]
 8008cb8:	9314      	str	r3, [sp, #80]	; 0x50
 8008cba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cbe:	f7f7 febb 	bl	8000a38 <__aeabi_d2iz>
 8008cc2:	9015      	str	r0, [sp, #84]	; 0x54
 8008cc4:	f7f7 fb9e 	bl	8000404 <__aeabi_i2d>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cd0:	f7f7 fa4a 	bl	8000168 <__aeabi_dsub>
 8008cd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	3330      	adds	r3, #48	; 0x30
 8008cda:	f804 3b01 	strb.w	r3, [r4], #1
 8008cde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ce0:	460f      	mov	r7, r1
 8008ce2:	429c      	cmp	r4, r3
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	d124      	bne.n	8008d34 <_dtoa_r+0x64c>
 8008cea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008cee:	4bb0      	ldr	r3, [pc, #704]	; (8008fb0 <_dtoa_r+0x8c8>)
 8008cf0:	f7f7 fa3c 	bl	800016c <__adddf3>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	460b      	mov	r3, r1
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	4639      	mov	r1, r7
 8008cfc:	f7f7 fe7c 	bl	80009f8 <__aeabi_dcmpgt>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	d163      	bne.n	8008dcc <_dtoa_r+0x6e4>
 8008d04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d08:	2000      	movs	r0, #0
 8008d0a:	49a9      	ldr	r1, [pc, #676]	; (8008fb0 <_dtoa_r+0x8c8>)
 8008d0c:	f7f7 fa2c 	bl	8000168 <__aeabi_dsub>
 8008d10:	4602      	mov	r2, r0
 8008d12:	460b      	mov	r3, r1
 8008d14:	4630      	mov	r0, r6
 8008d16:	4639      	mov	r1, r7
 8008d18:	f7f7 fe50 	bl	80009bc <__aeabi_dcmplt>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	f43f af1d 	beq.w	8008b5c <_dtoa_r+0x474>
 8008d22:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008d24:	1e7b      	subs	r3, r7, #1
 8008d26:	9314      	str	r3, [sp, #80]	; 0x50
 8008d28:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008d2c:	2b30      	cmp	r3, #48	; 0x30
 8008d2e:	d0f8      	beq.n	8008d22 <_dtoa_r+0x63a>
 8008d30:	46c2      	mov	sl, r8
 8008d32:	e03b      	b.n	8008dac <_dtoa_r+0x6c4>
 8008d34:	4b9f      	ldr	r3, [pc, #636]	; (8008fb4 <_dtoa_r+0x8cc>)
 8008d36:	f7f7 fbcf 	bl	80004d8 <__aeabi_dmul>
 8008d3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d3e:	e7bc      	b.n	8008cba <_dtoa_r+0x5d2>
 8008d40:	9f03      	ldr	r7, [sp, #12]
 8008d42:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008d46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	f7f7 fced 	bl	800072c <__aeabi_ddiv>
 8008d52:	f7f7 fe71 	bl	8000a38 <__aeabi_d2iz>
 8008d56:	4604      	mov	r4, r0
 8008d58:	f7f7 fb54 	bl	8000404 <__aeabi_i2d>
 8008d5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d60:	f7f7 fbba 	bl	80004d8 <__aeabi_dmul>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	4640      	mov	r0, r8
 8008d6a:	4649      	mov	r1, r9
 8008d6c:	f7f7 f9fc 	bl	8000168 <__aeabi_dsub>
 8008d70:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008d74:	f807 6b01 	strb.w	r6, [r7], #1
 8008d78:	9e03      	ldr	r6, [sp, #12]
 8008d7a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008d7e:	1bbe      	subs	r6, r7, r6
 8008d80:	45b4      	cmp	ip, r6
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	d136      	bne.n	8008df6 <_dtoa_r+0x70e>
 8008d88:	f7f7 f9f0 	bl	800016c <__adddf3>
 8008d8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d90:	4680      	mov	r8, r0
 8008d92:	4689      	mov	r9, r1
 8008d94:	f7f7 fe30 	bl	80009f8 <__aeabi_dcmpgt>
 8008d98:	bb58      	cbnz	r0, 8008df2 <_dtoa_r+0x70a>
 8008d9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d9e:	4640      	mov	r0, r8
 8008da0:	4649      	mov	r1, r9
 8008da2:	f7f7 fe01 	bl	80009a8 <__aeabi_dcmpeq>
 8008da6:	b108      	cbz	r0, 8008dac <_dtoa_r+0x6c4>
 8008da8:	07e1      	lsls	r1, r4, #31
 8008daa:	d422      	bmi.n	8008df2 <_dtoa_r+0x70a>
 8008dac:	4628      	mov	r0, r5
 8008dae:	4659      	mov	r1, fp
 8008db0:	f000 faf0 	bl	8009394 <_Bfree>
 8008db4:	2300      	movs	r3, #0
 8008db6:	703b      	strb	r3, [r7, #0]
 8008db8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008dba:	f10a 0001 	add.w	r0, sl, #1
 8008dbe:	6018      	str	r0, [r3, #0]
 8008dc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f43f acde 	beq.w	8008784 <_dtoa_r+0x9c>
 8008dc8:	601f      	str	r7, [r3, #0]
 8008dca:	e4db      	b.n	8008784 <_dtoa_r+0x9c>
 8008dcc:	4627      	mov	r7, r4
 8008dce:	463b      	mov	r3, r7
 8008dd0:	461f      	mov	r7, r3
 8008dd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dd6:	2a39      	cmp	r2, #57	; 0x39
 8008dd8:	d107      	bne.n	8008dea <_dtoa_r+0x702>
 8008dda:	9a03      	ldr	r2, [sp, #12]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d1f7      	bne.n	8008dd0 <_dtoa_r+0x6e8>
 8008de0:	2230      	movs	r2, #48	; 0x30
 8008de2:	9903      	ldr	r1, [sp, #12]
 8008de4:	f108 0801 	add.w	r8, r8, #1
 8008de8:	700a      	strb	r2, [r1, #0]
 8008dea:	781a      	ldrb	r2, [r3, #0]
 8008dec:	3201      	adds	r2, #1
 8008dee:	701a      	strb	r2, [r3, #0]
 8008df0:	e79e      	b.n	8008d30 <_dtoa_r+0x648>
 8008df2:	46d0      	mov	r8, sl
 8008df4:	e7eb      	b.n	8008dce <_dtoa_r+0x6e6>
 8008df6:	2200      	movs	r2, #0
 8008df8:	4b6e      	ldr	r3, [pc, #440]	; (8008fb4 <_dtoa_r+0x8cc>)
 8008dfa:	f7f7 fb6d 	bl	80004d8 <__aeabi_dmul>
 8008dfe:	2200      	movs	r2, #0
 8008e00:	2300      	movs	r3, #0
 8008e02:	4680      	mov	r8, r0
 8008e04:	4689      	mov	r9, r1
 8008e06:	f7f7 fdcf 	bl	80009a8 <__aeabi_dcmpeq>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	d09b      	beq.n	8008d46 <_dtoa_r+0x65e>
 8008e0e:	e7cd      	b.n	8008dac <_dtoa_r+0x6c4>
 8008e10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e12:	2a00      	cmp	r2, #0
 8008e14:	f000 80d0 	beq.w	8008fb8 <_dtoa_r+0x8d0>
 8008e18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e1a:	2a01      	cmp	r2, #1
 8008e1c:	f300 80ae 	bgt.w	8008f7c <_dtoa_r+0x894>
 8008e20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e22:	2a00      	cmp	r2, #0
 8008e24:	f000 80a6 	beq.w	8008f74 <_dtoa_r+0x88c>
 8008e28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008e2c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e2e:	9f06      	ldr	r7, [sp, #24]
 8008e30:	9a06      	ldr	r2, [sp, #24]
 8008e32:	2101      	movs	r1, #1
 8008e34:	441a      	add	r2, r3
 8008e36:	9206      	str	r2, [sp, #24]
 8008e38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	441a      	add	r2, r3
 8008e3e:	9209      	str	r2, [sp, #36]	; 0x24
 8008e40:	f000 fb5e 	bl	8009500 <__i2b>
 8008e44:	4606      	mov	r6, r0
 8008e46:	2f00      	cmp	r7, #0
 8008e48:	dd0c      	ble.n	8008e64 <_dtoa_r+0x77c>
 8008e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	dd09      	ble.n	8008e64 <_dtoa_r+0x77c>
 8008e50:	42bb      	cmp	r3, r7
 8008e52:	bfa8      	it	ge
 8008e54:	463b      	movge	r3, r7
 8008e56:	9a06      	ldr	r2, [sp, #24]
 8008e58:	1aff      	subs	r7, r7, r3
 8008e5a:	1ad2      	subs	r2, r2, r3
 8008e5c:	9206      	str	r2, [sp, #24]
 8008e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	9309      	str	r3, [sp, #36]	; 0x24
 8008e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e66:	b1f3      	cbz	r3, 8008ea6 <_dtoa_r+0x7be>
 8008e68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 80a8 	beq.w	8008fc0 <_dtoa_r+0x8d8>
 8008e70:	2c00      	cmp	r4, #0
 8008e72:	dd10      	ble.n	8008e96 <_dtoa_r+0x7ae>
 8008e74:	4631      	mov	r1, r6
 8008e76:	4622      	mov	r2, r4
 8008e78:	4628      	mov	r0, r5
 8008e7a:	f000 fbff 	bl	800967c <__pow5mult>
 8008e7e:	465a      	mov	r2, fp
 8008e80:	4601      	mov	r1, r0
 8008e82:	4606      	mov	r6, r0
 8008e84:	4628      	mov	r0, r5
 8008e86:	f000 fb51 	bl	800952c <__multiply>
 8008e8a:	4680      	mov	r8, r0
 8008e8c:	4659      	mov	r1, fp
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f000 fa80 	bl	8009394 <_Bfree>
 8008e94:	46c3      	mov	fp, r8
 8008e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e98:	1b1a      	subs	r2, r3, r4
 8008e9a:	d004      	beq.n	8008ea6 <_dtoa_r+0x7be>
 8008e9c:	4659      	mov	r1, fp
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f000 fbec 	bl	800967c <__pow5mult>
 8008ea4:	4683      	mov	fp, r0
 8008ea6:	2101      	movs	r1, #1
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	f000 fb29 	bl	8009500 <__i2b>
 8008eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f340 8086 	ble.w	8008fc4 <_dtoa_r+0x8dc>
 8008eb8:	461a      	mov	r2, r3
 8008eba:	4601      	mov	r1, r0
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	f000 fbdd 	bl	800967c <__pow5mult>
 8008ec2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	dd7f      	ble.n	8008fca <_dtoa_r+0x8e2>
 8008eca:	f04f 0800 	mov.w	r8, #0
 8008ece:	6923      	ldr	r3, [r4, #16]
 8008ed0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ed4:	6918      	ldr	r0, [r3, #16]
 8008ed6:	f000 fac5 	bl	8009464 <__hi0bits>
 8008eda:	f1c0 0020 	rsb	r0, r0, #32
 8008ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ee0:	4418      	add	r0, r3
 8008ee2:	f010 001f 	ands.w	r0, r0, #31
 8008ee6:	f000 8092 	beq.w	800900e <_dtoa_r+0x926>
 8008eea:	f1c0 0320 	rsb	r3, r0, #32
 8008eee:	2b04      	cmp	r3, #4
 8008ef0:	f340 808a 	ble.w	8009008 <_dtoa_r+0x920>
 8008ef4:	f1c0 001c 	rsb	r0, r0, #28
 8008ef8:	9b06      	ldr	r3, [sp, #24]
 8008efa:	4407      	add	r7, r0
 8008efc:	4403      	add	r3, r0
 8008efe:	9306      	str	r3, [sp, #24]
 8008f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f02:	4403      	add	r3, r0
 8008f04:	9309      	str	r3, [sp, #36]	; 0x24
 8008f06:	9b06      	ldr	r3, [sp, #24]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	dd05      	ble.n	8008f18 <_dtoa_r+0x830>
 8008f0c:	4659      	mov	r1, fp
 8008f0e:	461a      	mov	r2, r3
 8008f10:	4628      	mov	r0, r5
 8008f12:	f000 fc0d 	bl	8009730 <__lshift>
 8008f16:	4683      	mov	fp, r0
 8008f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	dd05      	ble.n	8008f2a <_dtoa_r+0x842>
 8008f1e:	4621      	mov	r1, r4
 8008f20:	461a      	mov	r2, r3
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 fc04 	bl	8009730 <__lshift>
 8008f28:	4604      	mov	r4, r0
 8008f2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d070      	beq.n	8009012 <_dtoa_r+0x92a>
 8008f30:	4621      	mov	r1, r4
 8008f32:	4658      	mov	r0, fp
 8008f34:	f000 fc6c 	bl	8009810 <__mcmp>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	da6a      	bge.n	8009012 <_dtoa_r+0x92a>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	4659      	mov	r1, fp
 8008f40:	220a      	movs	r2, #10
 8008f42:	4628      	mov	r0, r5
 8008f44:	f000 fa48 	bl	80093d8 <__multadd>
 8008f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f4a:	4683      	mov	fp, r0
 8008f4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	f000 8194 	beq.w	800927e <_dtoa_r+0xb96>
 8008f56:	4631      	mov	r1, r6
 8008f58:	2300      	movs	r3, #0
 8008f5a:	220a      	movs	r2, #10
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	f000 fa3b 	bl	80093d8 <__multadd>
 8008f62:	f1b9 0f00 	cmp.w	r9, #0
 8008f66:	4606      	mov	r6, r0
 8008f68:	f300 8093 	bgt.w	8009092 <_dtoa_r+0x9aa>
 8008f6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	dc57      	bgt.n	8009022 <_dtoa_r+0x93a>
 8008f72:	e08e      	b.n	8009092 <_dtoa_r+0x9aa>
 8008f74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f7a:	e757      	b.n	8008e2c <_dtoa_r+0x744>
 8008f7c:	9b08      	ldr	r3, [sp, #32]
 8008f7e:	1e5c      	subs	r4, r3, #1
 8008f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f82:	42a3      	cmp	r3, r4
 8008f84:	bfb7      	itett	lt
 8008f86:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008f88:	1b1c      	subge	r4, r3, r4
 8008f8a:	1ae2      	sublt	r2, r4, r3
 8008f8c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008f8e:	bfbe      	ittt	lt
 8008f90:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008f92:	189b      	addlt	r3, r3, r2
 8008f94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008f96:	9b08      	ldr	r3, [sp, #32]
 8008f98:	bfb8      	it	lt
 8008f9a:	2400      	movlt	r4, #0
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	bfbb      	ittet	lt
 8008fa0:	9b06      	ldrlt	r3, [sp, #24]
 8008fa2:	9a08      	ldrlt	r2, [sp, #32]
 8008fa4:	9f06      	ldrge	r7, [sp, #24]
 8008fa6:	1a9f      	sublt	r7, r3, r2
 8008fa8:	bfac      	ite	ge
 8008faa:	9b08      	ldrge	r3, [sp, #32]
 8008fac:	2300      	movlt	r3, #0
 8008fae:	e73f      	b.n	8008e30 <_dtoa_r+0x748>
 8008fb0:	3fe00000 	.word	0x3fe00000
 8008fb4:	40240000 	.word	0x40240000
 8008fb8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008fba:	9f06      	ldr	r7, [sp, #24]
 8008fbc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008fbe:	e742      	b.n	8008e46 <_dtoa_r+0x75e>
 8008fc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fc2:	e76b      	b.n	8008e9c <_dtoa_r+0x7b4>
 8008fc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	dc19      	bgt.n	8008ffe <_dtoa_r+0x916>
 8008fca:	9b04      	ldr	r3, [sp, #16]
 8008fcc:	b9bb      	cbnz	r3, 8008ffe <_dtoa_r+0x916>
 8008fce:	9b05      	ldr	r3, [sp, #20]
 8008fd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fd4:	b99b      	cbnz	r3, 8008ffe <_dtoa_r+0x916>
 8008fd6:	9b05      	ldr	r3, [sp, #20]
 8008fd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008fdc:	0d1b      	lsrs	r3, r3, #20
 8008fde:	051b      	lsls	r3, r3, #20
 8008fe0:	b183      	cbz	r3, 8009004 <_dtoa_r+0x91c>
 8008fe2:	f04f 0801 	mov.w	r8, #1
 8008fe6:	9b06      	ldr	r3, [sp, #24]
 8008fe8:	3301      	adds	r3, #1
 8008fea:	9306      	str	r3, [sp, #24]
 8008fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fee:	3301      	adds	r3, #1
 8008ff0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f47f af6a 	bne.w	8008ece <_dtoa_r+0x7e6>
 8008ffa:	2001      	movs	r0, #1
 8008ffc:	e76f      	b.n	8008ede <_dtoa_r+0x7f6>
 8008ffe:	f04f 0800 	mov.w	r8, #0
 8009002:	e7f6      	b.n	8008ff2 <_dtoa_r+0x90a>
 8009004:	4698      	mov	r8, r3
 8009006:	e7f4      	b.n	8008ff2 <_dtoa_r+0x90a>
 8009008:	f43f af7d 	beq.w	8008f06 <_dtoa_r+0x81e>
 800900c:	4618      	mov	r0, r3
 800900e:	301c      	adds	r0, #28
 8009010:	e772      	b.n	8008ef8 <_dtoa_r+0x810>
 8009012:	9b08      	ldr	r3, [sp, #32]
 8009014:	2b00      	cmp	r3, #0
 8009016:	dc36      	bgt.n	8009086 <_dtoa_r+0x99e>
 8009018:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800901a:	2b02      	cmp	r3, #2
 800901c:	dd33      	ble.n	8009086 <_dtoa_r+0x99e>
 800901e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009022:	f1b9 0f00 	cmp.w	r9, #0
 8009026:	d10d      	bne.n	8009044 <_dtoa_r+0x95c>
 8009028:	4621      	mov	r1, r4
 800902a:	464b      	mov	r3, r9
 800902c:	2205      	movs	r2, #5
 800902e:	4628      	mov	r0, r5
 8009030:	f000 f9d2 	bl	80093d8 <__multadd>
 8009034:	4601      	mov	r1, r0
 8009036:	4604      	mov	r4, r0
 8009038:	4658      	mov	r0, fp
 800903a:	f000 fbe9 	bl	8009810 <__mcmp>
 800903e:	2800      	cmp	r0, #0
 8009040:	f73f adb8 	bgt.w	8008bb4 <_dtoa_r+0x4cc>
 8009044:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009046:	9f03      	ldr	r7, [sp, #12]
 8009048:	ea6f 0a03 	mvn.w	sl, r3
 800904c:	f04f 0800 	mov.w	r8, #0
 8009050:	4621      	mov	r1, r4
 8009052:	4628      	mov	r0, r5
 8009054:	f000 f99e 	bl	8009394 <_Bfree>
 8009058:	2e00      	cmp	r6, #0
 800905a:	f43f aea7 	beq.w	8008dac <_dtoa_r+0x6c4>
 800905e:	f1b8 0f00 	cmp.w	r8, #0
 8009062:	d005      	beq.n	8009070 <_dtoa_r+0x988>
 8009064:	45b0      	cmp	r8, r6
 8009066:	d003      	beq.n	8009070 <_dtoa_r+0x988>
 8009068:	4641      	mov	r1, r8
 800906a:	4628      	mov	r0, r5
 800906c:	f000 f992 	bl	8009394 <_Bfree>
 8009070:	4631      	mov	r1, r6
 8009072:	4628      	mov	r0, r5
 8009074:	f000 f98e 	bl	8009394 <_Bfree>
 8009078:	e698      	b.n	8008dac <_dtoa_r+0x6c4>
 800907a:	2400      	movs	r4, #0
 800907c:	4626      	mov	r6, r4
 800907e:	e7e1      	b.n	8009044 <_dtoa_r+0x95c>
 8009080:	46c2      	mov	sl, r8
 8009082:	4626      	mov	r6, r4
 8009084:	e596      	b.n	8008bb4 <_dtoa_r+0x4cc>
 8009086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009088:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800908c:	2b00      	cmp	r3, #0
 800908e:	f000 80fd 	beq.w	800928c <_dtoa_r+0xba4>
 8009092:	2f00      	cmp	r7, #0
 8009094:	dd05      	ble.n	80090a2 <_dtoa_r+0x9ba>
 8009096:	4631      	mov	r1, r6
 8009098:	463a      	mov	r2, r7
 800909a:	4628      	mov	r0, r5
 800909c:	f000 fb48 	bl	8009730 <__lshift>
 80090a0:	4606      	mov	r6, r0
 80090a2:	f1b8 0f00 	cmp.w	r8, #0
 80090a6:	d05c      	beq.n	8009162 <_dtoa_r+0xa7a>
 80090a8:	4628      	mov	r0, r5
 80090aa:	6871      	ldr	r1, [r6, #4]
 80090ac:	f000 f932 	bl	8009314 <_Balloc>
 80090b0:	4607      	mov	r7, r0
 80090b2:	b928      	cbnz	r0, 80090c0 <_dtoa_r+0x9d8>
 80090b4:	4602      	mov	r2, r0
 80090b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80090ba:	4b7f      	ldr	r3, [pc, #508]	; (80092b8 <_dtoa_r+0xbd0>)
 80090bc:	f7ff bb28 	b.w	8008710 <_dtoa_r+0x28>
 80090c0:	6932      	ldr	r2, [r6, #16]
 80090c2:	f106 010c 	add.w	r1, r6, #12
 80090c6:	3202      	adds	r2, #2
 80090c8:	0092      	lsls	r2, r2, #2
 80090ca:	300c      	adds	r0, #12
 80090cc:	f000 f914 	bl	80092f8 <memcpy>
 80090d0:	2201      	movs	r2, #1
 80090d2:	4639      	mov	r1, r7
 80090d4:	4628      	mov	r0, r5
 80090d6:	f000 fb2b 	bl	8009730 <__lshift>
 80090da:	46b0      	mov	r8, r6
 80090dc:	4606      	mov	r6, r0
 80090de:	9b03      	ldr	r3, [sp, #12]
 80090e0:	3301      	adds	r3, #1
 80090e2:	9308      	str	r3, [sp, #32]
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	444b      	add	r3, r9
 80090e8:	930a      	str	r3, [sp, #40]	; 0x28
 80090ea:	9b04      	ldr	r3, [sp, #16]
 80090ec:	f003 0301 	and.w	r3, r3, #1
 80090f0:	9309      	str	r3, [sp, #36]	; 0x24
 80090f2:	9b08      	ldr	r3, [sp, #32]
 80090f4:	4621      	mov	r1, r4
 80090f6:	3b01      	subs	r3, #1
 80090f8:	4658      	mov	r0, fp
 80090fa:	9304      	str	r3, [sp, #16]
 80090fc:	f7ff fa68 	bl	80085d0 <quorem>
 8009100:	4603      	mov	r3, r0
 8009102:	4641      	mov	r1, r8
 8009104:	3330      	adds	r3, #48	; 0x30
 8009106:	9006      	str	r0, [sp, #24]
 8009108:	4658      	mov	r0, fp
 800910a:	930b      	str	r3, [sp, #44]	; 0x2c
 800910c:	f000 fb80 	bl	8009810 <__mcmp>
 8009110:	4632      	mov	r2, r6
 8009112:	4681      	mov	r9, r0
 8009114:	4621      	mov	r1, r4
 8009116:	4628      	mov	r0, r5
 8009118:	f000 fb96 	bl	8009848 <__mdiff>
 800911c:	68c2      	ldr	r2, [r0, #12]
 800911e:	4607      	mov	r7, r0
 8009120:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009122:	bb02      	cbnz	r2, 8009166 <_dtoa_r+0xa7e>
 8009124:	4601      	mov	r1, r0
 8009126:	4658      	mov	r0, fp
 8009128:	f000 fb72 	bl	8009810 <__mcmp>
 800912c:	4602      	mov	r2, r0
 800912e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009130:	4639      	mov	r1, r7
 8009132:	4628      	mov	r0, r5
 8009134:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8009138:	f000 f92c 	bl	8009394 <_Bfree>
 800913c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800913e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009140:	9f08      	ldr	r7, [sp, #32]
 8009142:	ea43 0102 	orr.w	r1, r3, r2
 8009146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009148:	430b      	orrs	r3, r1
 800914a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800914c:	d10d      	bne.n	800916a <_dtoa_r+0xa82>
 800914e:	2b39      	cmp	r3, #57	; 0x39
 8009150:	d029      	beq.n	80091a6 <_dtoa_r+0xabe>
 8009152:	f1b9 0f00 	cmp.w	r9, #0
 8009156:	dd01      	ble.n	800915c <_dtoa_r+0xa74>
 8009158:	9b06      	ldr	r3, [sp, #24]
 800915a:	3331      	adds	r3, #49	; 0x31
 800915c:	9a04      	ldr	r2, [sp, #16]
 800915e:	7013      	strb	r3, [r2, #0]
 8009160:	e776      	b.n	8009050 <_dtoa_r+0x968>
 8009162:	4630      	mov	r0, r6
 8009164:	e7b9      	b.n	80090da <_dtoa_r+0x9f2>
 8009166:	2201      	movs	r2, #1
 8009168:	e7e2      	b.n	8009130 <_dtoa_r+0xa48>
 800916a:	f1b9 0f00 	cmp.w	r9, #0
 800916e:	db06      	blt.n	800917e <_dtoa_r+0xa96>
 8009170:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009172:	ea41 0909 	orr.w	r9, r1, r9
 8009176:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009178:	ea59 0101 	orrs.w	r1, r9, r1
 800917c:	d120      	bne.n	80091c0 <_dtoa_r+0xad8>
 800917e:	2a00      	cmp	r2, #0
 8009180:	ddec      	ble.n	800915c <_dtoa_r+0xa74>
 8009182:	4659      	mov	r1, fp
 8009184:	2201      	movs	r2, #1
 8009186:	4628      	mov	r0, r5
 8009188:	9308      	str	r3, [sp, #32]
 800918a:	f000 fad1 	bl	8009730 <__lshift>
 800918e:	4621      	mov	r1, r4
 8009190:	4683      	mov	fp, r0
 8009192:	f000 fb3d 	bl	8009810 <__mcmp>
 8009196:	2800      	cmp	r0, #0
 8009198:	9b08      	ldr	r3, [sp, #32]
 800919a:	dc02      	bgt.n	80091a2 <_dtoa_r+0xaba>
 800919c:	d1de      	bne.n	800915c <_dtoa_r+0xa74>
 800919e:	07da      	lsls	r2, r3, #31
 80091a0:	d5dc      	bpl.n	800915c <_dtoa_r+0xa74>
 80091a2:	2b39      	cmp	r3, #57	; 0x39
 80091a4:	d1d8      	bne.n	8009158 <_dtoa_r+0xa70>
 80091a6:	2339      	movs	r3, #57	; 0x39
 80091a8:	9a04      	ldr	r2, [sp, #16]
 80091aa:	7013      	strb	r3, [r2, #0]
 80091ac:	463b      	mov	r3, r7
 80091ae:	461f      	mov	r7, r3
 80091b0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80091b4:	3b01      	subs	r3, #1
 80091b6:	2a39      	cmp	r2, #57	; 0x39
 80091b8:	d050      	beq.n	800925c <_dtoa_r+0xb74>
 80091ba:	3201      	adds	r2, #1
 80091bc:	701a      	strb	r2, [r3, #0]
 80091be:	e747      	b.n	8009050 <_dtoa_r+0x968>
 80091c0:	2a00      	cmp	r2, #0
 80091c2:	dd03      	ble.n	80091cc <_dtoa_r+0xae4>
 80091c4:	2b39      	cmp	r3, #57	; 0x39
 80091c6:	d0ee      	beq.n	80091a6 <_dtoa_r+0xabe>
 80091c8:	3301      	adds	r3, #1
 80091ca:	e7c7      	b.n	800915c <_dtoa_r+0xa74>
 80091cc:	9a08      	ldr	r2, [sp, #32]
 80091ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80091d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80091d4:	428a      	cmp	r2, r1
 80091d6:	d02a      	beq.n	800922e <_dtoa_r+0xb46>
 80091d8:	4659      	mov	r1, fp
 80091da:	2300      	movs	r3, #0
 80091dc:	220a      	movs	r2, #10
 80091de:	4628      	mov	r0, r5
 80091e0:	f000 f8fa 	bl	80093d8 <__multadd>
 80091e4:	45b0      	cmp	r8, r6
 80091e6:	4683      	mov	fp, r0
 80091e8:	f04f 0300 	mov.w	r3, #0
 80091ec:	f04f 020a 	mov.w	r2, #10
 80091f0:	4641      	mov	r1, r8
 80091f2:	4628      	mov	r0, r5
 80091f4:	d107      	bne.n	8009206 <_dtoa_r+0xb1e>
 80091f6:	f000 f8ef 	bl	80093d8 <__multadd>
 80091fa:	4680      	mov	r8, r0
 80091fc:	4606      	mov	r6, r0
 80091fe:	9b08      	ldr	r3, [sp, #32]
 8009200:	3301      	adds	r3, #1
 8009202:	9308      	str	r3, [sp, #32]
 8009204:	e775      	b.n	80090f2 <_dtoa_r+0xa0a>
 8009206:	f000 f8e7 	bl	80093d8 <__multadd>
 800920a:	4631      	mov	r1, r6
 800920c:	4680      	mov	r8, r0
 800920e:	2300      	movs	r3, #0
 8009210:	220a      	movs	r2, #10
 8009212:	4628      	mov	r0, r5
 8009214:	f000 f8e0 	bl	80093d8 <__multadd>
 8009218:	4606      	mov	r6, r0
 800921a:	e7f0      	b.n	80091fe <_dtoa_r+0xb16>
 800921c:	f1b9 0f00 	cmp.w	r9, #0
 8009220:	bfcc      	ite	gt
 8009222:	464f      	movgt	r7, r9
 8009224:	2701      	movle	r7, #1
 8009226:	f04f 0800 	mov.w	r8, #0
 800922a:	9a03      	ldr	r2, [sp, #12]
 800922c:	4417      	add	r7, r2
 800922e:	4659      	mov	r1, fp
 8009230:	2201      	movs	r2, #1
 8009232:	4628      	mov	r0, r5
 8009234:	9308      	str	r3, [sp, #32]
 8009236:	f000 fa7b 	bl	8009730 <__lshift>
 800923a:	4621      	mov	r1, r4
 800923c:	4683      	mov	fp, r0
 800923e:	f000 fae7 	bl	8009810 <__mcmp>
 8009242:	2800      	cmp	r0, #0
 8009244:	dcb2      	bgt.n	80091ac <_dtoa_r+0xac4>
 8009246:	d102      	bne.n	800924e <_dtoa_r+0xb66>
 8009248:	9b08      	ldr	r3, [sp, #32]
 800924a:	07db      	lsls	r3, r3, #31
 800924c:	d4ae      	bmi.n	80091ac <_dtoa_r+0xac4>
 800924e:	463b      	mov	r3, r7
 8009250:	461f      	mov	r7, r3
 8009252:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009256:	2a30      	cmp	r2, #48	; 0x30
 8009258:	d0fa      	beq.n	8009250 <_dtoa_r+0xb68>
 800925a:	e6f9      	b.n	8009050 <_dtoa_r+0x968>
 800925c:	9a03      	ldr	r2, [sp, #12]
 800925e:	429a      	cmp	r2, r3
 8009260:	d1a5      	bne.n	80091ae <_dtoa_r+0xac6>
 8009262:	2331      	movs	r3, #49	; 0x31
 8009264:	f10a 0a01 	add.w	sl, sl, #1
 8009268:	e779      	b.n	800915e <_dtoa_r+0xa76>
 800926a:	4b14      	ldr	r3, [pc, #80]	; (80092bc <_dtoa_r+0xbd4>)
 800926c:	f7ff baa8 	b.w	80087c0 <_dtoa_r+0xd8>
 8009270:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009272:	2b00      	cmp	r3, #0
 8009274:	f47f aa81 	bne.w	800877a <_dtoa_r+0x92>
 8009278:	4b11      	ldr	r3, [pc, #68]	; (80092c0 <_dtoa_r+0xbd8>)
 800927a:	f7ff baa1 	b.w	80087c0 <_dtoa_r+0xd8>
 800927e:	f1b9 0f00 	cmp.w	r9, #0
 8009282:	dc03      	bgt.n	800928c <_dtoa_r+0xba4>
 8009284:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009286:	2b02      	cmp	r3, #2
 8009288:	f73f aecb 	bgt.w	8009022 <_dtoa_r+0x93a>
 800928c:	9f03      	ldr	r7, [sp, #12]
 800928e:	4621      	mov	r1, r4
 8009290:	4658      	mov	r0, fp
 8009292:	f7ff f99d 	bl	80085d0 <quorem>
 8009296:	9a03      	ldr	r2, [sp, #12]
 8009298:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800929c:	f807 3b01 	strb.w	r3, [r7], #1
 80092a0:	1aba      	subs	r2, r7, r2
 80092a2:	4591      	cmp	r9, r2
 80092a4:	ddba      	ble.n	800921c <_dtoa_r+0xb34>
 80092a6:	4659      	mov	r1, fp
 80092a8:	2300      	movs	r3, #0
 80092aa:	220a      	movs	r2, #10
 80092ac:	4628      	mov	r0, r5
 80092ae:	f000 f893 	bl	80093d8 <__multadd>
 80092b2:	4683      	mov	fp, r0
 80092b4:	e7eb      	b.n	800928e <_dtoa_r+0xba6>
 80092b6:	bf00      	nop
 80092b8:	0800a823 	.word	0x0800a823
 80092bc:	0800a780 	.word	0x0800a780
 80092c0:	0800a7a4 	.word	0x0800a7a4

080092c4 <_localeconv_r>:
 80092c4:	4800      	ldr	r0, [pc, #0]	; (80092c8 <_localeconv_r+0x4>)
 80092c6:	4770      	bx	lr
 80092c8:	2000020c 	.word	0x2000020c

080092cc <malloc>:
 80092cc:	4b02      	ldr	r3, [pc, #8]	; (80092d8 <malloc+0xc>)
 80092ce:	4601      	mov	r1, r0
 80092d0:	6818      	ldr	r0, [r3, #0]
 80092d2:	f000 bc1d 	b.w	8009b10 <_malloc_r>
 80092d6:	bf00      	nop
 80092d8:	200000b8 	.word	0x200000b8

080092dc <memchr>:
 80092dc:	4603      	mov	r3, r0
 80092de:	b510      	push	{r4, lr}
 80092e0:	b2c9      	uxtb	r1, r1
 80092e2:	4402      	add	r2, r0
 80092e4:	4293      	cmp	r3, r2
 80092e6:	4618      	mov	r0, r3
 80092e8:	d101      	bne.n	80092ee <memchr+0x12>
 80092ea:	2000      	movs	r0, #0
 80092ec:	e003      	b.n	80092f6 <memchr+0x1a>
 80092ee:	7804      	ldrb	r4, [r0, #0]
 80092f0:	3301      	adds	r3, #1
 80092f2:	428c      	cmp	r4, r1
 80092f4:	d1f6      	bne.n	80092e4 <memchr+0x8>
 80092f6:	bd10      	pop	{r4, pc}

080092f8 <memcpy>:
 80092f8:	440a      	add	r2, r1
 80092fa:	4291      	cmp	r1, r2
 80092fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009300:	d100      	bne.n	8009304 <memcpy+0xc>
 8009302:	4770      	bx	lr
 8009304:	b510      	push	{r4, lr}
 8009306:	f811 4b01 	ldrb.w	r4, [r1], #1
 800930a:	4291      	cmp	r1, r2
 800930c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009310:	d1f9      	bne.n	8009306 <memcpy+0xe>
 8009312:	bd10      	pop	{r4, pc}

08009314 <_Balloc>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009318:	4604      	mov	r4, r0
 800931a:	460d      	mov	r5, r1
 800931c:	b976      	cbnz	r6, 800933c <_Balloc+0x28>
 800931e:	2010      	movs	r0, #16
 8009320:	f7ff ffd4 	bl	80092cc <malloc>
 8009324:	4602      	mov	r2, r0
 8009326:	6260      	str	r0, [r4, #36]	; 0x24
 8009328:	b920      	cbnz	r0, 8009334 <_Balloc+0x20>
 800932a:	2166      	movs	r1, #102	; 0x66
 800932c:	4b17      	ldr	r3, [pc, #92]	; (800938c <_Balloc+0x78>)
 800932e:	4818      	ldr	r0, [pc, #96]	; (8009390 <_Balloc+0x7c>)
 8009330:	f000 fc72 	bl	8009c18 <__assert_func>
 8009334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009338:	6006      	str	r6, [r0, #0]
 800933a:	60c6      	str	r6, [r0, #12]
 800933c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800933e:	68f3      	ldr	r3, [r6, #12]
 8009340:	b183      	cbz	r3, 8009364 <_Balloc+0x50>
 8009342:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800934a:	b9b8      	cbnz	r0, 800937c <_Balloc+0x68>
 800934c:	2101      	movs	r1, #1
 800934e:	fa01 f605 	lsl.w	r6, r1, r5
 8009352:	1d72      	adds	r2, r6, #5
 8009354:	4620      	mov	r0, r4
 8009356:	0092      	lsls	r2, r2, #2
 8009358:	f000 fb5e 	bl	8009a18 <_calloc_r>
 800935c:	b160      	cbz	r0, 8009378 <_Balloc+0x64>
 800935e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009362:	e00e      	b.n	8009382 <_Balloc+0x6e>
 8009364:	2221      	movs	r2, #33	; 0x21
 8009366:	2104      	movs	r1, #4
 8009368:	4620      	mov	r0, r4
 800936a:	f000 fb55 	bl	8009a18 <_calloc_r>
 800936e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009370:	60f0      	str	r0, [r6, #12]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1e4      	bne.n	8009342 <_Balloc+0x2e>
 8009378:	2000      	movs	r0, #0
 800937a:	bd70      	pop	{r4, r5, r6, pc}
 800937c:	6802      	ldr	r2, [r0, #0]
 800937e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009382:	2300      	movs	r3, #0
 8009384:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009388:	e7f7      	b.n	800937a <_Balloc+0x66>
 800938a:	bf00      	nop
 800938c:	0800a7b1 	.word	0x0800a7b1
 8009390:	0800a834 	.word	0x0800a834

08009394 <_Bfree>:
 8009394:	b570      	push	{r4, r5, r6, lr}
 8009396:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009398:	4605      	mov	r5, r0
 800939a:	460c      	mov	r4, r1
 800939c:	b976      	cbnz	r6, 80093bc <_Bfree+0x28>
 800939e:	2010      	movs	r0, #16
 80093a0:	f7ff ff94 	bl	80092cc <malloc>
 80093a4:	4602      	mov	r2, r0
 80093a6:	6268      	str	r0, [r5, #36]	; 0x24
 80093a8:	b920      	cbnz	r0, 80093b4 <_Bfree+0x20>
 80093aa:	218a      	movs	r1, #138	; 0x8a
 80093ac:	4b08      	ldr	r3, [pc, #32]	; (80093d0 <_Bfree+0x3c>)
 80093ae:	4809      	ldr	r0, [pc, #36]	; (80093d4 <_Bfree+0x40>)
 80093b0:	f000 fc32 	bl	8009c18 <__assert_func>
 80093b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093b8:	6006      	str	r6, [r0, #0]
 80093ba:	60c6      	str	r6, [r0, #12]
 80093bc:	b13c      	cbz	r4, 80093ce <_Bfree+0x3a>
 80093be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80093c0:	6862      	ldr	r2, [r4, #4]
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093c8:	6021      	str	r1, [r4, #0]
 80093ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093ce:	bd70      	pop	{r4, r5, r6, pc}
 80093d0:	0800a7b1 	.word	0x0800a7b1
 80093d4:	0800a834 	.word	0x0800a834

080093d8 <__multadd>:
 80093d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093dc:	4607      	mov	r7, r0
 80093de:	460c      	mov	r4, r1
 80093e0:	461e      	mov	r6, r3
 80093e2:	2000      	movs	r0, #0
 80093e4:	690d      	ldr	r5, [r1, #16]
 80093e6:	f101 0c14 	add.w	ip, r1, #20
 80093ea:	f8dc 3000 	ldr.w	r3, [ip]
 80093ee:	3001      	adds	r0, #1
 80093f0:	b299      	uxth	r1, r3
 80093f2:	fb02 6101 	mla	r1, r2, r1, r6
 80093f6:	0c1e      	lsrs	r6, r3, #16
 80093f8:	0c0b      	lsrs	r3, r1, #16
 80093fa:	fb02 3306 	mla	r3, r2, r6, r3
 80093fe:	b289      	uxth	r1, r1
 8009400:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009404:	4285      	cmp	r5, r0
 8009406:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800940a:	f84c 1b04 	str.w	r1, [ip], #4
 800940e:	dcec      	bgt.n	80093ea <__multadd+0x12>
 8009410:	b30e      	cbz	r6, 8009456 <__multadd+0x7e>
 8009412:	68a3      	ldr	r3, [r4, #8]
 8009414:	42ab      	cmp	r3, r5
 8009416:	dc19      	bgt.n	800944c <__multadd+0x74>
 8009418:	6861      	ldr	r1, [r4, #4]
 800941a:	4638      	mov	r0, r7
 800941c:	3101      	adds	r1, #1
 800941e:	f7ff ff79 	bl	8009314 <_Balloc>
 8009422:	4680      	mov	r8, r0
 8009424:	b928      	cbnz	r0, 8009432 <__multadd+0x5a>
 8009426:	4602      	mov	r2, r0
 8009428:	21b5      	movs	r1, #181	; 0xb5
 800942a:	4b0c      	ldr	r3, [pc, #48]	; (800945c <__multadd+0x84>)
 800942c:	480c      	ldr	r0, [pc, #48]	; (8009460 <__multadd+0x88>)
 800942e:	f000 fbf3 	bl	8009c18 <__assert_func>
 8009432:	6922      	ldr	r2, [r4, #16]
 8009434:	f104 010c 	add.w	r1, r4, #12
 8009438:	3202      	adds	r2, #2
 800943a:	0092      	lsls	r2, r2, #2
 800943c:	300c      	adds	r0, #12
 800943e:	f7ff ff5b 	bl	80092f8 <memcpy>
 8009442:	4621      	mov	r1, r4
 8009444:	4638      	mov	r0, r7
 8009446:	f7ff ffa5 	bl	8009394 <_Bfree>
 800944a:	4644      	mov	r4, r8
 800944c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009450:	3501      	adds	r5, #1
 8009452:	615e      	str	r6, [r3, #20]
 8009454:	6125      	str	r5, [r4, #16]
 8009456:	4620      	mov	r0, r4
 8009458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800945c:	0800a823 	.word	0x0800a823
 8009460:	0800a834 	.word	0x0800a834

08009464 <__hi0bits>:
 8009464:	0c02      	lsrs	r2, r0, #16
 8009466:	0412      	lsls	r2, r2, #16
 8009468:	4603      	mov	r3, r0
 800946a:	b9ca      	cbnz	r2, 80094a0 <__hi0bits+0x3c>
 800946c:	0403      	lsls	r3, r0, #16
 800946e:	2010      	movs	r0, #16
 8009470:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009474:	bf04      	itt	eq
 8009476:	021b      	lsleq	r3, r3, #8
 8009478:	3008      	addeq	r0, #8
 800947a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800947e:	bf04      	itt	eq
 8009480:	011b      	lsleq	r3, r3, #4
 8009482:	3004      	addeq	r0, #4
 8009484:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009488:	bf04      	itt	eq
 800948a:	009b      	lsleq	r3, r3, #2
 800948c:	3002      	addeq	r0, #2
 800948e:	2b00      	cmp	r3, #0
 8009490:	db05      	blt.n	800949e <__hi0bits+0x3a>
 8009492:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009496:	f100 0001 	add.w	r0, r0, #1
 800949a:	bf08      	it	eq
 800949c:	2020      	moveq	r0, #32
 800949e:	4770      	bx	lr
 80094a0:	2000      	movs	r0, #0
 80094a2:	e7e5      	b.n	8009470 <__hi0bits+0xc>

080094a4 <__lo0bits>:
 80094a4:	6803      	ldr	r3, [r0, #0]
 80094a6:	4602      	mov	r2, r0
 80094a8:	f013 0007 	ands.w	r0, r3, #7
 80094ac:	d00b      	beq.n	80094c6 <__lo0bits+0x22>
 80094ae:	07d9      	lsls	r1, r3, #31
 80094b0:	d421      	bmi.n	80094f6 <__lo0bits+0x52>
 80094b2:	0798      	lsls	r0, r3, #30
 80094b4:	bf49      	itett	mi
 80094b6:	085b      	lsrmi	r3, r3, #1
 80094b8:	089b      	lsrpl	r3, r3, #2
 80094ba:	2001      	movmi	r0, #1
 80094bc:	6013      	strmi	r3, [r2, #0]
 80094be:	bf5c      	itt	pl
 80094c0:	2002      	movpl	r0, #2
 80094c2:	6013      	strpl	r3, [r2, #0]
 80094c4:	4770      	bx	lr
 80094c6:	b299      	uxth	r1, r3
 80094c8:	b909      	cbnz	r1, 80094ce <__lo0bits+0x2a>
 80094ca:	2010      	movs	r0, #16
 80094cc:	0c1b      	lsrs	r3, r3, #16
 80094ce:	b2d9      	uxtb	r1, r3
 80094d0:	b909      	cbnz	r1, 80094d6 <__lo0bits+0x32>
 80094d2:	3008      	adds	r0, #8
 80094d4:	0a1b      	lsrs	r3, r3, #8
 80094d6:	0719      	lsls	r1, r3, #28
 80094d8:	bf04      	itt	eq
 80094da:	091b      	lsreq	r3, r3, #4
 80094dc:	3004      	addeq	r0, #4
 80094de:	0799      	lsls	r1, r3, #30
 80094e0:	bf04      	itt	eq
 80094e2:	089b      	lsreq	r3, r3, #2
 80094e4:	3002      	addeq	r0, #2
 80094e6:	07d9      	lsls	r1, r3, #31
 80094e8:	d403      	bmi.n	80094f2 <__lo0bits+0x4e>
 80094ea:	085b      	lsrs	r3, r3, #1
 80094ec:	f100 0001 	add.w	r0, r0, #1
 80094f0:	d003      	beq.n	80094fa <__lo0bits+0x56>
 80094f2:	6013      	str	r3, [r2, #0]
 80094f4:	4770      	bx	lr
 80094f6:	2000      	movs	r0, #0
 80094f8:	4770      	bx	lr
 80094fa:	2020      	movs	r0, #32
 80094fc:	4770      	bx	lr
	...

08009500 <__i2b>:
 8009500:	b510      	push	{r4, lr}
 8009502:	460c      	mov	r4, r1
 8009504:	2101      	movs	r1, #1
 8009506:	f7ff ff05 	bl	8009314 <_Balloc>
 800950a:	4602      	mov	r2, r0
 800950c:	b928      	cbnz	r0, 800951a <__i2b+0x1a>
 800950e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009512:	4b04      	ldr	r3, [pc, #16]	; (8009524 <__i2b+0x24>)
 8009514:	4804      	ldr	r0, [pc, #16]	; (8009528 <__i2b+0x28>)
 8009516:	f000 fb7f 	bl	8009c18 <__assert_func>
 800951a:	2301      	movs	r3, #1
 800951c:	6144      	str	r4, [r0, #20]
 800951e:	6103      	str	r3, [r0, #16]
 8009520:	bd10      	pop	{r4, pc}
 8009522:	bf00      	nop
 8009524:	0800a823 	.word	0x0800a823
 8009528:	0800a834 	.word	0x0800a834

0800952c <__multiply>:
 800952c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009530:	4691      	mov	r9, r2
 8009532:	690a      	ldr	r2, [r1, #16]
 8009534:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009538:	460c      	mov	r4, r1
 800953a:	429a      	cmp	r2, r3
 800953c:	bfbe      	ittt	lt
 800953e:	460b      	movlt	r3, r1
 8009540:	464c      	movlt	r4, r9
 8009542:	4699      	movlt	r9, r3
 8009544:	6927      	ldr	r7, [r4, #16]
 8009546:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800954a:	68a3      	ldr	r3, [r4, #8]
 800954c:	6861      	ldr	r1, [r4, #4]
 800954e:	eb07 060a 	add.w	r6, r7, sl
 8009552:	42b3      	cmp	r3, r6
 8009554:	b085      	sub	sp, #20
 8009556:	bfb8      	it	lt
 8009558:	3101      	addlt	r1, #1
 800955a:	f7ff fedb 	bl	8009314 <_Balloc>
 800955e:	b930      	cbnz	r0, 800956e <__multiply+0x42>
 8009560:	4602      	mov	r2, r0
 8009562:	f240 115d 	movw	r1, #349	; 0x15d
 8009566:	4b43      	ldr	r3, [pc, #268]	; (8009674 <__multiply+0x148>)
 8009568:	4843      	ldr	r0, [pc, #268]	; (8009678 <__multiply+0x14c>)
 800956a:	f000 fb55 	bl	8009c18 <__assert_func>
 800956e:	f100 0514 	add.w	r5, r0, #20
 8009572:	462b      	mov	r3, r5
 8009574:	2200      	movs	r2, #0
 8009576:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800957a:	4543      	cmp	r3, r8
 800957c:	d321      	bcc.n	80095c2 <__multiply+0x96>
 800957e:	f104 0314 	add.w	r3, r4, #20
 8009582:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009586:	f109 0314 	add.w	r3, r9, #20
 800958a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800958e:	9202      	str	r2, [sp, #8]
 8009590:	1b3a      	subs	r2, r7, r4
 8009592:	3a15      	subs	r2, #21
 8009594:	f022 0203 	bic.w	r2, r2, #3
 8009598:	3204      	adds	r2, #4
 800959a:	f104 0115 	add.w	r1, r4, #21
 800959e:	428f      	cmp	r7, r1
 80095a0:	bf38      	it	cc
 80095a2:	2204      	movcc	r2, #4
 80095a4:	9201      	str	r2, [sp, #4]
 80095a6:	9a02      	ldr	r2, [sp, #8]
 80095a8:	9303      	str	r3, [sp, #12]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d80c      	bhi.n	80095c8 <__multiply+0x9c>
 80095ae:	2e00      	cmp	r6, #0
 80095b0:	dd03      	ble.n	80095ba <__multiply+0x8e>
 80095b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d059      	beq.n	800966e <__multiply+0x142>
 80095ba:	6106      	str	r6, [r0, #16]
 80095bc:	b005      	add	sp, #20
 80095be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c2:	f843 2b04 	str.w	r2, [r3], #4
 80095c6:	e7d8      	b.n	800957a <__multiply+0x4e>
 80095c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80095cc:	f1ba 0f00 	cmp.w	sl, #0
 80095d0:	d023      	beq.n	800961a <__multiply+0xee>
 80095d2:	46a9      	mov	r9, r5
 80095d4:	f04f 0c00 	mov.w	ip, #0
 80095d8:	f104 0e14 	add.w	lr, r4, #20
 80095dc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095e0:	f8d9 1000 	ldr.w	r1, [r9]
 80095e4:	fa1f fb82 	uxth.w	fp, r2
 80095e8:	b289      	uxth	r1, r1
 80095ea:	fb0a 110b 	mla	r1, sl, fp, r1
 80095ee:	4461      	add	r1, ip
 80095f0:	f8d9 c000 	ldr.w	ip, [r9]
 80095f4:	0c12      	lsrs	r2, r2, #16
 80095f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80095fa:	fb0a c202 	mla	r2, sl, r2, ip
 80095fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009602:	b289      	uxth	r1, r1
 8009604:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009608:	4577      	cmp	r7, lr
 800960a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800960e:	f849 1b04 	str.w	r1, [r9], #4
 8009612:	d8e3      	bhi.n	80095dc <__multiply+0xb0>
 8009614:	9a01      	ldr	r2, [sp, #4]
 8009616:	f845 c002 	str.w	ip, [r5, r2]
 800961a:	9a03      	ldr	r2, [sp, #12]
 800961c:	3304      	adds	r3, #4
 800961e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009622:	f1b9 0f00 	cmp.w	r9, #0
 8009626:	d020      	beq.n	800966a <__multiply+0x13e>
 8009628:	46ae      	mov	lr, r5
 800962a:	f04f 0a00 	mov.w	sl, #0
 800962e:	6829      	ldr	r1, [r5, #0]
 8009630:	f104 0c14 	add.w	ip, r4, #20
 8009634:	f8bc b000 	ldrh.w	fp, [ip]
 8009638:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800963c:	b289      	uxth	r1, r1
 800963e:	fb09 220b 	mla	r2, r9, fp, r2
 8009642:	4492      	add	sl, r2
 8009644:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009648:	f84e 1b04 	str.w	r1, [lr], #4
 800964c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009650:	f8be 1000 	ldrh.w	r1, [lr]
 8009654:	0c12      	lsrs	r2, r2, #16
 8009656:	fb09 1102 	mla	r1, r9, r2, r1
 800965a:	4567      	cmp	r7, ip
 800965c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009660:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009664:	d8e6      	bhi.n	8009634 <__multiply+0x108>
 8009666:	9a01      	ldr	r2, [sp, #4]
 8009668:	50a9      	str	r1, [r5, r2]
 800966a:	3504      	adds	r5, #4
 800966c:	e79b      	b.n	80095a6 <__multiply+0x7a>
 800966e:	3e01      	subs	r6, #1
 8009670:	e79d      	b.n	80095ae <__multiply+0x82>
 8009672:	bf00      	nop
 8009674:	0800a823 	.word	0x0800a823
 8009678:	0800a834 	.word	0x0800a834

0800967c <__pow5mult>:
 800967c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009680:	4615      	mov	r5, r2
 8009682:	f012 0203 	ands.w	r2, r2, #3
 8009686:	4606      	mov	r6, r0
 8009688:	460f      	mov	r7, r1
 800968a:	d007      	beq.n	800969c <__pow5mult+0x20>
 800968c:	4c25      	ldr	r4, [pc, #148]	; (8009724 <__pow5mult+0xa8>)
 800968e:	3a01      	subs	r2, #1
 8009690:	2300      	movs	r3, #0
 8009692:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009696:	f7ff fe9f 	bl	80093d8 <__multadd>
 800969a:	4607      	mov	r7, r0
 800969c:	10ad      	asrs	r5, r5, #2
 800969e:	d03d      	beq.n	800971c <__pow5mult+0xa0>
 80096a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096a2:	b97c      	cbnz	r4, 80096c4 <__pow5mult+0x48>
 80096a4:	2010      	movs	r0, #16
 80096a6:	f7ff fe11 	bl	80092cc <malloc>
 80096aa:	4602      	mov	r2, r0
 80096ac:	6270      	str	r0, [r6, #36]	; 0x24
 80096ae:	b928      	cbnz	r0, 80096bc <__pow5mult+0x40>
 80096b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80096b4:	4b1c      	ldr	r3, [pc, #112]	; (8009728 <__pow5mult+0xac>)
 80096b6:	481d      	ldr	r0, [pc, #116]	; (800972c <__pow5mult+0xb0>)
 80096b8:	f000 faae 	bl	8009c18 <__assert_func>
 80096bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096c0:	6004      	str	r4, [r0, #0]
 80096c2:	60c4      	str	r4, [r0, #12]
 80096c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096cc:	b94c      	cbnz	r4, 80096e2 <__pow5mult+0x66>
 80096ce:	f240 2171 	movw	r1, #625	; 0x271
 80096d2:	4630      	mov	r0, r6
 80096d4:	f7ff ff14 	bl	8009500 <__i2b>
 80096d8:	2300      	movs	r3, #0
 80096da:	4604      	mov	r4, r0
 80096dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80096e0:	6003      	str	r3, [r0, #0]
 80096e2:	f04f 0900 	mov.w	r9, #0
 80096e6:	07eb      	lsls	r3, r5, #31
 80096e8:	d50a      	bpl.n	8009700 <__pow5mult+0x84>
 80096ea:	4639      	mov	r1, r7
 80096ec:	4622      	mov	r2, r4
 80096ee:	4630      	mov	r0, r6
 80096f0:	f7ff ff1c 	bl	800952c <__multiply>
 80096f4:	4680      	mov	r8, r0
 80096f6:	4639      	mov	r1, r7
 80096f8:	4630      	mov	r0, r6
 80096fa:	f7ff fe4b 	bl	8009394 <_Bfree>
 80096fe:	4647      	mov	r7, r8
 8009700:	106d      	asrs	r5, r5, #1
 8009702:	d00b      	beq.n	800971c <__pow5mult+0xa0>
 8009704:	6820      	ldr	r0, [r4, #0]
 8009706:	b938      	cbnz	r0, 8009718 <__pow5mult+0x9c>
 8009708:	4622      	mov	r2, r4
 800970a:	4621      	mov	r1, r4
 800970c:	4630      	mov	r0, r6
 800970e:	f7ff ff0d 	bl	800952c <__multiply>
 8009712:	6020      	str	r0, [r4, #0]
 8009714:	f8c0 9000 	str.w	r9, [r0]
 8009718:	4604      	mov	r4, r0
 800971a:	e7e4      	b.n	80096e6 <__pow5mult+0x6a>
 800971c:	4638      	mov	r0, r7
 800971e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009722:	bf00      	nop
 8009724:	0800a980 	.word	0x0800a980
 8009728:	0800a7b1 	.word	0x0800a7b1
 800972c:	0800a834 	.word	0x0800a834

08009730 <__lshift>:
 8009730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009734:	460c      	mov	r4, r1
 8009736:	4607      	mov	r7, r0
 8009738:	4691      	mov	r9, r2
 800973a:	6923      	ldr	r3, [r4, #16]
 800973c:	6849      	ldr	r1, [r1, #4]
 800973e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009742:	68a3      	ldr	r3, [r4, #8]
 8009744:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009748:	f108 0601 	add.w	r6, r8, #1
 800974c:	42b3      	cmp	r3, r6
 800974e:	db0b      	blt.n	8009768 <__lshift+0x38>
 8009750:	4638      	mov	r0, r7
 8009752:	f7ff fddf 	bl	8009314 <_Balloc>
 8009756:	4605      	mov	r5, r0
 8009758:	b948      	cbnz	r0, 800976e <__lshift+0x3e>
 800975a:	4602      	mov	r2, r0
 800975c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009760:	4b29      	ldr	r3, [pc, #164]	; (8009808 <__lshift+0xd8>)
 8009762:	482a      	ldr	r0, [pc, #168]	; (800980c <__lshift+0xdc>)
 8009764:	f000 fa58 	bl	8009c18 <__assert_func>
 8009768:	3101      	adds	r1, #1
 800976a:	005b      	lsls	r3, r3, #1
 800976c:	e7ee      	b.n	800974c <__lshift+0x1c>
 800976e:	2300      	movs	r3, #0
 8009770:	f100 0114 	add.w	r1, r0, #20
 8009774:	f100 0210 	add.w	r2, r0, #16
 8009778:	4618      	mov	r0, r3
 800977a:	4553      	cmp	r3, sl
 800977c:	db37      	blt.n	80097ee <__lshift+0xbe>
 800977e:	6920      	ldr	r0, [r4, #16]
 8009780:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009784:	f104 0314 	add.w	r3, r4, #20
 8009788:	f019 091f 	ands.w	r9, r9, #31
 800978c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009790:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009794:	d02f      	beq.n	80097f6 <__lshift+0xc6>
 8009796:	468a      	mov	sl, r1
 8009798:	f04f 0c00 	mov.w	ip, #0
 800979c:	f1c9 0e20 	rsb	lr, r9, #32
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	fa02 f209 	lsl.w	r2, r2, r9
 80097a6:	ea42 020c 	orr.w	r2, r2, ip
 80097aa:	f84a 2b04 	str.w	r2, [sl], #4
 80097ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80097b2:	4298      	cmp	r0, r3
 80097b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80097b8:	d8f2      	bhi.n	80097a0 <__lshift+0x70>
 80097ba:	1b03      	subs	r3, r0, r4
 80097bc:	3b15      	subs	r3, #21
 80097be:	f023 0303 	bic.w	r3, r3, #3
 80097c2:	3304      	adds	r3, #4
 80097c4:	f104 0215 	add.w	r2, r4, #21
 80097c8:	4290      	cmp	r0, r2
 80097ca:	bf38      	it	cc
 80097cc:	2304      	movcc	r3, #4
 80097ce:	f841 c003 	str.w	ip, [r1, r3]
 80097d2:	f1bc 0f00 	cmp.w	ip, #0
 80097d6:	d001      	beq.n	80097dc <__lshift+0xac>
 80097d8:	f108 0602 	add.w	r6, r8, #2
 80097dc:	3e01      	subs	r6, #1
 80097de:	4638      	mov	r0, r7
 80097e0:	4621      	mov	r1, r4
 80097e2:	612e      	str	r6, [r5, #16]
 80097e4:	f7ff fdd6 	bl	8009394 <_Bfree>
 80097e8:	4628      	mov	r0, r5
 80097ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80097f2:	3301      	adds	r3, #1
 80097f4:	e7c1      	b.n	800977a <__lshift+0x4a>
 80097f6:	3904      	subs	r1, #4
 80097f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097fc:	4298      	cmp	r0, r3
 80097fe:	f841 2f04 	str.w	r2, [r1, #4]!
 8009802:	d8f9      	bhi.n	80097f8 <__lshift+0xc8>
 8009804:	e7ea      	b.n	80097dc <__lshift+0xac>
 8009806:	bf00      	nop
 8009808:	0800a823 	.word	0x0800a823
 800980c:	0800a834 	.word	0x0800a834

08009810 <__mcmp>:
 8009810:	4603      	mov	r3, r0
 8009812:	690a      	ldr	r2, [r1, #16]
 8009814:	6900      	ldr	r0, [r0, #16]
 8009816:	b530      	push	{r4, r5, lr}
 8009818:	1a80      	subs	r0, r0, r2
 800981a:	d10d      	bne.n	8009838 <__mcmp+0x28>
 800981c:	3314      	adds	r3, #20
 800981e:	3114      	adds	r1, #20
 8009820:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009824:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009828:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800982c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009830:	4295      	cmp	r5, r2
 8009832:	d002      	beq.n	800983a <__mcmp+0x2a>
 8009834:	d304      	bcc.n	8009840 <__mcmp+0x30>
 8009836:	2001      	movs	r0, #1
 8009838:	bd30      	pop	{r4, r5, pc}
 800983a:	42a3      	cmp	r3, r4
 800983c:	d3f4      	bcc.n	8009828 <__mcmp+0x18>
 800983e:	e7fb      	b.n	8009838 <__mcmp+0x28>
 8009840:	f04f 30ff 	mov.w	r0, #4294967295
 8009844:	e7f8      	b.n	8009838 <__mcmp+0x28>
	...

08009848 <__mdiff>:
 8009848:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984c:	460d      	mov	r5, r1
 800984e:	4607      	mov	r7, r0
 8009850:	4611      	mov	r1, r2
 8009852:	4628      	mov	r0, r5
 8009854:	4614      	mov	r4, r2
 8009856:	f7ff ffdb 	bl	8009810 <__mcmp>
 800985a:	1e06      	subs	r6, r0, #0
 800985c:	d111      	bne.n	8009882 <__mdiff+0x3a>
 800985e:	4631      	mov	r1, r6
 8009860:	4638      	mov	r0, r7
 8009862:	f7ff fd57 	bl	8009314 <_Balloc>
 8009866:	4602      	mov	r2, r0
 8009868:	b928      	cbnz	r0, 8009876 <__mdiff+0x2e>
 800986a:	f240 2132 	movw	r1, #562	; 0x232
 800986e:	4b3a      	ldr	r3, [pc, #232]	; (8009958 <__mdiff+0x110>)
 8009870:	483a      	ldr	r0, [pc, #232]	; (800995c <__mdiff+0x114>)
 8009872:	f000 f9d1 	bl	8009c18 <__assert_func>
 8009876:	2301      	movs	r3, #1
 8009878:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800987c:	4610      	mov	r0, r2
 800987e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009882:	bfa4      	itt	ge
 8009884:	4623      	movge	r3, r4
 8009886:	462c      	movge	r4, r5
 8009888:	4638      	mov	r0, r7
 800988a:	6861      	ldr	r1, [r4, #4]
 800988c:	bfa6      	itte	ge
 800988e:	461d      	movge	r5, r3
 8009890:	2600      	movge	r6, #0
 8009892:	2601      	movlt	r6, #1
 8009894:	f7ff fd3e 	bl	8009314 <_Balloc>
 8009898:	4602      	mov	r2, r0
 800989a:	b918      	cbnz	r0, 80098a4 <__mdiff+0x5c>
 800989c:	f44f 7110 	mov.w	r1, #576	; 0x240
 80098a0:	4b2d      	ldr	r3, [pc, #180]	; (8009958 <__mdiff+0x110>)
 80098a2:	e7e5      	b.n	8009870 <__mdiff+0x28>
 80098a4:	f102 0814 	add.w	r8, r2, #20
 80098a8:	46c2      	mov	sl, r8
 80098aa:	f04f 0c00 	mov.w	ip, #0
 80098ae:	6927      	ldr	r7, [r4, #16]
 80098b0:	60c6      	str	r6, [r0, #12]
 80098b2:	692e      	ldr	r6, [r5, #16]
 80098b4:	f104 0014 	add.w	r0, r4, #20
 80098b8:	f105 0914 	add.w	r9, r5, #20
 80098bc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80098c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80098c4:	3410      	adds	r4, #16
 80098c6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80098ca:	f859 3b04 	ldr.w	r3, [r9], #4
 80098ce:	fa1f f18b 	uxth.w	r1, fp
 80098d2:	448c      	add	ip, r1
 80098d4:	b299      	uxth	r1, r3
 80098d6:	0c1b      	lsrs	r3, r3, #16
 80098d8:	ebac 0101 	sub.w	r1, ip, r1
 80098dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80098e4:	b289      	uxth	r1, r1
 80098e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80098ea:	454e      	cmp	r6, r9
 80098ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80098f0:	f84a 3b04 	str.w	r3, [sl], #4
 80098f4:	d8e7      	bhi.n	80098c6 <__mdiff+0x7e>
 80098f6:	1b73      	subs	r3, r6, r5
 80098f8:	3b15      	subs	r3, #21
 80098fa:	f023 0303 	bic.w	r3, r3, #3
 80098fe:	3515      	adds	r5, #21
 8009900:	3304      	adds	r3, #4
 8009902:	42ae      	cmp	r6, r5
 8009904:	bf38      	it	cc
 8009906:	2304      	movcc	r3, #4
 8009908:	4418      	add	r0, r3
 800990a:	4443      	add	r3, r8
 800990c:	461e      	mov	r6, r3
 800990e:	4605      	mov	r5, r0
 8009910:	4575      	cmp	r5, lr
 8009912:	d30e      	bcc.n	8009932 <__mdiff+0xea>
 8009914:	f10e 0103 	add.w	r1, lr, #3
 8009918:	1a09      	subs	r1, r1, r0
 800991a:	f021 0103 	bic.w	r1, r1, #3
 800991e:	3803      	subs	r0, #3
 8009920:	4586      	cmp	lr, r0
 8009922:	bf38      	it	cc
 8009924:	2100      	movcc	r1, #0
 8009926:	4419      	add	r1, r3
 8009928:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800992c:	b18b      	cbz	r3, 8009952 <__mdiff+0x10a>
 800992e:	6117      	str	r7, [r2, #16]
 8009930:	e7a4      	b.n	800987c <__mdiff+0x34>
 8009932:	f855 8b04 	ldr.w	r8, [r5], #4
 8009936:	fa1f f188 	uxth.w	r1, r8
 800993a:	4461      	add	r1, ip
 800993c:	140c      	asrs	r4, r1, #16
 800993e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009942:	b289      	uxth	r1, r1
 8009944:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009948:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800994c:	f846 1b04 	str.w	r1, [r6], #4
 8009950:	e7de      	b.n	8009910 <__mdiff+0xc8>
 8009952:	3f01      	subs	r7, #1
 8009954:	e7e8      	b.n	8009928 <__mdiff+0xe0>
 8009956:	bf00      	nop
 8009958:	0800a823 	.word	0x0800a823
 800995c:	0800a834 	.word	0x0800a834

08009960 <__d2b>:
 8009960:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009964:	2101      	movs	r1, #1
 8009966:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800996a:	4690      	mov	r8, r2
 800996c:	461d      	mov	r5, r3
 800996e:	f7ff fcd1 	bl	8009314 <_Balloc>
 8009972:	4604      	mov	r4, r0
 8009974:	b930      	cbnz	r0, 8009984 <__d2b+0x24>
 8009976:	4602      	mov	r2, r0
 8009978:	f240 310a 	movw	r1, #778	; 0x30a
 800997c:	4b24      	ldr	r3, [pc, #144]	; (8009a10 <__d2b+0xb0>)
 800997e:	4825      	ldr	r0, [pc, #148]	; (8009a14 <__d2b+0xb4>)
 8009980:	f000 f94a 	bl	8009c18 <__assert_func>
 8009984:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009988:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800998c:	bb2d      	cbnz	r5, 80099da <__d2b+0x7a>
 800998e:	9301      	str	r3, [sp, #4]
 8009990:	f1b8 0300 	subs.w	r3, r8, #0
 8009994:	d026      	beq.n	80099e4 <__d2b+0x84>
 8009996:	4668      	mov	r0, sp
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	f7ff fd83 	bl	80094a4 <__lo0bits>
 800999e:	9900      	ldr	r1, [sp, #0]
 80099a0:	b1f0      	cbz	r0, 80099e0 <__d2b+0x80>
 80099a2:	9a01      	ldr	r2, [sp, #4]
 80099a4:	f1c0 0320 	rsb	r3, r0, #32
 80099a8:	fa02 f303 	lsl.w	r3, r2, r3
 80099ac:	430b      	orrs	r3, r1
 80099ae:	40c2      	lsrs	r2, r0
 80099b0:	6163      	str	r3, [r4, #20]
 80099b2:	9201      	str	r2, [sp, #4]
 80099b4:	9b01      	ldr	r3, [sp, #4]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	bf14      	ite	ne
 80099ba:	2102      	movne	r1, #2
 80099bc:	2101      	moveq	r1, #1
 80099be:	61a3      	str	r3, [r4, #24]
 80099c0:	6121      	str	r1, [r4, #16]
 80099c2:	b1c5      	cbz	r5, 80099f6 <__d2b+0x96>
 80099c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80099c8:	4405      	add	r5, r0
 80099ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80099ce:	603d      	str	r5, [r7, #0]
 80099d0:	6030      	str	r0, [r6, #0]
 80099d2:	4620      	mov	r0, r4
 80099d4:	b002      	add	sp, #8
 80099d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099de:	e7d6      	b.n	800998e <__d2b+0x2e>
 80099e0:	6161      	str	r1, [r4, #20]
 80099e2:	e7e7      	b.n	80099b4 <__d2b+0x54>
 80099e4:	a801      	add	r0, sp, #4
 80099e6:	f7ff fd5d 	bl	80094a4 <__lo0bits>
 80099ea:	2101      	movs	r1, #1
 80099ec:	9b01      	ldr	r3, [sp, #4]
 80099ee:	6121      	str	r1, [r4, #16]
 80099f0:	6163      	str	r3, [r4, #20]
 80099f2:	3020      	adds	r0, #32
 80099f4:	e7e5      	b.n	80099c2 <__d2b+0x62>
 80099f6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80099fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80099fe:	6038      	str	r0, [r7, #0]
 8009a00:	6918      	ldr	r0, [r3, #16]
 8009a02:	f7ff fd2f 	bl	8009464 <__hi0bits>
 8009a06:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009a0a:	6031      	str	r1, [r6, #0]
 8009a0c:	e7e1      	b.n	80099d2 <__d2b+0x72>
 8009a0e:	bf00      	nop
 8009a10:	0800a823 	.word	0x0800a823
 8009a14:	0800a834 	.word	0x0800a834

08009a18 <_calloc_r>:
 8009a18:	b570      	push	{r4, r5, r6, lr}
 8009a1a:	fba1 5402 	umull	r5, r4, r1, r2
 8009a1e:	b934      	cbnz	r4, 8009a2e <_calloc_r+0x16>
 8009a20:	4629      	mov	r1, r5
 8009a22:	f000 f875 	bl	8009b10 <_malloc_r>
 8009a26:	4606      	mov	r6, r0
 8009a28:	b928      	cbnz	r0, 8009a36 <_calloc_r+0x1e>
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	bd70      	pop	{r4, r5, r6, pc}
 8009a2e:	220c      	movs	r2, #12
 8009a30:	2600      	movs	r6, #0
 8009a32:	6002      	str	r2, [r0, #0]
 8009a34:	e7f9      	b.n	8009a2a <_calloc_r+0x12>
 8009a36:	462a      	mov	r2, r5
 8009a38:	4621      	mov	r1, r4
 8009a3a:	f7fe f961 	bl	8007d00 <memset>
 8009a3e:	e7f4      	b.n	8009a2a <_calloc_r+0x12>

08009a40 <_free_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4605      	mov	r5, r0
 8009a44:	2900      	cmp	r1, #0
 8009a46:	d040      	beq.n	8009aca <_free_r+0x8a>
 8009a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a4c:	1f0c      	subs	r4, r1, #4
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	bfb8      	it	lt
 8009a52:	18e4      	addlt	r4, r4, r3
 8009a54:	f000 f922 	bl	8009c9c <__malloc_lock>
 8009a58:	4a1c      	ldr	r2, [pc, #112]	; (8009acc <_free_r+0x8c>)
 8009a5a:	6813      	ldr	r3, [r2, #0]
 8009a5c:	b933      	cbnz	r3, 8009a6c <_free_r+0x2c>
 8009a5e:	6063      	str	r3, [r4, #4]
 8009a60:	6014      	str	r4, [r2, #0]
 8009a62:	4628      	mov	r0, r5
 8009a64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a68:	f000 b91e 	b.w	8009ca8 <__malloc_unlock>
 8009a6c:	42a3      	cmp	r3, r4
 8009a6e:	d908      	bls.n	8009a82 <_free_r+0x42>
 8009a70:	6820      	ldr	r0, [r4, #0]
 8009a72:	1821      	adds	r1, r4, r0
 8009a74:	428b      	cmp	r3, r1
 8009a76:	bf01      	itttt	eq
 8009a78:	6819      	ldreq	r1, [r3, #0]
 8009a7a:	685b      	ldreq	r3, [r3, #4]
 8009a7c:	1809      	addeq	r1, r1, r0
 8009a7e:	6021      	streq	r1, [r4, #0]
 8009a80:	e7ed      	b.n	8009a5e <_free_r+0x1e>
 8009a82:	461a      	mov	r2, r3
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	b10b      	cbz	r3, 8009a8c <_free_r+0x4c>
 8009a88:	42a3      	cmp	r3, r4
 8009a8a:	d9fa      	bls.n	8009a82 <_free_r+0x42>
 8009a8c:	6811      	ldr	r1, [r2, #0]
 8009a8e:	1850      	adds	r0, r2, r1
 8009a90:	42a0      	cmp	r0, r4
 8009a92:	d10b      	bne.n	8009aac <_free_r+0x6c>
 8009a94:	6820      	ldr	r0, [r4, #0]
 8009a96:	4401      	add	r1, r0
 8009a98:	1850      	adds	r0, r2, r1
 8009a9a:	4283      	cmp	r3, r0
 8009a9c:	6011      	str	r1, [r2, #0]
 8009a9e:	d1e0      	bne.n	8009a62 <_free_r+0x22>
 8009aa0:	6818      	ldr	r0, [r3, #0]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	4401      	add	r1, r0
 8009aa6:	6011      	str	r1, [r2, #0]
 8009aa8:	6053      	str	r3, [r2, #4]
 8009aaa:	e7da      	b.n	8009a62 <_free_r+0x22>
 8009aac:	d902      	bls.n	8009ab4 <_free_r+0x74>
 8009aae:	230c      	movs	r3, #12
 8009ab0:	602b      	str	r3, [r5, #0]
 8009ab2:	e7d6      	b.n	8009a62 <_free_r+0x22>
 8009ab4:	6820      	ldr	r0, [r4, #0]
 8009ab6:	1821      	adds	r1, r4, r0
 8009ab8:	428b      	cmp	r3, r1
 8009aba:	bf01      	itttt	eq
 8009abc:	6819      	ldreq	r1, [r3, #0]
 8009abe:	685b      	ldreq	r3, [r3, #4]
 8009ac0:	1809      	addeq	r1, r1, r0
 8009ac2:	6021      	streq	r1, [r4, #0]
 8009ac4:	6063      	str	r3, [r4, #4]
 8009ac6:	6054      	str	r4, [r2, #4]
 8009ac8:	e7cb      	b.n	8009a62 <_free_r+0x22>
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	200004a8 	.word	0x200004a8

08009ad0 <sbrk_aligned>:
 8009ad0:	b570      	push	{r4, r5, r6, lr}
 8009ad2:	4e0e      	ldr	r6, [pc, #56]	; (8009b0c <sbrk_aligned+0x3c>)
 8009ad4:	460c      	mov	r4, r1
 8009ad6:	6831      	ldr	r1, [r6, #0]
 8009ad8:	4605      	mov	r5, r0
 8009ada:	b911      	cbnz	r1, 8009ae2 <sbrk_aligned+0x12>
 8009adc:	f000 f88c 	bl	8009bf8 <_sbrk_r>
 8009ae0:	6030      	str	r0, [r6, #0]
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	f000 f887 	bl	8009bf8 <_sbrk_r>
 8009aea:	1c43      	adds	r3, r0, #1
 8009aec:	d00a      	beq.n	8009b04 <sbrk_aligned+0x34>
 8009aee:	1cc4      	adds	r4, r0, #3
 8009af0:	f024 0403 	bic.w	r4, r4, #3
 8009af4:	42a0      	cmp	r0, r4
 8009af6:	d007      	beq.n	8009b08 <sbrk_aligned+0x38>
 8009af8:	1a21      	subs	r1, r4, r0
 8009afa:	4628      	mov	r0, r5
 8009afc:	f000 f87c 	bl	8009bf8 <_sbrk_r>
 8009b00:	3001      	adds	r0, #1
 8009b02:	d101      	bne.n	8009b08 <sbrk_aligned+0x38>
 8009b04:	f04f 34ff 	mov.w	r4, #4294967295
 8009b08:	4620      	mov	r0, r4
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	200004ac 	.word	0x200004ac

08009b10 <_malloc_r>:
 8009b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b14:	1ccd      	adds	r5, r1, #3
 8009b16:	f025 0503 	bic.w	r5, r5, #3
 8009b1a:	3508      	adds	r5, #8
 8009b1c:	2d0c      	cmp	r5, #12
 8009b1e:	bf38      	it	cc
 8009b20:	250c      	movcc	r5, #12
 8009b22:	2d00      	cmp	r5, #0
 8009b24:	4607      	mov	r7, r0
 8009b26:	db01      	blt.n	8009b2c <_malloc_r+0x1c>
 8009b28:	42a9      	cmp	r1, r5
 8009b2a:	d905      	bls.n	8009b38 <_malloc_r+0x28>
 8009b2c:	230c      	movs	r3, #12
 8009b2e:	2600      	movs	r6, #0
 8009b30:	603b      	str	r3, [r7, #0]
 8009b32:	4630      	mov	r0, r6
 8009b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b38:	4e2e      	ldr	r6, [pc, #184]	; (8009bf4 <_malloc_r+0xe4>)
 8009b3a:	f000 f8af 	bl	8009c9c <__malloc_lock>
 8009b3e:	6833      	ldr	r3, [r6, #0]
 8009b40:	461c      	mov	r4, r3
 8009b42:	bb34      	cbnz	r4, 8009b92 <_malloc_r+0x82>
 8009b44:	4629      	mov	r1, r5
 8009b46:	4638      	mov	r0, r7
 8009b48:	f7ff ffc2 	bl	8009ad0 <sbrk_aligned>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	4604      	mov	r4, r0
 8009b50:	d14d      	bne.n	8009bee <_malloc_r+0xde>
 8009b52:	6834      	ldr	r4, [r6, #0]
 8009b54:	4626      	mov	r6, r4
 8009b56:	2e00      	cmp	r6, #0
 8009b58:	d140      	bne.n	8009bdc <_malloc_r+0xcc>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	4631      	mov	r1, r6
 8009b5e:	4638      	mov	r0, r7
 8009b60:	eb04 0803 	add.w	r8, r4, r3
 8009b64:	f000 f848 	bl	8009bf8 <_sbrk_r>
 8009b68:	4580      	cmp	r8, r0
 8009b6a:	d13a      	bne.n	8009be2 <_malloc_r+0xd2>
 8009b6c:	6821      	ldr	r1, [r4, #0]
 8009b6e:	3503      	adds	r5, #3
 8009b70:	1a6d      	subs	r5, r5, r1
 8009b72:	f025 0503 	bic.w	r5, r5, #3
 8009b76:	3508      	adds	r5, #8
 8009b78:	2d0c      	cmp	r5, #12
 8009b7a:	bf38      	it	cc
 8009b7c:	250c      	movcc	r5, #12
 8009b7e:	4638      	mov	r0, r7
 8009b80:	4629      	mov	r1, r5
 8009b82:	f7ff ffa5 	bl	8009ad0 <sbrk_aligned>
 8009b86:	3001      	adds	r0, #1
 8009b88:	d02b      	beq.n	8009be2 <_malloc_r+0xd2>
 8009b8a:	6823      	ldr	r3, [r4, #0]
 8009b8c:	442b      	add	r3, r5
 8009b8e:	6023      	str	r3, [r4, #0]
 8009b90:	e00e      	b.n	8009bb0 <_malloc_r+0xa0>
 8009b92:	6822      	ldr	r2, [r4, #0]
 8009b94:	1b52      	subs	r2, r2, r5
 8009b96:	d41e      	bmi.n	8009bd6 <_malloc_r+0xc6>
 8009b98:	2a0b      	cmp	r2, #11
 8009b9a:	d916      	bls.n	8009bca <_malloc_r+0xba>
 8009b9c:	1961      	adds	r1, r4, r5
 8009b9e:	42a3      	cmp	r3, r4
 8009ba0:	6025      	str	r5, [r4, #0]
 8009ba2:	bf18      	it	ne
 8009ba4:	6059      	strne	r1, [r3, #4]
 8009ba6:	6863      	ldr	r3, [r4, #4]
 8009ba8:	bf08      	it	eq
 8009baa:	6031      	streq	r1, [r6, #0]
 8009bac:	5162      	str	r2, [r4, r5]
 8009bae:	604b      	str	r3, [r1, #4]
 8009bb0:	4638      	mov	r0, r7
 8009bb2:	f104 060b 	add.w	r6, r4, #11
 8009bb6:	f000 f877 	bl	8009ca8 <__malloc_unlock>
 8009bba:	f026 0607 	bic.w	r6, r6, #7
 8009bbe:	1d23      	adds	r3, r4, #4
 8009bc0:	1af2      	subs	r2, r6, r3
 8009bc2:	d0b6      	beq.n	8009b32 <_malloc_r+0x22>
 8009bc4:	1b9b      	subs	r3, r3, r6
 8009bc6:	50a3      	str	r3, [r4, r2]
 8009bc8:	e7b3      	b.n	8009b32 <_malloc_r+0x22>
 8009bca:	6862      	ldr	r2, [r4, #4]
 8009bcc:	42a3      	cmp	r3, r4
 8009bce:	bf0c      	ite	eq
 8009bd0:	6032      	streq	r2, [r6, #0]
 8009bd2:	605a      	strne	r2, [r3, #4]
 8009bd4:	e7ec      	b.n	8009bb0 <_malloc_r+0xa0>
 8009bd6:	4623      	mov	r3, r4
 8009bd8:	6864      	ldr	r4, [r4, #4]
 8009bda:	e7b2      	b.n	8009b42 <_malloc_r+0x32>
 8009bdc:	4634      	mov	r4, r6
 8009bde:	6876      	ldr	r6, [r6, #4]
 8009be0:	e7b9      	b.n	8009b56 <_malloc_r+0x46>
 8009be2:	230c      	movs	r3, #12
 8009be4:	4638      	mov	r0, r7
 8009be6:	603b      	str	r3, [r7, #0]
 8009be8:	f000 f85e 	bl	8009ca8 <__malloc_unlock>
 8009bec:	e7a1      	b.n	8009b32 <_malloc_r+0x22>
 8009bee:	6025      	str	r5, [r4, #0]
 8009bf0:	e7de      	b.n	8009bb0 <_malloc_r+0xa0>
 8009bf2:	bf00      	nop
 8009bf4:	200004a8 	.word	0x200004a8

08009bf8 <_sbrk_r>:
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	4d05      	ldr	r5, [pc, #20]	; (8009c14 <_sbrk_r+0x1c>)
 8009bfe:	4604      	mov	r4, r0
 8009c00:	4608      	mov	r0, r1
 8009c02:	602b      	str	r3, [r5, #0]
 8009c04:	f7f8 ffec 	bl	8002be0 <_sbrk>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d102      	bne.n	8009c12 <_sbrk_r+0x1a>
 8009c0c:	682b      	ldr	r3, [r5, #0]
 8009c0e:	b103      	cbz	r3, 8009c12 <_sbrk_r+0x1a>
 8009c10:	6023      	str	r3, [r4, #0]
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	200004b0 	.word	0x200004b0

08009c18 <__assert_func>:
 8009c18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c1a:	4614      	mov	r4, r2
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	4b09      	ldr	r3, [pc, #36]	; (8009c44 <__assert_func+0x2c>)
 8009c20:	4605      	mov	r5, r0
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68d8      	ldr	r0, [r3, #12]
 8009c26:	b14c      	cbz	r4, 8009c3c <__assert_func+0x24>
 8009c28:	4b07      	ldr	r3, [pc, #28]	; (8009c48 <__assert_func+0x30>)
 8009c2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c2e:	9100      	str	r1, [sp, #0]
 8009c30:	462b      	mov	r3, r5
 8009c32:	4906      	ldr	r1, [pc, #24]	; (8009c4c <__assert_func+0x34>)
 8009c34:	f000 f80e 	bl	8009c54 <fiprintf>
 8009c38:	f000 fa62 	bl	800a100 <abort>
 8009c3c:	4b04      	ldr	r3, [pc, #16]	; (8009c50 <__assert_func+0x38>)
 8009c3e:	461c      	mov	r4, r3
 8009c40:	e7f3      	b.n	8009c2a <__assert_func+0x12>
 8009c42:	bf00      	nop
 8009c44:	200000b8 	.word	0x200000b8
 8009c48:	0800a98c 	.word	0x0800a98c
 8009c4c:	0800a999 	.word	0x0800a999
 8009c50:	0800a9c7 	.word	0x0800a9c7

08009c54 <fiprintf>:
 8009c54:	b40e      	push	{r1, r2, r3}
 8009c56:	b503      	push	{r0, r1, lr}
 8009c58:	4601      	mov	r1, r0
 8009c5a:	ab03      	add	r3, sp, #12
 8009c5c:	4805      	ldr	r0, [pc, #20]	; (8009c74 <fiprintf+0x20>)
 8009c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c62:	6800      	ldr	r0, [r0, #0]
 8009c64:	9301      	str	r3, [sp, #4]
 8009c66:	f000 f84d 	bl	8009d04 <_vfiprintf_r>
 8009c6a:	b002      	add	sp, #8
 8009c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c70:	b003      	add	sp, #12
 8009c72:	4770      	bx	lr
 8009c74:	200000b8 	.word	0x200000b8

08009c78 <__ascii_mbtowc>:
 8009c78:	b082      	sub	sp, #8
 8009c7a:	b901      	cbnz	r1, 8009c7e <__ascii_mbtowc+0x6>
 8009c7c:	a901      	add	r1, sp, #4
 8009c7e:	b142      	cbz	r2, 8009c92 <__ascii_mbtowc+0x1a>
 8009c80:	b14b      	cbz	r3, 8009c96 <__ascii_mbtowc+0x1e>
 8009c82:	7813      	ldrb	r3, [r2, #0]
 8009c84:	600b      	str	r3, [r1, #0]
 8009c86:	7812      	ldrb	r2, [r2, #0]
 8009c88:	1e10      	subs	r0, r2, #0
 8009c8a:	bf18      	it	ne
 8009c8c:	2001      	movne	r0, #1
 8009c8e:	b002      	add	sp, #8
 8009c90:	4770      	bx	lr
 8009c92:	4610      	mov	r0, r2
 8009c94:	e7fb      	b.n	8009c8e <__ascii_mbtowc+0x16>
 8009c96:	f06f 0001 	mvn.w	r0, #1
 8009c9a:	e7f8      	b.n	8009c8e <__ascii_mbtowc+0x16>

08009c9c <__malloc_lock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	; (8009ca4 <__malloc_lock+0x8>)
 8009c9e:	f000 bbeb 	b.w	800a478 <__retarget_lock_acquire_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	200004b4 	.word	0x200004b4

08009ca8 <__malloc_unlock>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	; (8009cb0 <__malloc_unlock+0x8>)
 8009caa:	f000 bbe6 	b.w	800a47a <__retarget_lock_release_recursive>
 8009cae:	bf00      	nop
 8009cb0:	200004b4 	.word	0x200004b4

08009cb4 <__sfputc_r>:
 8009cb4:	6893      	ldr	r3, [r2, #8]
 8009cb6:	b410      	push	{r4}
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	6093      	str	r3, [r2, #8]
 8009cbe:	da07      	bge.n	8009cd0 <__sfputc_r+0x1c>
 8009cc0:	6994      	ldr	r4, [r2, #24]
 8009cc2:	42a3      	cmp	r3, r4
 8009cc4:	db01      	blt.n	8009cca <__sfputc_r+0x16>
 8009cc6:	290a      	cmp	r1, #10
 8009cc8:	d102      	bne.n	8009cd0 <__sfputc_r+0x1c>
 8009cca:	bc10      	pop	{r4}
 8009ccc:	f000 b94a 	b.w	8009f64 <__swbuf_r>
 8009cd0:	6813      	ldr	r3, [r2, #0]
 8009cd2:	1c58      	adds	r0, r3, #1
 8009cd4:	6010      	str	r0, [r2, #0]
 8009cd6:	7019      	strb	r1, [r3, #0]
 8009cd8:	4608      	mov	r0, r1
 8009cda:	bc10      	pop	{r4}
 8009cdc:	4770      	bx	lr

08009cde <__sfputs_r>:
 8009cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce0:	4606      	mov	r6, r0
 8009ce2:	460f      	mov	r7, r1
 8009ce4:	4614      	mov	r4, r2
 8009ce6:	18d5      	adds	r5, r2, r3
 8009ce8:	42ac      	cmp	r4, r5
 8009cea:	d101      	bne.n	8009cf0 <__sfputs_r+0x12>
 8009cec:	2000      	movs	r0, #0
 8009cee:	e007      	b.n	8009d00 <__sfputs_r+0x22>
 8009cf0:	463a      	mov	r2, r7
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cf8:	f7ff ffdc 	bl	8009cb4 <__sfputc_r>
 8009cfc:	1c43      	adds	r3, r0, #1
 8009cfe:	d1f3      	bne.n	8009ce8 <__sfputs_r+0xa>
 8009d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d04 <_vfiprintf_r>:
 8009d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d08:	460d      	mov	r5, r1
 8009d0a:	4614      	mov	r4, r2
 8009d0c:	4698      	mov	r8, r3
 8009d0e:	4606      	mov	r6, r0
 8009d10:	b09d      	sub	sp, #116	; 0x74
 8009d12:	b118      	cbz	r0, 8009d1c <_vfiprintf_r+0x18>
 8009d14:	6983      	ldr	r3, [r0, #24]
 8009d16:	b90b      	cbnz	r3, 8009d1c <_vfiprintf_r+0x18>
 8009d18:	f000 fb10 	bl	800a33c <__sinit>
 8009d1c:	4b89      	ldr	r3, [pc, #548]	; (8009f44 <_vfiprintf_r+0x240>)
 8009d1e:	429d      	cmp	r5, r3
 8009d20:	d11b      	bne.n	8009d5a <_vfiprintf_r+0x56>
 8009d22:	6875      	ldr	r5, [r6, #4]
 8009d24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d26:	07d9      	lsls	r1, r3, #31
 8009d28:	d405      	bmi.n	8009d36 <_vfiprintf_r+0x32>
 8009d2a:	89ab      	ldrh	r3, [r5, #12]
 8009d2c:	059a      	lsls	r2, r3, #22
 8009d2e:	d402      	bmi.n	8009d36 <_vfiprintf_r+0x32>
 8009d30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d32:	f000 fba1 	bl	800a478 <__retarget_lock_acquire_recursive>
 8009d36:	89ab      	ldrh	r3, [r5, #12]
 8009d38:	071b      	lsls	r3, r3, #28
 8009d3a:	d501      	bpl.n	8009d40 <_vfiprintf_r+0x3c>
 8009d3c:	692b      	ldr	r3, [r5, #16]
 8009d3e:	b9eb      	cbnz	r3, 8009d7c <_vfiprintf_r+0x78>
 8009d40:	4629      	mov	r1, r5
 8009d42:	4630      	mov	r0, r6
 8009d44:	f000 f96e 	bl	800a024 <__swsetup_r>
 8009d48:	b1c0      	cbz	r0, 8009d7c <_vfiprintf_r+0x78>
 8009d4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d4c:	07dc      	lsls	r4, r3, #31
 8009d4e:	d50e      	bpl.n	8009d6e <_vfiprintf_r+0x6a>
 8009d50:	f04f 30ff 	mov.w	r0, #4294967295
 8009d54:	b01d      	add	sp, #116	; 0x74
 8009d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d5a:	4b7b      	ldr	r3, [pc, #492]	; (8009f48 <_vfiprintf_r+0x244>)
 8009d5c:	429d      	cmp	r5, r3
 8009d5e:	d101      	bne.n	8009d64 <_vfiprintf_r+0x60>
 8009d60:	68b5      	ldr	r5, [r6, #8]
 8009d62:	e7df      	b.n	8009d24 <_vfiprintf_r+0x20>
 8009d64:	4b79      	ldr	r3, [pc, #484]	; (8009f4c <_vfiprintf_r+0x248>)
 8009d66:	429d      	cmp	r5, r3
 8009d68:	bf08      	it	eq
 8009d6a:	68f5      	ldreq	r5, [r6, #12]
 8009d6c:	e7da      	b.n	8009d24 <_vfiprintf_r+0x20>
 8009d6e:	89ab      	ldrh	r3, [r5, #12]
 8009d70:	0598      	lsls	r0, r3, #22
 8009d72:	d4ed      	bmi.n	8009d50 <_vfiprintf_r+0x4c>
 8009d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d76:	f000 fb80 	bl	800a47a <__retarget_lock_release_recursive>
 8009d7a:	e7e9      	b.n	8009d50 <_vfiprintf_r+0x4c>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d80:	2320      	movs	r3, #32
 8009d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d86:	2330      	movs	r3, #48	; 0x30
 8009d88:	f04f 0901 	mov.w	r9, #1
 8009d8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d90:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009f50 <_vfiprintf_r+0x24c>
 8009d94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d98:	4623      	mov	r3, r4
 8009d9a:	469a      	mov	sl, r3
 8009d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009da0:	b10a      	cbz	r2, 8009da6 <_vfiprintf_r+0xa2>
 8009da2:	2a25      	cmp	r2, #37	; 0x25
 8009da4:	d1f9      	bne.n	8009d9a <_vfiprintf_r+0x96>
 8009da6:	ebba 0b04 	subs.w	fp, sl, r4
 8009daa:	d00b      	beq.n	8009dc4 <_vfiprintf_r+0xc0>
 8009dac:	465b      	mov	r3, fp
 8009dae:	4622      	mov	r2, r4
 8009db0:	4629      	mov	r1, r5
 8009db2:	4630      	mov	r0, r6
 8009db4:	f7ff ff93 	bl	8009cde <__sfputs_r>
 8009db8:	3001      	adds	r0, #1
 8009dba:	f000 80aa 	beq.w	8009f12 <_vfiprintf_r+0x20e>
 8009dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dc0:	445a      	add	r2, fp
 8009dc2:	9209      	str	r2, [sp, #36]	; 0x24
 8009dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	f000 80a2 	beq.w	8009f12 <_vfiprintf_r+0x20e>
 8009dce:	2300      	movs	r3, #0
 8009dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009dd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dd8:	f10a 0a01 	add.w	sl, sl, #1
 8009ddc:	9304      	str	r3, [sp, #16]
 8009dde:	9307      	str	r3, [sp, #28]
 8009de0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009de4:	931a      	str	r3, [sp, #104]	; 0x68
 8009de6:	4654      	mov	r4, sl
 8009de8:	2205      	movs	r2, #5
 8009dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dee:	4858      	ldr	r0, [pc, #352]	; (8009f50 <_vfiprintf_r+0x24c>)
 8009df0:	f7ff fa74 	bl	80092dc <memchr>
 8009df4:	9a04      	ldr	r2, [sp, #16]
 8009df6:	b9d8      	cbnz	r0, 8009e30 <_vfiprintf_r+0x12c>
 8009df8:	06d1      	lsls	r1, r2, #27
 8009dfa:	bf44      	itt	mi
 8009dfc:	2320      	movmi	r3, #32
 8009dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e02:	0713      	lsls	r3, r2, #28
 8009e04:	bf44      	itt	mi
 8009e06:	232b      	movmi	r3, #43	; 0x2b
 8009e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e10:	2b2a      	cmp	r3, #42	; 0x2a
 8009e12:	d015      	beq.n	8009e40 <_vfiprintf_r+0x13c>
 8009e14:	4654      	mov	r4, sl
 8009e16:	2000      	movs	r0, #0
 8009e18:	f04f 0c0a 	mov.w	ip, #10
 8009e1c:	9a07      	ldr	r2, [sp, #28]
 8009e1e:	4621      	mov	r1, r4
 8009e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e24:	3b30      	subs	r3, #48	; 0x30
 8009e26:	2b09      	cmp	r3, #9
 8009e28:	d94e      	bls.n	8009ec8 <_vfiprintf_r+0x1c4>
 8009e2a:	b1b0      	cbz	r0, 8009e5a <_vfiprintf_r+0x156>
 8009e2c:	9207      	str	r2, [sp, #28]
 8009e2e:	e014      	b.n	8009e5a <_vfiprintf_r+0x156>
 8009e30:	eba0 0308 	sub.w	r3, r0, r8
 8009e34:	fa09 f303 	lsl.w	r3, r9, r3
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	46a2      	mov	sl, r4
 8009e3c:	9304      	str	r3, [sp, #16]
 8009e3e:	e7d2      	b.n	8009de6 <_vfiprintf_r+0xe2>
 8009e40:	9b03      	ldr	r3, [sp, #12]
 8009e42:	1d19      	adds	r1, r3, #4
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	9103      	str	r1, [sp, #12]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	bfbb      	ittet	lt
 8009e4c:	425b      	neglt	r3, r3
 8009e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8009e52:	9307      	strge	r3, [sp, #28]
 8009e54:	9307      	strlt	r3, [sp, #28]
 8009e56:	bfb8      	it	lt
 8009e58:	9204      	strlt	r2, [sp, #16]
 8009e5a:	7823      	ldrb	r3, [r4, #0]
 8009e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8009e5e:	d10c      	bne.n	8009e7a <_vfiprintf_r+0x176>
 8009e60:	7863      	ldrb	r3, [r4, #1]
 8009e62:	2b2a      	cmp	r3, #42	; 0x2a
 8009e64:	d135      	bne.n	8009ed2 <_vfiprintf_r+0x1ce>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	3402      	adds	r4, #2
 8009e6a:	1d1a      	adds	r2, r3, #4
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	9203      	str	r2, [sp, #12]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	bfb8      	it	lt
 8009e74:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e78:	9305      	str	r3, [sp, #20]
 8009e7a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009f54 <_vfiprintf_r+0x250>
 8009e7e:	2203      	movs	r2, #3
 8009e80:	4650      	mov	r0, sl
 8009e82:	7821      	ldrb	r1, [r4, #0]
 8009e84:	f7ff fa2a 	bl	80092dc <memchr>
 8009e88:	b140      	cbz	r0, 8009e9c <_vfiprintf_r+0x198>
 8009e8a:	2340      	movs	r3, #64	; 0x40
 8009e8c:	eba0 000a 	sub.w	r0, r0, sl
 8009e90:	fa03 f000 	lsl.w	r0, r3, r0
 8009e94:	9b04      	ldr	r3, [sp, #16]
 8009e96:	3401      	adds	r4, #1
 8009e98:	4303      	orrs	r3, r0
 8009e9a:	9304      	str	r3, [sp, #16]
 8009e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ea0:	2206      	movs	r2, #6
 8009ea2:	482d      	ldr	r0, [pc, #180]	; (8009f58 <_vfiprintf_r+0x254>)
 8009ea4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ea8:	f7ff fa18 	bl	80092dc <memchr>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	d03f      	beq.n	8009f30 <_vfiprintf_r+0x22c>
 8009eb0:	4b2a      	ldr	r3, [pc, #168]	; (8009f5c <_vfiprintf_r+0x258>)
 8009eb2:	bb1b      	cbnz	r3, 8009efc <_vfiprintf_r+0x1f8>
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	3307      	adds	r3, #7
 8009eb8:	f023 0307 	bic.w	r3, r3, #7
 8009ebc:	3308      	adds	r3, #8
 8009ebe:	9303      	str	r3, [sp, #12]
 8009ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ec2:	443b      	add	r3, r7
 8009ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ec6:	e767      	b.n	8009d98 <_vfiprintf_r+0x94>
 8009ec8:	460c      	mov	r4, r1
 8009eca:	2001      	movs	r0, #1
 8009ecc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ed0:	e7a5      	b.n	8009e1e <_vfiprintf_r+0x11a>
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	f04f 0c0a 	mov.w	ip, #10
 8009ed8:	4619      	mov	r1, r3
 8009eda:	3401      	adds	r4, #1
 8009edc:	9305      	str	r3, [sp, #20]
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ee4:	3a30      	subs	r2, #48	; 0x30
 8009ee6:	2a09      	cmp	r2, #9
 8009ee8:	d903      	bls.n	8009ef2 <_vfiprintf_r+0x1ee>
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d0c5      	beq.n	8009e7a <_vfiprintf_r+0x176>
 8009eee:	9105      	str	r1, [sp, #20]
 8009ef0:	e7c3      	b.n	8009e7a <_vfiprintf_r+0x176>
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009efa:	e7f0      	b.n	8009ede <_vfiprintf_r+0x1da>
 8009efc:	ab03      	add	r3, sp, #12
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	462a      	mov	r2, r5
 8009f02:	4630      	mov	r0, r6
 8009f04:	4b16      	ldr	r3, [pc, #88]	; (8009f60 <_vfiprintf_r+0x25c>)
 8009f06:	a904      	add	r1, sp, #16
 8009f08:	f7fd ffa0 	bl	8007e4c <_printf_float>
 8009f0c:	4607      	mov	r7, r0
 8009f0e:	1c78      	adds	r0, r7, #1
 8009f10:	d1d6      	bne.n	8009ec0 <_vfiprintf_r+0x1bc>
 8009f12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f14:	07d9      	lsls	r1, r3, #31
 8009f16:	d405      	bmi.n	8009f24 <_vfiprintf_r+0x220>
 8009f18:	89ab      	ldrh	r3, [r5, #12]
 8009f1a:	059a      	lsls	r2, r3, #22
 8009f1c:	d402      	bmi.n	8009f24 <_vfiprintf_r+0x220>
 8009f1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f20:	f000 faab 	bl	800a47a <__retarget_lock_release_recursive>
 8009f24:	89ab      	ldrh	r3, [r5, #12]
 8009f26:	065b      	lsls	r3, r3, #25
 8009f28:	f53f af12 	bmi.w	8009d50 <_vfiprintf_r+0x4c>
 8009f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f2e:	e711      	b.n	8009d54 <_vfiprintf_r+0x50>
 8009f30:	ab03      	add	r3, sp, #12
 8009f32:	9300      	str	r3, [sp, #0]
 8009f34:	462a      	mov	r2, r5
 8009f36:	4630      	mov	r0, r6
 8009f38:	4b09      	ldr	r3, [pc, #36]	; (8009f60 <_vfiprintf_r+0x25c>)
 8009f3a:	a904      	add	r1, sp, #16
 8009f3c:	f7fe fa22 	bl	8008384 <_printf_i>
 8009f40:	e7e4      	b.n	8009f0c <_vfiprintf_r+0x208>
 8009f42:	bf00      	nop
 8009f44:	0800ab04 	.word	0x0800ab04
 8009f48:	0800ab24 	.word	0x0800ab24
 8009f4c:	0800aae4 	.word	0x0800aae4
 8009f50:	0800a9d2 	.word	0x0800a9d2
 8009f54:	0800a9d8 	.word	0x0800a9d8
 8009f58:	0800a9dc 	.word	0x0800a9dc
 8009f5c:	08007e4d 	.word	0x08007e4d
 8009f60:	08009cdf 	.word	0x08009cdf

08009f64 <__swbuf_r>:
 8009f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f66:	460e      	mov	r6, r1
 8009f68:	4614      	mov	r4, r2
 8009f6a:	4605      	mov	r5, r0
 8009f6c:	b118      	cbz	r0, 8009f76 <__swbuf_r+0x12>
 8009f6e:	6983      	ldr	r3, [r0, #24]
 8009f70:	b90b      	cbnz	r3, 8009f76 <__swbuf_r+0x12>
 8009f72:	f000 f9e3 	bl	800a33c <__sinit>
 8009f76:	4b21      	ldr	r3, [pc, #132]	; (8009ffc <__swbuf_r+0x98>)
 8009f78:	429c      	cmp	r4, r3
 8009f7a:	d12b      	bne.n	8009fd4 <__swbuf_r+0x70>
 8009f7c:	686c      	ldr	r4, [r5, #4]
 8009f7e:	69a3      	ldr	r3, [r4, #24]
 8009f80:	60a3      	str	r3, [r4, #8]
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	071a      	lsls	r2, r3, #28
 8009f86:	d52f      	bpl.n	8009fe8 <__swbuf_r+0x84>
 8009f88:	6923      	ldr	r3, [r4, #16]
 8009f8a:	b36b      	cbz	r3, 8009fe8 <__swbuf_r+0x84>
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	6820      	ldr	r0, [r4, #0]
 8009f90:	b2f6      	uxtb	r6, r6
 8009f92:	1ac0      	subs	r0, r0, r3
 8009f94:	6963      	ldr	r3, [r4, #20]
 8009f96:	4637      	mov	r7, r6
 8009f98:	4283      	cmp	r3, r0
 8009f9a:	dc04      	bgt.n	8009fa6 <__swbuf_r+0x42>
 8009f9c:	4621      	mov	r1, r4
 8009f9e:	4628      	mov	r0, r5
 8009fa0:	f000 f938 	bl	800a214 <_fflush_r>
 8009fa4:	bb30      	cbnz	r0, 8009ff4 <__swbuf_r+0x90>
 8009fa6:	68a3      	ldr	r3, [r4, #8]
 8009fa8:	3001      	adds	r0, #1
 8009faa:	3b01      	subs	r3, #1
 8009fac:	60a3      	str	r3, [r4, #8]
 8009fae:	6823      	ldr	r3, [r4, #0]
 8009fb0:	1c5a      	adds	r2, r3, #1
 8009fb2:	6022      	str	r2, [r4, #0]
 8009fb4:	701e      	strb	r6, [r3, #0]
 8009fb6:	6963      	ldr	r3, [r4, #20]
 8009fb8:	4283      	cmp	r3, r0
 8009fba:	d004      	beq.n	8009fc6 <__swbuf_r+0x62>
 8009fbc:	89a3      	ldrh	r3, [r4, #12]
 8009fbe:	07db      	lsls	r3, r3, #31
 8009fc0:	d506      	bpl.n	8009fd0 <__swbuf_r+0x6c>
 8009fc2:	2e0a      	cmp	r6, #10
 8009fc4:	d104      	bne.n	8009fd0 <__swbuf_r+0x6c>
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	4628      	mov	r0, r5
 8009fca:	f000 f923 	bl	800a214 <_fflush_r>
 8009fce:	b988      	cbnz	r0, 8009ff4 <__swbuf_r+0x90>
 8009fd0:	4638      	mov	r0, r7
 8009fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fd4:	4b0a      	ldr	r3, [pc, #40]	; (800a000 <__swbuf_r+0x9c>)
 8009fd6:	429c      	cmp	r4, r3
 8009fd8:	d101      	bne.n	8009fde <__swbuf_r+0x7a>
 8009fda:	68ac      	ldr	r4, [r5, #8]
 8009fdc:	e7cf      	b.n	8009f7e <__swbuf_r+0x1a>
 8009fde:	4b09      	ldr	r3, [pc, #36]	; (800a004 <__swbuf_r+0xa0>)
 8009fe0:	429c      	cmp	r4, r3
 8009fe2:	bf08      	it	eq
 8009fe4:	68ec      	ldreq	r4, [r5, #12]
 8009fe6:	e7ca      	b.n	8009f7e <__swbuf_r+0x1a>
 8009fe8:	4621      	mov	r1, r4
 8009fea:	4628      	mov	r0, r5
 8009fec:	f000 f81a 	bl	800a024 <__swsetup_r>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	d0cb      	beq.n	8009f8c <__swbuf_r+0x28>
 8009ff4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ff8:	e7ea      	b.n	8009fd0 <__swbuf_r+0x6c>
 8009ffa:	bf00      	nop
 8009ffc:	0800ab04 	.word	0x0800ab04
 800a000:	0800ab24 	.word	0x0800ab24
 800a004:	0800aae4 	.word	0x0800aae4

0800a008 <__ascii_wctomb>:
 800a008:	4603      	mov	r3, r0
 800a00a:	4608      	mov	r0, r1
 800a00c:	b141      	cbz	r1, 800a020 <__ascii_wctomb+0x18>
 800a00e:	2aff      	cmp	r2, #255	; 0xff
 800a010:	d904      	bls.n	800a01c <__ascii_wctomb+0x14>
 800a012:	228a      	movs	r2, #138	; 0x8a
 800a014:	f04f 30ff 	mov.w	r0, #4294967295
 800a018:	601a      	str	r2, [r3, #0]
 800a01a:	4770      	bx	lr
 800a01c:	2001      	movs	r0, #1
 800a01e:	700a      	strb	r2, [r1, #0]
 800a020:	4770      	bx	lr
	...

0800a024 <__swsetup_r>:
 800a024:	4b32      	ldr	r3, [pc, #200]	; (800a0f0 <__swsetup_r+0xcc>)
 800a026:	b570      	push	{r4, r5, r6, lr}
 800a028:	681d      	ldr	r5, [r3, #0]
 800a02a:	4606      	mov	r6, r0
 800a02c:	460c      	mov	r4, r1
 800a02e:	b125      	cbz	r5, 800a03a <__swsetup_r+0x16>
 800a030:	69ab      	ldr	r3, [r5, #24]
 800a032:	b913      	cbnz	r3, 800a03a <__swsetup_r+0x16>
 800a034:	4628      	mov	r0, r5
 800a036:	f000 f981 	bl	800a33c <__sinit>
 800a03a:	4b2e      	ldr	r3, [pc, #184]	; (800a0f4 <__swsetup_r+0xd0>)
 800a03c:	429c      	cmp	r4, r3
 800a03e:	d10f      	bne.n	800a060 <__swsetup_r+0x3c>
 800a040:	686c      	ldr	r4, [r5, #4]
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a048:	0719      	lsls	r1, r3, #28
 800a04a:	d42c      	bmi.n	800a0a6 <__swsetup_r+0x82>
 800a04c:	06dd      	lsls	r5, r3, #27
 800a04e:	d411      	bmi.n	800a074 <__swsetup_r+0x50>
 800a050:	2309      	movs	r3, #9
 800a052:	6033      	str	r3, [r6, #0]
 800a054:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a058:	f04f 30ff 	mov.w	r0, #4294967295
 800a05c:	81a3      	strh	r3, [r4, #12]
 800a05e:	e03e      	b.n	800a0de <__swsetup_r+0xba>
 800a060:	4b25      	ldr	r3, [pc, #148]	; (800a0f8 <__swsetup_r+0xd4>)
 800a062:	429c      	cmp	r4, r3
 800a064:	d101      	bne.n	800a06a <__swsetup_r+0x46>
 800a066:	68ac      	ldr	r4, [r5, #8]
 800a068:	e7eb      	b.n	800a042 <__swsetup_r+0x1e>
 800a06a:	4b24      	ldr	r3, [pc, #144]	; (800a0fc <__swsetup_r+0xd8>)
 800a06c:	429c      	cmp	r4, r3
 800a06e:	bf08      	it	eq
 800a070:	68ec      	ldreq	r4, [r5, #12]
 800a072:	e7e6      	b.n	800a042 <__swsetup_r+0x1e>
 800a074:	0758      	lsls	r0, r3, #29
 800a076:	d512      	bpl.n	800a09e <__swsetup_r+0x7a>
 800a078:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a07a:	b141      	cbz	r1, 800a08e <__swsetup_r+0x6a>
 800a07c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a080:	4299      	cmp	r1, r3
 800a082:	d002      	beq.n	800a08a <__swsetup_r+0x66>
 800a084:	4630      	mov	r0, r6
 800a086:	f7ff fcdb 	bl	8009a40 <_free_r>
 800a08a:	2300      	movs	r3, #0
 800a08c:	6363      	str	r3, [r4, #52]	; 0x34
 800a08e:	89a3      	ldrh	r3, [r4, #12]
 800a090:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a094:	81a3      	strh	r3, [r4, #12]
 800a096:	2300      	movs	r3, #0
 800a098:	6063      	str	r3, [r4, #4]
 800a09a:	6923      	ldr	r3, [r4, #16]
 800a09c:	6023      	str	r3, [r4, #0]
 800a09e:	89a3      	ldrh	r3, [r4, #12]
 800a0a0:	f043 0308 	orr.w	r3, r3, #8
 800a0a4:	81a3      	strh	r3, [r4, #12]
 800a0a6:	6923      	ldr	r3, [r4, #16]
 800a0a8:	b94b      	cbnz	r3, 800a0be <__swsetup_r+0x9a>
 800a0aa:	89a3      	ldrh	r3, [r4, #12]
 800a0ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0b4:	d003      	beq.n	800a0be <__swsetup_r+0x9a>
 800a0b6:	4621      	mov	r1, r4
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f000 fa05 	bl	800a4c8 <__smakebuf_r>
 800a0be:	89a0      	ldrh	r0, [r4, #12]
 800a0c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0c4:	f010 0301 	ands.w	r3, r0, #1
 800a0c8:	d00a      	beq.n	800a0e0 <__swsetup_r+0xbc>
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	60a3      	str	r3, [r4, #8]
 800a0ce:	6963      	ldr	r3, [r4, #20]
 800a0d0:	425b      	negs	r3, r3
 800a0d2:	61a3      	str	r3, [r4, #24]
 800a0d4:	6923      	ldr	r3, [r4, #16]
 800a0d6:	b943      	cbnz	r3, 800a0ea <__swsetup_r+0xc6>
 800a0d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0dc:	d1ba      	bne.n	800a054 <__swsetup_r+0x30>
 800a0de:	bd70      	pop	{r4, r5, r6, pc}
 800a0e0:	0781      	lsls	r1, r0, #30
 800a0e2:	bf58      	it	pl
 800a0e4:	6963      	ldrpl	r3, [r4, #20]
 800a0e6:	60a3      	str	r3, [r4, #8]
 800a0e8:	e7f4      	b.n	800a0d4 <__swsetup_r+0xb0>
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	e7f7      	b.n	800a0de <__swsetup_r+0xba>
 800a0ee:	bf00      	nop
 800a0f0:	200000b8 	.word	0x200000b8
 800a0f4:	0800ab04 	.word	0x0800ab04
 800a0f8:	0800ab24 	.word	0x0800ab24
 800a0fc:	0800aae4 	.word	0x0800aae4

0800a100 <abort>:
 800a100:	2006      	movs	r0, #6
 800a102:	b508      	push	{r3, lr}
 800a104:	f000 fa48 	bl	800a598 <raise>
 800a108:	2001      	movs	r0, #1
 800a10a:	f7f8 fcf6 	bl	8002afa <_exit>
	...

0800a110 <__sflush_r>:
 800a110:	898a      	ldrh	r2, [r1, #12]
 800a112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a114:	4605      	mov	r5, r0
 800a116:	0710      	lsls	r0, r2, #28
 800a118:	460c      	mov	r4, r1
 800a11a:	d457      	bmi.n	800a1cc <__sflush_r+0xbc>
 800a11c:	684b      	ldr	r3, [r1, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	dc04      	bgt.n	800a12c <__sflush_r+0x1c>
 800a122:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a124:	2b00      	cmp	r3, #0
 800a126:	dc01      	bgt.n	800a12c <__sflush_r+0x1c>
 800a128:	2000      	movs	r0, #0
 800a12a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a12c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a12e:	2e00      	cmp	r6, #0
 800a130:	d0fa      	beq.n	800a128 <__sflush_r+0x18>
 800a132:	2300      	movs	r3, #0
 800a134:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a138:	682f      	ldr	r7, [r5, #0]
 800a13a:	602b      	str	r3, [r5, #0]
 800a13c:	d032      	beq.n	800a1a4 <__sflush_r+0x94>
 800a13e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	075a      	lsls	r2, r3, #29
 800a144:	d505      	bpl.n	800a152 <__sflush_r+0x42>
 800a146:	6863      	ldr	r3, [r4, #4]
 800a148:	1ac0      	subs	r0, r0, r3
 800a14a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a14c:	b10b      	cbz	r3, 800a152 <__sflush_r+0x42>
 800a14e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a150:	1ac0      	subs	r0, r0, r3
 800a152:	2300      	movs	r3, #0
 800a154:	4602      	mov	r2, r0
 800a156:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a158:	4628      	mov	r0, r5
 800a15a:	6a21      	ldr	r1, [r4, #32]
 800a15c:	47b0      	blx	r6
 800a15e:	1c43      	adds	r3, r0, #1
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	d106      	bne.n	800a172 <__sflush_r+0x62>
 800a164:	6829      	ldr	r1, [r5, #0]
 800a166:	291d      	cmp	r1, #29
 800a168:	d82c      	bhi.n	800a1c4 <__sflush_r+0xb4>
 800a16a:	4a29      	ldr	r2, [pc, #164]	; (800a210 <__sflush_r+0x100>)
 800a16c:	40ca      	lsrs	r2, r1
 800a16e:	07d6      	lsls	r6, r2, #31
 800a170:	d528      	bpl.n	800a1c4 <__sflush_r+0xb4>
 800a172:	2200      	movs	r2, #0
 800a174:	6062      	str	r2, [r4, #4]
 800a176:	6922      	ldr	r2, [r4, #16]
 800a178:	04d9      	lsls	r1, r3, #19
 800a17a:	6022      	str	r2, [r4, #0]
 800a17c:	d504      	bpl.n	800a188 <__sflush_r+0x78>
 800a17e:	1c42      	adds	r2, r0, #1
 800a180:	d101      	bne.n	800a186 <__sflush_r+0x76>
 800a182:	682b      	ldr	r3, [r5, #0]
 800a184:	b903      	cbnz	r3, 800a188 <__sflush_r+0x78>
 800a186:	6560      	str	r0, [r4, #84]	; 0x54
 800a188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a18a:	602f      	str	r7, [r5, #0]
 800a18c:	2900      	cmp	r1, #0
 800a18e:	d0cb      	beq.n	800a128 <__sflush_r+0x18>
 800a190:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a194:	4299      	cmp	r1, r3
 800a196:	d002      	beq.n	800a19e <__sflush_r+0x8e>
 800a198:	4628      	mov	r0, r5
 800a19a:	f7ff fc51 	bl	8009a40 <_free_r>
 800a19e:	2000      	movs	r0, #0
 800a1a0:	6360      	str	r0, [r4, #52]	; 0x34
 800a1a2:	e7c2      	b.n	800a12a <__sflush_r+0x1a>
 800a1a4:	6a21      	ldr	r1, [r4, #32]
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	47b0      	blx	r6
 800a1ac:	1c41      	adds	r1, r0, #1
 800a1ae:	d1c7      	bne.n	800a140 <__sflush_r+0x30>
 800a1b0:	682b      	ldr	r3, [r5, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d0c4      	beq.n	800a140 <__sflush_r+0x30>
 800a1b6:	2b1d      	cmp	r3, #29
 800a1b8:	d001      	beq.n	800a1be <__sflush_r+0xae>
 800a1ba:	2b16      	cmp	r3, #22
 800a1bc:	d101      	bne.n	800a1c2 <__sflush_r+0xb2>
 800a1be:	602f      	str	r7, [r5, #0]
 800a1c0:	e7b2      	b.n	800a128 <__sflush_r+0x18>
 800a1c2:	89a3      	ldrh	r3, [r4, #12]
 800a1c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1c8:	81a3      	strh	r3, [r4, #12]
 800a1ca:	e7ae      	b.n	800a12a <__sflush_r+0x1a>
 800a1cc:	690f      	ldr	r7, [r1, #16]
 800a1ce:	2f00      	cmp	r7, #0
 800a1d0:	d0aa      	beq.n	800a128 <__sflush_r+0x18>
 800a1d2:	0793      	lsls	r3, r2, #30
 800a1d4:	bf18      	it	ne
 800a1d6:	2300      	movne	r3, #0
 800a1d8:	680e      	ldr	r6, [r1, #0]
 800a1da:	bf08      	it	eq
 800a1dc:	694b      	ldreq	r3, [r1, #20]
 800a1de:	1bf6      	subs	r6, r6, r7
 800a1e0:	600f      	str	r7, [r1, #0]
 800a1e2:	608b      	str	r3, [r1, #8]
 800a1e4:	2e00      	cmp	r6, #0
 800a1e6:	dd9f      	ble.n	800a128 <__sflush_r+0x18>
 800a1e8:	4633      	mov	r3, r6
 800a1ea:	463a      	mov	r2, r7
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	6a21      	ldr	r1, [r4, #32]
 800a1f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a1f4:	47e0      	blx	ip
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	dc06      	bgt.n	800a208 <__sflush_r+0xf8>
 800a1fa:	89a3      	ldrh	r3, [r4, #12]
 800a1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a204:	81a3      	strh	r3, [r4, #12]
 800a206:	e790      	b.n	800a12a <__sflush_r+0x1a>
 800a208:	4407      	add	r7, r0
 800a20a:	1a36      	subs	r6, r6, r0
 800a20c:	e7ea      	b.n	800a1e4 <__sflush_r+0xd4>
 800a20e:	bf00      	nop
 800a210:	20400001 	.word	0x20400001

0800a214 <_fflush_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	690b      	ldr	r3, [r1, #16]
 800a218:	4605      	mov	r5, r0
 800a21a:	460c      	mov	r4, r1
 800a21c:	b913      	cbnz	r3, 800a224 <_fflush_r+0x10>
 800a21e:	2500      	movs	r5, #0
 800a220:	4628      	mov	r0, r5
 800a222:	bd38      	pop	{r3, r4, r5, pc}
 800a224:	b118      	cbz	r0, 800a22e <_fflush_r+0x1a>
 800a226:	6983      	ldr	r3, [r0, #24]
 800a228:	b90b      	cbnz	r3, 800a22e <_fflush_r+0x1a>
 800a22a:	f000 f887 	bl	800a33c <__sinit>
 800a22e:	4b14      	ldr	r3, [pc, #80]	; (800a280 <_fflush_r+0x6c>)
 800a230:	429c      	cmp	r4, r3
 800a232:	d11b      	bne.n	800a26c <_fflush_r+0x58>
 800a234:	686c      	ldr	r4, [r5, #4]
 800a236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0ef      	beq.n	800a21e <_fflush_r+0xa>
 800a23e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a240:	07d0      	lsls	r0, r2, #31
 800a242:	d404      	bmi.n	800a24e <_fflush_r+0x3a>
 800a244:	0599      	lsls	r1, r3, #22
 800a246:	d402      	bmi.n	800a24e <_fflush_r+0x3a>
 800a248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a24a:	f000 f915 	bl	800a478 <__retarget_lock_acquire_recursive>
 800a24e:	4628      	mov	r0, r5
 800a250:	4621      	mov	r1, r4
 800a252:	f7ff ff5d 	bl	800a110 <__sflush_r>
 800a256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a258:	4605      	mov	r5, r0
 800a25a:	07da      	lsls	r2, r3, #31
 800a25c:	d4e0      	bmi.n	800a220 <_fflush_r+0xc>
 800a25e:	89a3      	ldrh	r3, [r4, #12]
 800a260:	059b      	lsls	r3, r3, #22
 800a262:	d4dd      	bmi.n	800a220 <_fflush_r+0xc>
 800a264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a266:	f000 f908 	bl	800a47a <__retarget_lock_release_recursive>
 800a26a:	e7d9      	b.n	800a220 <_fflush_r+0xc>
 800a26c:	4b05      	ldr	r3, [pc, #20]	; (800a284 <_fflush_r+0x70>)
 800a26e:	429c      	cmp	r4, r3
 800a270:	d101      	bne.n	800a276 <_fflush_r+0x62>
 800a272:	68ac      	ldr	r4, [r5, #8]
 800a274:	e7df      	b.n	800a236 <_fflush_r+0x22>
 800a276:	4b04      	ldr	r3, [pc, #16]	; (800a288 <_fflush_r+0x74>)
 800a278:	429c      	cmp	r4, r3
 800a27a:	bf08      	it	eq
 800a27c:	68ec      	ldreq	r4, [r5, #12]
 800a27e:	e7da      	b.n	800a236 <_fflush_r+0x22>
 800a280:	0800ab04 	.word	0x0800ab04
 800a284:	0800ab24 	.word	0x0800ab24
 800a288:	0800aae4 	.word	0x0800aae4

0800a28c <std>:
 800a28c:	2300      	movs	r3, #0
 800a28e:	b510      	push	{r4, lr}
 800a290:	4604      	mov	r4, r0
 800a292:	e9c0 3300 	strd	r3, r3, [r0]
 800a296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a29a:	6083      	str	r3, [r0, #8]
 800a29c:	8181      	strh	r1, [r0, #12]
 800a29e:	6643      	str	r3, [r0, #100]	; 0x64
 800a2a0:	81c2      	strh	r2, [r0, #14]
 800a2a2:	6183      	str	r3, [r0, #24]
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	2208      	movs	r2, #8
 800a2a8:	305c      	adds	r0, #92	; 0x5c
 800a2aa:	f7fd fd29 	bl	8007d00 <memset>
 800a2ae:	4b05      	ldr	r3, [pc, #20]	; (800a2c4 <std+0x38>)
 800a2b0:	6224      	str	r4, [r4, #32]
 800a2b2:	6263      	str	r3, [r4, #36]	; 0x24
 800a2b4:	4b04      	ldr	r3, [pc, #16]	; (800a2c8 <std+0x3c>)
 800a2b6:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2b8:	4b04      	ldr	r3, [pc, #16]	; (800a2cc <std+0x40>)
 800a2ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2bc:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <std+0x44>)
 800a2be:	6323      	str	r3, [r4, #48]	; 0x30
 800a2c0:	bd10      	pop	{r4, pc}
 800a2c2:	bf00      	nop
 800a2c4:	0800a5d1 	.word	0x0800a5d1
 800a2c8:	0800a5f3 	.word	0x0800a5f3
 800a2cc:	0800a62b 	.word	0x0800a62b
 800a2d0:	0800a64f 	.word	0x0800a64f

0800a2d4 <_cleanup_r>:
 800a2d4:	4901      	ldr	r1, [pc, #4]	; (800a2dc <_cleanup_r+0x8>)
 800a2d6:	f000 b8af 	b.w	800a438 <_fwalk_reent>
 800a2da:	bf00      	nop
 800a2dc:	0800a215 	.word	0x0800a215

0800a2e0 <__sfmoreglue>:
 800a2e0:	2268      	movs	r2, #104	; 0x68
 800a2e2:	b570      	push	{r4, r5, r6, lr}
 800a2e4:	1e4d      	subs	r5, r1, #1
 800a2e6:	4355      	muls	r5, r2
 800a2e8:	460e      	mov	r6, r1
 800a2ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2ee:	f7ff fc0f 	bl	8009b10 <_malloc_r>
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	b140      	cbz	r0, 800a308 <__sfmoreglue+0x28>
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	e9c0 1600 	strd	r1, r6, [r0]
 800a2fc:	300c      	adds	r0, #12
 800a2fe:	60a0      	str	r0, [r4, #8]
 800a300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a304:	f7fd fcfc 	bl	8007d00 <memset>
 800a308:	4620      	mov	r0, r4
 800a30a:	bd70      	pop	{r4, r5, r6, pc}

0800a30c <__sfp_lock_acquire>:
 800a30c:	4801      	ldr	r0, [pc, #4]	; (800a314 <__sfp_lock_acquire+0x8>)
 800a30e:	f000 b8b3 	b.w	800a478 <__retarget_lock_acquire_recursive>
 800a312:	bf00      	nop
 800a314:	200004b5 	.word	0x200004b5

0800a318 <__sfp_lock_release>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__sfp_lock_release+0x8>)
 800a31a:	f000 b8ae 	b.w	800a47a <__retarget_lock_release_recursive>
 800a31e:	bf00      	nop
 800a320:	200004b5 	.word	0x200004b5

0800a324 <__sinit_lock_acquire>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__sinit_lock_acquire+0x8>)
 800a326:	f000 b8a7 	b.w	800a478 <__retarget_lock_acquire_recursive>
 800a32a:	bf00      	nop
 800a32c:	200004b6 	.word	0x200004b6

0800a330 <__sinit_lock_release>:
 800a330:	4801      	ldr	r0, [pc, #4]	; (800a338 <__sinit_lock_release+0x8>)
 800a332:	f000 b8a2 	b.w	800a47a <__retarget_lock_release_recursive>
 800a336:	bf00      	nop
 800a338:	200004b6 	.word	0x200004b6

0800a33c <__sinit>:
 800a33c:	b510      	push	{r4, lr}
 800a33e:	4604      	mov	r4, r0
 800a340:	f7ff fff0 	bl	800a324 <__sinit_lock_acquire>
 800a344:	69a3      	ldr	r3, [r4, #24]
 800a346:	b11b      	cbz	r3, 800a350 <__sinit+0x14>
 800a348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a34c:	f7ff bff0 	b.w	800a330 <__sinit_lock_release>
 800a350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a354:	6523      	str	r3, [r4, #80]	; 0x50
 800a356:	4b13      	ldr	r3, [pc, #76]	; (800a3a4 <__sinit+0x68>)
 800a358:	4a13      	ldr	r2, [pc, #76]	; (800a3a8 <__sinit+0x6c>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a35e:	42a3      	cmp	r3, r4
 800a360:	bf08      	it	eq
 800a362:	2301      	moveq	r3, #1
 800a364:	4620      	mov	r0, r4
 800a366:	bf08      	it	eq
 800a368:	61a3      	streq	r3, [r4, #24]
 800a36a:	f000 f81f 	bl	800a3ac <__sfp>
 800a36e:	6060      	str	r0, [r4, #4]
 800a370:	4620      	mov	r0, r4
 800a372:	f000 f81b 	bl	800a3ac <__sfp>
 800a376:	60a0      	str	r0, [r4, #8]
 800a378:	4620      	mov	r0, r4
 800a37a:	f000 f817 	bl	800a3ac <__sfp>
 800a37e:	2200      	movs	r2, #0
 800a380:	2104      	movs	r1, #4
 800a382:	60e0      	str	r0, [r4, #12]
 800a384:	6860      	ldr	r0, [r4, #4]
 800a386:	f7ff ff81 	bl	800a28c <std>
 800a38a:	2201      	movs	r2, #1
 800a38c:	2109      	movs	r1, #9
 800a38e:	68a0      	ldr	r0, [r4, #8]
 800a390:	f7ff ff7c 	bl	800a28c <std>
 800a394:	2202      	movs	r2, #2
 800a396:	2112      	movs	r1, #18
 800a398:	68e0      	ldr	r0, [r4, #12]
 800a39a:	f7ff ff77 	bl	800a28c <std>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	61a3      	str	r3, [r4, #24]
 800a3a2:	e7d1      	b.n	800a348 <__sinit+0xc>
 800a3a4:	0800a76c 	.word	0x0800a76c
 800a3a8:	0800a2d5 	.word	0x0800a2d5

0800a3ac <__sfp>:
 800a3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ae:	4607      	mov	r7, r0
 800a3b0:	f7ff ffac 	bl	800a30c <__sfp_lock_acquire>
 800a3b4:	4b1e      	ldr	r3, [pc, #120]	; (800a430 <__sfp+0x84>)
 800a3b6:	681e      	ldr	r6, [r3, #0]
 800a3b8:	69b3      	ldr	r3, [r6, #24]
 800a3ba:	b913      	cbnz	r3, 800a3c2 <__sfp+0x16>
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7ff ffbd 	bl	800a33c <__sinit>
 800a3c2:	3648      	adds	r6, #72	; 0x48
 800a3c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	d503      	bpl.n	800a3d4 <__sfp+0x28>
 800a3cc:	6833      	ldr	r3, [r6, #0]
 800a3ce:	b30b      	cbz	r3, 800a414 <__sfp+0x68>
 800a3d0:	6836      	ldr	r6, [r6, #0]
 800a3d2:	e7f7      	b.n	800a3c4 <__sfp+0x18>
 800a3d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3d8:	b9d5      	cbnz	r5, 800a410 <__sfp+0x64>
 800a3da:	4b16      	ldr	r3, [pc, #88]	; (800a434 <__sfp+0x88>)
 800a3dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3e0:	60e3      	str	r3, [r4, #12]
 800a3e2:	6665      	str	r5, [r4, #100]	; 0x64
 800a3e4:	f000 f847 	bl	800a476 <__retarget_lock_init_recursive>
 800a3e8:	f7ff ff96 	bl	800a318 <__sfp_lock_release>
 800a3ec:	2208      	movs	r2, #8
 800a3ee:	4629      	mov	r1, r5
 800a3f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3f8:	6025      	str	r5, [r4, #0]
 800a3fa:	61a5      	str	r5, [r4, #24]
 800a3fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a400:	f7fd fc7e 	bl	8007d00 <memset>
 800a404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a40c:	4620      	mov	r0, r4
 800a40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a410:	3468      	adds	r4, #104	; 0x68
 800a412:	e7d9      	b.n	800a3c8 <__sfp+0x1c>
 800a414:	2104      	movs	r1, #4
 800a416:	4638      	mov	r0, r7
 800a418:	f7ff ff62 	bl	800a2e0 <__sfmoreglue>
 800a41c:	4604      	mov	r4, r0
 800a41e:	6030      	str	r0, [r6, #0]
 800a420:	2800      	cmp	r0, #0
 800a422:	d1d5      	bne.n	800a3d0 <__sfp+0x24>
 800a424:	f7ff ff78 	bl	800a318 <__sfp_lock_release>
 800a428:	230c      	movs	r3, #12
 800a42a:	603b      	str	r3, [r7, #0]
 800a42c:	e7ee      	b.n	800a40c <__sfp+0x60>
 800a42e:	bf00      	nop
 800a430:	0800a76c 	.word	0x0800a76c
 800a434:	ffff0001 	.word	0xffff0001

0800a438 <_fwalk_reent>:
 800a438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a43c:	4606      	mov	r6, r0
 800a43e:	4688      	mov	r8, r1
 800a440:	2700      	movs	r7, #0
 800a442:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a44a:	f1b9 0901 	subs.w	r9, r9, #1
 800a44e:	d505      	bpl.n	800a45c <_fwalk_reent+0x24>
 800a450:	6824      	ldr	r4, [r4, #0]
 800a452:	2c00      	cmp	r4, #0
 800a454:	d1f7      	bne.n	800a446 <_fwalk_reent+0xe>
 800a456:	4638      	mov	r0, r7
 800a458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a45c:	89ab      	ldrh	r3, [r5, #12]
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d907      	bls.n	800a472 <_fwalk_reent+0x3a>
 800a462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a466:	3301      	adds	r3, #1
 800a468:	d003      	beq.n	800a472 <_fwalk_reent+0x3a>
 800a46a:	4629      	mov	r1, r5
 800a46c:	4630      	mov	r0, r6
 800a46e:	47c0      	blx	r8
 800a470:	4307      	orrs	r7, r0
 800a472:	3568      	adds	r5, #104	; 0x68
 800a474:	e7e9      	b.n	800a44a <_fwalk_reent+0x12>

0800a476 <__retarget_lock_init_recursive>:
 800a476:	4770      	bx	lr

0800a478 <__retarget_lock_acquire_recursive>:
 800a478:	4770      	bx	lr

0800a47a <__retarget_lock_release_recursive>:
 800a47a:	4770      	bx	lr

0800a47c <__swhatbuf_r>:
 800a47c:	b570      	push	{r4, r5, r6, lr}
 800a47e:	460e      	mov	r6, r1
 800a480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a484:	4614      	mov	r4, r2
 800a486:	2900      	cmp	r1, #0
 800a488:	461d      	mov	r5, r3
 800a48a:	b096      	sub	sp, #88	; 0x58
 800a48c:	da08      	bge.n	800a4a0 <__swhatbuf_r+0x24>
 800a48e:	2200      	movs	r2, #0
 800a490:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a494:	602a      	str	r2, [r5, #0]
 800a496:	061a      	lsls	r2, r3, #24
 800a498:	d410      	bmi.n	800a4bc <__swhatbuf_r+0x40>
 800a49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a49e:	e00e      	b.n	800a4be <__swhatbuf_r+0x42>
 800a4a0:	466a      	mov	r2, sp
 800a4a2:	f000 f8fb 	bl	800a69c <_fstat_r>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	dbf1      	blt.n	800a48e <__swhatbuf_r+0x12>
 800a4aa:	9a01      	ldr	r2, [sp, #4]
 800a4ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a4b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a4b4:	425a      	negs	r2, r3
 800a4b6:	415a      	adcs	r2, r3
 800a4b8:	602a      	str	r2, [r5, #0]
 800a4ba:	e7ee      	b.n	800a49a <__swhatbuf_r+0x1e>
 800a4bc:	2340      	movs	r3, #64	; 0x40
 800a4be:	2000      	movs	r0, #0
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	b016      	add	sp, #88	; 0x58
 800a4c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a4c8 <__smakebuf_r>:
 800a4c8:	898b      	ldrh	r3, [r1, #12]
 800a4ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4cc:	079d      	lsls	r5, r3, #30
 800a4ce:	4606      	mov	r6, r0
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	d507      	bpl.n	800a4e4 <__smakebuf_r+0x1c>
 800a4d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4d8:	6023      	str	r3, [r4, #0]
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	2301      	movs	r3, #1
 800a4de:	6163      	str	r3, [r4, #20]
 800a4e0:	b002      	add	sp, #8
 800a4e2:	bd70      	pop	{r4, r5, r6, pc}
 800a4e4:	466a      	mov	r2, sp
 800a4e6:	ab01      	add	r3, sp, #4
 800a4e8:	f7ff ffc8 	bl	800a47c <__swhatbuf_r>
 800a4ec:	9900      	ldr	r1, [sp, #0]
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f7ff fb0d 	bl	8009b10 <_malloc_r>
 800a4f6:	b948      	cbnz	r0, 800a50c <__smakebuf_r+0x44>
 800a4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4fc:	059a      	lsls	r2, r3, #22
 800a4fe:	d4ef      	bmi.n	800a4e0 <__smakebuf_r+0x18>
 800a500:	f023 0303 	bic.w	r3, r3, #3
 800a504:	f043 0302 	orr.w	r3, r3, #2
 800a508:	81a3      	strh	r3, [r4, #12]
 800a50a:	e7e3      	b.n	800a4d4 <__smakebuf_r+0xc>
 800a50c:	4b0d      	ldr	r3, [pc, #52]	; (800a544 <__smakebuf_r+0x7c>)
 800a50e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a510:	89a3      	ldrh	r3, [r4, #12]
 800a512:	6020      	str	r0, [r4, #0]
 800a514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a518:	81a3      	strh	r3, [r4, #12]
 800a51a:	9b00      	ldr	r3, [sp, #0]
 800a51c:	6120      	str	r0, [r4, #16]
 800a51e:	6163      	str	r3, [r4, #20]
 800a520:	9b01      	ldr	r3, [sp, #4]
 800a522:	b15b      	cbz	r3, 800a53c <__smakebuf_r+0x74>
 800a524:	4630      	mov	r0, r6
 800a526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a52a:	f000 f8c9 	bl	800a6c0 <_isatty_r>
 800a52e:	b128      	cbz	r0, 800a53c <__smakebuf_r+0x74>
 800a530:	89a3      	ldrh	r3, [r4, #12]
 800a532:	f023 0303 	bic.w	r3, r3, #3
 800a536:	f043 0301 	orr.w	r3, r3, #1
 800a53a:	81a3      	strh	r3, [r4, #12]
 800a53c:	89a0      	ldrh	r0, [r4, #12]
 800a53e:	4305      	orrs	r5, r0
 800a540:	81a5      	strh	r5, [r4, #12]
 800a542:	e7cd      	b.n	800a4e0 <__smakebuf_r+0x18>
 800a544:	0800a2d5 	.word	0x0800a2d5

0800a548 <_raise_r>:
 800a548:	291f      	cmp	r1, #31
 800a54a:	b538      	push	{r3, r4, r5, lr}
 800a54c:	4604      	mov	r4, r0
 800a54e:	460d      	mov	r5, r1
 800a550:	d904      	bls.n	800a55c <_raise_r+0x14>
 800a552:	2316      	movs	r3, #22
 800a554:	6003      	str	r3, [r0, #0]
 800a556:	f04f 30ff 	mov.w	r0, #4294967295
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a55e:	b112      	cbz	r2, 800a566 <_raise_r+0x1e>
 800a560:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a564:	b94b      	cbnz	r3, 800a57a <_raise_r+0x32>
 800a566:	4620      	mov	r0, r4
 800a568:	f000 f830 	bl	800a5cc <_getpid_r>
 800a56c:	462a      	mov	r2, r5
 800a56e:	4601      	mov	r1, r0
 800a570:	4620      	mov	r0, r4
 800a572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a576:	f000 b817 	b.w	800a5a8 <_kill_r>
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d00a      	beq.n	800a594 <_raise_r+0x4c>
 800a57e:	1c59      	adds	r1, r3, #1
 800a580:	d103      	bne.n	800a58a <_raise_r+0x42>
 800a582:	2316      	movs	r3, #22
 800a584:	6003      	str	r3, [r0, #0]
 800a586:	2001      	movs	r0, #1
 800a588:	e7e7      	b.n	800a55a <_raise_r+0x12>
 800a58a:	2400      	movs	r4, #0
 800a58c:	4628      	mov	r0, r5
 800a58e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a592:	4798      	blx	r3
 800a594:	2000      	movs	r0, #0
 800a596:	e7e0      	b.n	800a55a <_raise_r+0x12>

0800a598 <raise>:
 800a598:	4b02      	ldr	r3, [pc, #8]	; (800a5a4 <raise+0xc>)
 800a59a:	4601      	mov	r1, r0
 800a59c:	6818      	ldr	r0, [r3, #0]
 800a59e:	f7ff bfd3 	b.w	800a548 <_raise_r>
 800a5a2:	bf00      	nop
 800a5a4:	200000b8 	.word	0x200000b8

0800a5a8 <_kill_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	4d06      	ldr	r5, [pc, #24]	; (800a5c8 <_kill_r+0x20>)
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	4611      	mov	r1, r2
 800a5b4:	602b      	str	r3, [r5, #0]
 800a5b6:	f7f8 fa90 	bl	8002ada <_kill>
 800a5ba:	1c43      	adds	r3, r0, #1
 800a5bc:	d102      	bne.n	800a5c4 <_kill_r+0x1c>
 800a5be:	682b      	ldr	r3, [r5, #0]
 800a5c0:	b103      	cbz	r3, 800a5c4 <_kill_r+0x1c>
 800a5c2:	6023      	str	r3, [r4, #0]
 800a5c4:	bd38      	pop	{r3, r4, r5, pc}
 800a5c6:	bf00      	nop
 800a5c8:	200004b0 	.word	0x200004b0

0800a5cc <_getpid_r>:
 800a5cc:	f7f8 ba7e 	b.w	8002acc <_getpid>

0800a5d0 <__sread>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d8:	f000 f894 	bl	800a704 <_read_r>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	bfab      	itete	ge
 800a5e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5e4:	181b      	addge	r3, r3, r0
 800a5e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5ea:	bfac      	ite	ge
 800a5ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5ee:	81a3      	strhlt	r3, [r4, #12]
 800a5f0:	bd10      	pop	{r4, pc}

0800a5f2 <__swrite>:
 800a5f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f6:	461f      	mov	r7, r3
 800a5f8:	898b      	ldrh	r3, [r1, #12]
 800a5fa:	4605      	mov	r5, r0
 800a5fc:	05db      	lsls	r3, r3, #23
 800a5fe:	460c      	mov	r4, r1
 800a600:	4616      	mov	r6, r2
 800a602:	d505      	bpl.n	800a610 <__swrite+0x1e>
 800a604:	2302      	movs	r3, #2
 800a606:	2200      	movs	r2, #0
 800a608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a60c:	f000 f868 	bl	800a6e0 <_lseek_r>
 800a610:	89a3      	ldrh	r3, [r4, #12]
 800a612:	4632      	mov	r2, r6
 800a614:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a618:	81a3      	strh	r3, [r4, #12]
 800a61a:	4628      	mov	r0, r5
 800a61c:	463b      	mov	r3, r7
 800a61e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a626:	f000 b817 	b.w	800a658 <_write_r>

0800a62a <__sseek>:
 800a62a:	b510      	push	{r4, lr}
 800a62c:	460c      	mov	r4, r1
 800a62e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a632:	f000 f855 	bl	800a6e0 <_lseek_r>
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	bf15      	itete	ne
 800a63c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a63e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a646:	81a3      	strheq	r3, [r4, #12]
 800a648:	bf18      	it	ne
 800a64a:	81a3      	strhne	r3, [r4, #12]
 800a64c:	bd10      	pop	{r4, pc}

0800a64e <__sclose>:
 800a64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a652:	f000 b813 	b.w	800a67c <_close_r>
	...

0800a658 <_write_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4604      	mov	r4, r0
 800a65c:	4608      	mov	r0, r1
 800a65e:	4611      	mov	r1, r2
 800a660:	2200      	movs	r2, #0
 800a662:	4d05      	ldr	r5, [pc, #20]	; (800a678 <_write_r+0x20>)
 800a664:	602a      	str	r2, [r5, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	f7f8 fa6e 	bl	8002b48 <_write>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	d102      	bne.n	800a676 <_write_r+0x1e>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	b103      	cbz	r3, 800a676 <_write_r+0x1e>
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	200004b0 	.word	0x200004b0

0800a67c <_close_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	2300      	movs	r3, #0
 800a680:	4d05      	ldr	r5, [pc, #20]	; (800a698 <_close_r+0x1c>)
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f8 fa7a 	bl	8002b80 <_close>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_close_r+0x1a>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_close_r+0x1a>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	200004b0 	.word	0x200004b0

0800a69c <_fstat_r>:
 800a69c:	b538      	push	{r3, r4, r5, lr}
 800a69e:	2300      	movs	r3, #0
 800a6a0:	4d06      	ldr	r5, [pc, #24]	; (800a6bc <_fstat_r+0x20>)
 800a6a2:	4604      	mov	r4, r0
 800a6a4:	4608      	mov	r0, r1
 800a6a6:	4611      	mov	r1, r2
 800a6a8:	602b      	str	r3, [r5, #0]
 800a6aa:	f7f8 fa74 	bl	8002b96 <_fstat>
 800a6ae:	1c43      	adds	r3, r0, #1
 800a6b0:	d102      	bne.n	800a6b8 <_fstat_r+0x1c>
 800a6b2:	682b      	ldr	r3, [r5, #0]
 800a6b4:	b103      	cbz	r3, 800a6b8 <_fstat_r+0x1c>
 800a6b6:	6023      	str	r3, [r4, #0]
 800a6b8:	bd38      	pop	{r3, r4, r5, pc}
 800a6ba:	bf00      	nop
 800a6bc:	200004b0 	.word	0x200004b0

0800a6c0 <_isatty_r>:
 800a6c0:	b538      	push	{r3, r4, r5, lr}
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	4d05      	ldr	r5, [pc, #20]	; (800a6dc <_isatty_r+0x1c>)
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	4608      	mov	r0, r1
 800a6ca:	602b      	str	r3, [r5, #0]
 800a6cc:	f7f8 fa72 	bl	8002bb4 <_isatty>
 800a6d0:	1c43      	adds	r3, r0, #1
 800a6d2:	d102      	bne.n	800a6da <_isatty_r+0x1a>
 800a6d4:	682b      	ldr	r3, [r5, #0]
 800a6d6:	b103      	cbz	r3, 800a6da <_isatty_r+0x1a>
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	bd38      	pop	{r3, r4, r5, pc}
 800a6dc:	200004b0 	.word	0x200004b0

0800a6e0 <_lseek_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	4608      	mov	r0, r1
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	4d05      	ldr	r5, [pc, #20]	; (800a700 <_lseek_r+0x20>)
 800a6ec:	602a      	str	r2, [r5, #0]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	f7f8 fa6a 	bl	8002bc8 <_lseek>
 800a6f4:	1c43      	adds	r3, r0, #1
 800a6f6:	d102      	bne.n	800a6fe <_lseek_r+0x1e>
 800a6f8:	682b      	ldr	r3, [r5, #0]
 800a6fa:	b103      	cbz	r3, 800a6fe <_lseek_r+0x1e>
 800a6fc:	6023      	str	r3, [r4, #0]
 800a6fe:	bd38      	pop	{r3, r4, r5, pc}
 800a700:	200004b0 	.word	0x200004b0

0800a704 <_read_r>:
 800a704:	b538      	push	{r3, r4, r5, lr}
 800a706:	4604      	mov	r4, r0
 800a708:	4608      	mov	r0, r1
 800a70a:	4611      	mov	r1, r2
 800a70c:	2200      	movs	r2, #0
 800a70e:	4d05      	ldr	r5, [pc, #20]	; (800a724 <_read_r+0x20>)
 800a710:	602a      	str	r2, [r5, #0]
 800a712:	461a      	mov	r2, r3
 800a714:	f7f8 f9fb 	bl	8002b0e <_read>
 800a718:	1c43      	adds	r3, r0, #1
 800a71a:	d102      	bne.n	800a722 <_read_r+0x1e>
 800a71c:	682b      	ldr	r3, [r5, #0]
 800a71e:	b103      	cbz	r3, 800a722 <_read_r+0x1e>
 800a720:	6023      	str	r3, [r4, #0]
 800a722:	bd38      	pop	{r3, r4, r5, pc}
 800a724:	200004b0 	.word	0x200004b0

0800a728 <_init>:
 800a728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a72a:	bf00      	nop
 800a72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a72e:	bc08      	pop	{r3}
 800a730:	469e      	mov	lr, r3
 800a732:	4770      	bx	lr

0800a734 <_fini>:
 800a734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a736:	bf00      	nop
 800a738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73a:	bc08      	pop	{r3}
 800a73c:	469e      	mov	lr, r3
 800a73e:	4770      	bx	lr
