#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000010f472a4440 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000010f472a45d0 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_0000010f472a4608 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_0000010f472a4640 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000010f472a4678 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000010f47329090_0 .var "fi_alu_pc_value", 31 0;
v0000010f47328190_0 .var "fi_change_pc", 0 0;
v0000010f47327ab0_0 .var "fi_clk", 0 0;
v0000010f47328870_0 .var "fi_i_ce", 0 0;
v0000010f473280f0_0 .var "fi_i_flush", 0 0;
v0000010f47329130_0 .var "fi_i_stall", 0 0;
v0000010f47328230_0 .net "fi_o_addr_instr", 31 0, v0000010f47327220_0;  1 drivers
v0000010f47328410_0 .net "fi_o_ce", 0 0, v0000010f47326d20_0;  1 drivers
v0000010f47327b50_0 .net "fi_o_flush", 0 0, v0000010f47326fa0_0;  1 drivers
v0000010f473284b0_0 .net "fi_o_instr_fetch", 31 0, v0000010f47327680_0;  1 drivers
v0000010f473293b0_0 .net "fi_o_stall", 0 0, v0000010f47327540_0;  1 drivers
v0000010f47328eb0_0 .net "fi_pc", 31 0, v0000010f473277c0_0;  1 drivers
v0000010f47328550_0 .var "fi_rst", 0 0;
v0000010f47328e10_0 .var/i "i", 31 0;
S_0000010f472b6460 .scope task, "display" "display" 2 63, 2 63 0, S_0000010f472a4440;
 .timescale 0 0;
v0000010f47273480_0 .var/i "counter", 31 0;
E_0000010f472d1020 .event posedge, v0000010f47272e00_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010f47328e10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000010f47328e10_0;
    %load/vec4 v0000010f47273480_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000010f472d1020;
    %vpi_call 2 67 "$display", $time, " ", "addr = %d, instruction = %h, syn = %b, ack = %b", v0000010f47328e10_0, v0000010f473284b0_0, v0000010f47329770_0, v0000010f47327970_0 {0 0 0};
    %load/vec4 v0000010f47328e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000010f47328e10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000010f472b65f0 .scope module, "fi" "fetch_i" 2 25, 3 6 0, S_0000010f472a4440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_0000010f472b6780 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_0000010f472b67b8 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_0000010f472b67f0 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000010f472b6828 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0000010f47327e70_0 .net "fi_alu_pc_value", 31 0, v0000010f47329090_0;  1 drivers
v0000010f47329590_0 .net "fi_change_pc", 0 0, v0000010f47328190_0;  1 drivers
v0000010f47327bf0_0 .net "fi_clk", 0 0, v0000010f47327ab0_0;  1 drivers
v0000010f47328370_0 .net "fi_i_ce", 0 0, v0000010f47328870_0;  1 drivers
v0000010f47328050_0 .net "fi_i_flush", 0 0, v0000010f473280f0_0;  1 drivers
v0000010f47329810_0 .net "fi_i_stall", 0 0, v0000010f47329130_0;  1 drivers
v0000010f47329770_0 .net "fi_i_syn", 0 0, v0000010f47327860_0;  1 drivers
v0000010f47327970_0 .net "fi_o_ack", 0 0, v0000010f473275e0_0;  1 drivers
v0000010f473282d0_0 .net "fi_o_addr_instr", 31 0, v0000010f47327220_0;  alias, 1 drivers
v0000010f47329630_0 .net "fi_o_ce", 0 0, v0000010f47326d20_0;  alias, 1 drivers
v0000010f47328730_0 .net "fi_o_flush", 0 0, v0000010f47326fa0_0;  alias, 1 drivers
v0000010f47328910_0 .net "fi_o_instr_fetch", 31 0, v0000010f47327680_0;  alias, 1 drivers
v0000010f47327a10_0 .net "fi_o_instr_mem", 31 0, v0000010f47328d70_0;  1 drivers
v0000010f47328ff0_0 .net "fi_o_last", 0 0, v0000010f47327dd0_0;  1 drivers
v0000010f47327f10_0 .net "fi_o_stall", 0 0, v0000010f47327540_0;  alias, 1 drivers
v0000010f473285f0_0 .net "fi_pc", 31 0, v0000010f473277c0_0;  alias, 1 drivers
v0000010f47327fb0_0 .net "fi_rst", 0 0, v0000010f47328550_0;  1 drivers
S_0000010f472bbe20 .scope module, "f" "instruction_fetch" 3 50, 4 4 0, S_0000010f472b65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_0000010f4729f260 .param/l "AWIDTH_INSTR" 0 4 6, +C4<00000000000000000000000000100000>;
P_0000010f4729f298 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0000010f4729f2d0 .param/l "PC_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
L_0000010f472a29f0 .functor OR 1, v0000010f47327540_0, v0000010f47329130_0, C4<0>, C4<0>;
L_0000010f472a2e50 .functor AND 1, v0000010f47327720_0, L_0000010f47328690, C4<1>, C4<1>;
L_0000010f472a3010 .functor OR 1, L_0000010f472a29f0, L_0000010f472a2e50, C4<0>, C4<0>;
v0000010f47273310_0 .net *"_ivl_1", 0 0, L_0000010f472a29f0;  1 drivers
v0000010f472a46c0_0 .net *"_ivl_3", 0 0, L_0000010f47328690;  1 drivers
v0000010f472bbfb0_0 .net *"_ivl_5", 0 0, L_0000010f472a2e50;  1 drivers
v0000010f472bc050_0 .var "ce", 0 0;
v0000010f472bc0f0_0 .var "ce_d", 0 0;
v0000010f472bc190_0 .net "f_alu_pc_value", 31 0, v0000010f47329090_0;  alias, 1 drivers
v0000010f47272d60_0 .net "f_change_pc", 0 0, v0000010f47328190_0;  alias, 1 drivers
v0000010f47272e00_0 .net "f_clk", 0 0, v0000010f47327ab0_0;  alias, 1 drivers
v0000010f47272ea0_0 .net "f_i_ack", 0 0, v0000010f473275e0_0;  alias, 1 drivers
v0000010f47326960_0 .net "f_i_ce", 0 0, v0000010f47328870_0;  alias, 1 drivers
v0000010f47326aa0_0 .net "f_i_flush", 0 0, v0000010f473280f0_0;  alias, 1 drivers
v0000010f47326c80_0 .net "f_i_instr", 31 0, v0000010f47328d70_0;  alias, 1 drivers
v0000010f47327180_0 .net "f_i_last", 0 0, v0000010f47327dd0_0;  alias, 1 drivers
v0000010f47326f00_0 .net "f_i_stall", 0 0, v0000010f47329130_0;  alias, 1 drivers
v0000010f47327220_0 .var "f_o_addr_instr", 31 0;
v0000010f47326d20_0 .var "f_o_ce", 0 0;
v0000010f47326fa0_0 .var "f_o_flush", 0 0;
v0000010f47327680_0 .var "f_o_instr", 31 0;
v0000010f47327540_0 .var "f_o_stall", 0 0;
v0000010f47327860_0 .var "f_o_syn", 0 0;
v0000010f47327720_0 .var "f_o_syn_r", 0 0;
v0000010f473277c0_0 .var "f_pc", 31 0;
v0000010f47326dc0_0 .net "f_rst", 0 0, v0000010f47328550_0;  alias, 1 drivers
v0000010f47326a00_0 .var "init_done", 0 0;
v0000010f47327400_0 .var "prev_pc", 31 0;
v0000010f47326be0_0 .var "req", 0 0;
v0000010f473272c0_0 .net "stall", 0 0, L_0000010f472a3010;  1 drivers
v0000010f47327360_0 .var "temp_ack", 0 0;
v0000010f47326b40_0 .var "temp_last", 0 0;
E_0000010f472d1560/0 .event negedge, v0000010f47326dc0_0;
E_0000010f472d1560/1 .event posedge, v0000010f47272e00_0;
E_0000010f472d1560 .event/or E_0000010f472d1560/0, E_0000010f472d1560/1;
L_0000010f47328690 .reduce/nor v0000010f473275e0_0;
S_0000010f47273050 .scope module, "t" "transmit" 3 37, 5 4 0, S_0000010f472b65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_0000010f472a4ae0 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000000000100100>;
P_0000010f472a4b18 .param/l "DWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0000010f472a4b50 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000010f47326e60_0 .var/i "counter", 31 0;
v0000010f47327040 .array "mem_instr", 35 0, 31 0;
v0000010f473270e0_0 .net "t_clk", 0 0, v0000010f47327ab0_0;  alias, 1 drivers
v0000010f473274a0_0 .net "t_i_syn", 0 0, v0000010f47327860_0;  alias, 1 drivers
v0000010f473275e0_0 .var "t_o_ack", 0 0;
v0000010f47328d70_0 .var "t_o_instr", 31 0;
v0000010f47327dd0_0 .var "t_o_last", 0 0;
v0000010f47328b90_0 .net "t_rst", 0 0, v0000010f47328550_0;  alias, 1 drivers
S_0000010f472a4ca0 .scope task, "reset" "reset" 2 55, 2 55 0, S_0000010f472a4440;
 .timescale 0 0;
v0000010f47329310_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47328550_0, 0, 1;
    %load/vec4 v0000010f47329310_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000010f472d1020;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010f47328550_0, 0, 1;
    %end;
    .scope S_0000010f47273050;
T_2 ;
    %wait E_0000010f472d1560;
    %load/vec4 v0000010f47328b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f47326e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f473275e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f47328d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327dd0_0, 0;
    %vpi_call 5 28 "$readmemh", "./source/instr.txt", v0000010f47327040, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000010f473274a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v0000010f47326e60_0;
    %load/vec4a v0000010f47327040, 4;
    %store/vec4 v0000010f47328d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010f473275e0_0, 0, 1;
    %load/vec4 v0000010f47326e60_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %store/vec4 v0000010f47327dd0_0, 0, 1;
    %load/vec4 v0000010f47326e60_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0000010f47326e60_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000010f47326e60_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f473275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47327dd0_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000010f472bbe20;
T_3 ;
    %wait E_0000010f472d1560;
    %load/vec4 v0000010f47326dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f472bc050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f472bc0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f47327680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f473277c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f47327400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010f47327220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000010f47327180_0;
    %assign/vec4 v0000010f47326b40_0, 0;
    %load/vec4 v0000010f47272ea0_0;
    %assign/vec4 v0000010f47327360_0, 0;
    %load/vec4 v0000010f47326a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47326a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327720_0, 0;
    %load/vec4 v0000010f473277c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000010f473277c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000010f47326aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47326fa0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000010f47326be0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.10, 11;
    %load/vec4 v0000010f472bc050_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_3.11, 11;
    %load/vec4 v0000010f47326960_0;
    %or;
T_3.11;
    %and;
T_3.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.9, 10;
    %load/vec4 v0000010f47326f00_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0000010f47327540_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %load/vec4 v0000010f473277c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000010f473277c0_0, 0;
T_3.6 ;
    %load/vec4 v0000010f47272d60_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.15, 9;
    %load/vec4 v0000010f47272ea0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.15;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0000010f47326f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.16, 9;
    %load/vec4 v0000010f47327540_0;
    %or;
T_3.16;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f472bc050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326fa0_0, 0;
T_3.12 ;
T_3.5 ;
    %load/vec4 v0000010f47327360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0000010f47327400_0;
    %assign/vec4 v0000010f47327220_0, 0;
    %load/vec4 v0000010f47326c80_0;
    %assign/vec4 v0000010f47327680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326fa0_0, 0;
    %load/vec4 v0000010f473277c0_0;
    %assign/vec4 v0000010f47327400_0, 0;
    %load/vec4 v0000010f47326b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47326be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327860_0, 0;
    %load/vec4 v0000010f473277c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000010f473277c0_0, 0;
T_3.20 ;
    %load/vec4 v0000010f47272d60_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.23, 8;
    %load/vec4 v0000010f47326aa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.23;
    %jmp/0xz  T_3.21, 8;
    %load/vec4 v0000010f472bc190_0;
    %assign/vec4 v0000010f473277c0_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0000010f472bc050_0;
    %assign/vec4 v0000010f472bc0f0_0, 0;
T_3.22 ;
T_3.17 ;
    %load/vec4 v0000010f473272c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47326d20_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000010f472bc0f0_0;
    %assign/vec4 v0000010f47326d20_0, 0;
T_3.25 ;
    %load/vec4 v0000010f47326f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0000010f47326aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010f47327540_0, 0;
T_3.28 ;
T_3.27 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000010f472a4440;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47327ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47329130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f473280f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47328870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010f47328e10_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000010f472a4440;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000010f47327ab0_0;
    %inv;
    %store/vec4 v0000010f47327ab0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000010f472a4440;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/fetch_stage.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000010f472a4440 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000010f472a4440;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010f47329310_0, 0, 32;
    %fork TD_tb.reset, S_0000010f472a4ca0;
    %join;
    %wait E_0000010f472d1020;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010f47328870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f47329130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010f473280f0_0, 0, 1;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0000010f47273480_0, 0, 32;
    %fork TD_tb.display, S_0000010f472b6460;
    %join;
    %delay 200, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_stage.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
