#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 16 21:21:21 2019
# Process ID: 6169
# Current directory: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1
# Command line: vivado mycpu.xpr
# Log file: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/vivado.log
# Journal file: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project mycpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/nscscc2019/develop/perf_test_v0.02/soc_axi_perf/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_crossbar_1x2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_pll_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_ram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_clock_converter_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files', nor could it be found using path '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/E:/nscscc2019/develop/perf_test_v0.02/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 6642.340 ; gain = 344.945 ; free physical = 2887 ; free virtual = 6749
update_compile_order -fileset sources_1
reset_target all [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects  [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_pll] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [Project 1-386] Moving file '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci' from fileset 'clk_pll' to fileset 'sources_1'.
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci]
generate_target all [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {ies=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/ies} {xcelium=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/xcelium} {vcs=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/vcs} {riviera=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects  [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -sync -no_script -force -quiet
reset_target all [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects  [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -sync -no_script -force -quiet
reset_target all [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
export_ip_user_files -of_objects  [get_files  /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset axi_crossbar_1x2] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
INFO: [Project 1-386] Moving file '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci' from fileset 'axi_crossbar_1x2' to fileset 'sources_1'.
delete_ip_run [get_files -of_objects [get_fileset axi_ram] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
INFO: [Project 1-386] Moving file '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci' from fileset 'axi_ram' to fileset 'sources_1'.
delete_ip_run [get_files -of_objects [get_fileset axi_clock_converter] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
INFO: [Project 1-386] Moving file '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci' from fileset 'axi_clock_converter' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  {/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6801.059 ; gain = 0.000 ; free physical = 152 ; free virtual = 6628
export_ip_user_files -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
launch_runs -jobs 4 {axi_crossbar_1x2_synth_1 axi_ram_synth_1 axi_clock_converter_synth_1}
[Fri Aug 16 21:26:57 2019] Launched axi_crossbar_1x2_synth_1, axi_ram_synth_1, axi_clock_converter_synth_1...
Run output will be captured here:
axi_crossbar_1x2_synth_1: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1/runme.log
axi_ram_synth_1: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1/runme.log
axi_clock_converter_synth_1: /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_clock_converter_synth_1/runme.log
export_simulation -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {ies=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/ies} {xcelium=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/xcelium} {vcs=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/vcs} {riviera=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {ies=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/ies} {xcelium=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/xcelium} {vcs=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/vcs} {riviera=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -directory /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir /home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {ies=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/ies} {xcelium=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/xcelium} {vcs=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/vcs} {riviera=/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 21:39:42 2019...
