// Seed: 1140622390
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always force id_1 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd72,
    parameter id_9  = 32'd8
) (
    input  tri   id_0
    , id_14,
    inout  tri1  id_1,
    output wor   id_2,
    output tri   id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wor   id_6,
    input  tri0  id_7,
    output tri   id_8,
    input  tri1  _id_9,
    input  tri1  id_10,
    output wire  id_11,
    input  wor   _id_12
);
  assign id_11 = id_4;
  wire [id_9 : id_12] id_15;
  module_0 modCall_1 (
      id_15,
      id_14
  );
endmodule
