

================================================================
== Vitis HLS Report for 'upsamp6'
================================================================
* Date:           Tue Feb 27 15:11:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12548|    12548|  0.125 ms|  0.125 ms|  12548|  12548|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |    12546|    12546|        19|         16|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     345|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     499|    -|
|Register         |        -|     -|     379|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     379|     844|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf6_V_U  |upsamp6_upsam_buf6_V_RdEe  |        2|  0|   0|    0|   224|   32|     1|         7168|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                           |        2|  0|   0|    0|   224|   32|     1|         7168|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_501_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln108_fu_475_p2                 |         +|   0|  0|  17|          10|           1|
    |cona_col_1_fu_539_p2                |         +|   0|  0|  12|           5|           1|
    |grp_fu_349_p2                       |         +|   0|  0|  12|           5|           4|
    |grp_fu_354_p2                       |         +|   0|  0|  13|           6|           5|
    |grp_fu_359_p2                       |         +|   0|  0|  13|           6|           6|
    |grp_fu_364_p2                       |         +|   0|  0|  14|           7|           6|
    |grp_fu_369_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_374_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_379_p2                       |         +|   0|  0|  13|           6|           6|
    |grp_fu_384_p2                       |         +|   0|  0|  15|           8|           7|
    |grp_fu_389_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_394_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_399_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_404_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_409_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_414_p2                       |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1516                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_801                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op115_write_state6     |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_469_p2                |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln109_fu_487_p2                |      icmp|   0|  0|   9|           5|           4|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage1_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |        or|   0|  0|   2|           1|           1|
    |empty_44_fu_533_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_507_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln108_fu_493_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 345|         174|         156|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_cona_col_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |cona_col_fu_84                        |   9|          2|    5|         10|
    |cona_row_fu_88                        |   9|          2|    5|         10|
    |conv6_out14_blk_n                     |   9|          2|    1|          2|
    |grp_fu_354_p0                         |  14|          3|    6|         18|
    |grp_fu_364_p0                         |  14|          3|    7|         21|
    |grp_fu_384_p0                         |  14|          3|    8|         24|
    |grp_fu_389_p0                         |  14|          3|    8|         24|
    |indvar_flatten_fu_92                  |   9|          2|   10|         20|
    |real_start                            |   9|          2|    1|          2|
    |reg_434                               |   9|          2|   32|         64|
    |reg_445                               |   9|          2|   32|         64|
    |upsam_buf6_V_address0                 |  81|         17|    8|        136|
    |upsam_buf6_V_address1                 |  81|         17|    8|        136|
    |upsamp6_out15_blk_n                   |   9|          2|    1|          2|
    |upsamp6_out15_din                     |  65|         12|   32|        384|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 499|        105|  189|        982|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |cona_col_fu_84                  |   5|   0|    5|          0|
    |cona_row_fu_88                  |   5|   0|    5|          0|
    |div15_i_udiv_cast2_reg_883      |   4|   0|    8|          4|
    |div15_i_udiv_cast7_reg_827      |   4|   0|    6|          2|
    |div15_i_udiv_cast8_reg_844      |   4|   0|    7|          3|
    |div15_i_udiv_reg_806            |   4|   0|    4|          0|
    |empty_44_reg_818                |   1|   0|    1|          0|
    |empty_44_reg_818_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln108_reg_802              |   1|   0|    1|          0|
    |indvar_flatten_fu_92            |  10|   0|   10|          0|
    |reg_419                         |  32|   0|   32|          0|
    |reg_424                         |  32|   0|   32|          0|
    |reg_429                         |  32|   0|   32|          0|
    |reg_434                         |  32|   0|   32|          0|
    |reg_440                         |  32|   0|   32|          0|
    |reg_445                         |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |upsam_buf_V_load_10_reg_907     |  32|   0|   32|          0|
    |upsam_buf_V_load_12_reg_922     |  32|   0|   32|          0|
    |upsam_buf_V_load_14_reg_937     |  32|   0|   32|          0|
    |upsam_buf_V_load_8_reg_892      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 379|   0|  388|          9|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        upsamp6|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        upsamp6|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        upsamp6|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|        upsamp6|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|        upsamp6|  return value|
|conv6_out14_dout              |   in|   32|     ap_fifo|    conv6_out14|       pointer|
|conv6_out14_num_data_valid    |   in|    2|     ap_fifo|    conv6_out14|       pointer|
|conv6_out14_fifo_cap          |   in|    2|     ap_fifo|    conv6_out14|       pointer|
|conv6_out14_empty_n           |   in|    1|     ap_fifo|    conv6_out14|       pointer|
|conv6_out14_read              |  out|    1|     ap_fifo|    conv6_out14|       pointer|
|upsamp6_out15_din             |  out|   32|     ap_fifo|  upsamp6_out15|       pointer|
|upsamp6_out15_num_data_valid  |   in|    2|     ap_fifo|  upsamp6_out15|       pointer|
|upsamp6_out15_fifo_cap        |   in|    2|     ap_fifo|  upsamp6_out15|       pointer|
|upsamp6_out15_full_n          |   in|    1|     ap_fifo|  upsamp6_out15|       pointer|
|upsamp6_out15_write           |  out|    1|     ap_fifo|  upsamp6_out15|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 22 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 23 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp6_out15, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv6_out14, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%upsam_buf6_V = alloca i64 1" [decode.cpp:157]   --->   Operation 27 'alloca' 'upsam_buf6_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 0, i10 %indvar_flatten" [decode.cpp:108]   --->   Operation 28 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_row" [decode.cpp:108]   --->   Operation 29 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_col" [decode.cpp:108]   --->   Operation 30 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body9.i" [decode.cpp:108]   --->   Operation 31 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [decode.cpp:108]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.91ns)   --->   "%icmp_ln108 = icmp_eq  i10 %indvar_flatten_load, i10 784" [decode.cpp:108]   --->   Operation 33 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln108 = add i10 %indvar_flatten_load, i10 1" [decode.cpp:108]   --->   Operation 34 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi32ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:108]   --->   Operation 35 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:109]   --->   Operation 36 'load' 'cona_col_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:108]   --->   Operation 37 'load' 'cona_row_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%icmp_ln109 = icmp_eq  i5 %cona_col_load, i5 28" [decode.cpp:109]   --->   Operation 38 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i5 0, i5 %cona_col_load" [decode.cpp:108]   --->   Operation 39 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i5 %cona_row_load, i5 1" [decode.cpp:108]   --->   Operation 40 'add' 'add_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i5 %add_ln108_1, i5 %cona_row_load" [decode.cpp:108]   --->   Operation 41 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i5 %select_ln108_1" [decode.cpp:108]   --->   Operation 42 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i5 %select_ln108" [decode.cpp:109]   --->   Operation 43 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln108, i32 1, i32 4" [decode.cpp:108]   --->   Operation 44 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%empty_44 = or i1 %trunc_ln109, i1 %trunc_ln108" [decode.cpp:109]   --->   Operation 45 'or' 'empty_44' <Predicate = (!icmp_ln108)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %empty_44, void %if.then.i.15, void %for.inc.i.14.thread" [decode.cpp:112]   --->   Operation 46 'br' 'br_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%cona_col_1 = add i5 %select_ln108, i5 1" [decode.cpp:109]   --->   Operation 47 'add' 'cona_col_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln108, i10 %indvar_flatten" [decode.cpp:109]   --->   Operation 48 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %select_ln108_1, i5 %cona_row" [decode.cpp:109]   --->   Operation 49 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %cona_col_1, i5 %cona_col" [decode.cpp:109]   --->   Operation 50 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 51 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'tmp' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 52 'zext' 'zext_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114" [decode.cpp:114]   --->   Operation 53 'getelementptr' 'upsam_buf_V_addr' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp, i8 %upsam_buf_V_addr" [decode.cpp:114]   --->   Operation 54 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 55 'zext' 'zext_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_16 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'getelementptr' 'upsam_buf_V_addr_16' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%upsam_buf_V_load = load i8 %upsam_buf_V_addr_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 58 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast7 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 59 'zext' 'div15_i_udiv_cast7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.83ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'tmp_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln114 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:114]   --->   Operation 61 'add' 'add_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %add_ln114" [decode.cpp:114]   --->   Operation 62 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_1 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_1" [decode.cpp:114]   --->   Operation 63 'getelementptr' 'upsam_buf_V_addr_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_1, i8 %upsam_buf_V_addr_1" [decode.cpp:114]   --->   Operation 64 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%upsam_buf_V_load = load i8 %upsam_buf_V_addr_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:116]   --->   Operation 66 'add' 'add_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %add_ln116" [decode.cpp:116]   --->   Operation 67 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_17 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'getelementptr' 'upsam_buf_V_addr_17' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_1 = load i8 %upsam_buf_V_addr_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'load' 'upsam_buf_V_load_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln116_1 = add i6 %div15_i_udiv_cast7, i6 28" [decode.cpp:116]   --->   Operation 70 'add' 'add_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i6 %add_ln116_1" [decode.cpp:116]   --->   Operation 71 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_18 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'getelementptr' 'upsam_buf_V_addr_18' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_2 = load i8 %upsam_buf_V_addr_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'upsam_buf_V_load_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln159 = ret" [decode.cpp:159]   --->   Operation 259 'ret' 'ret_ln159' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast8 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 74 'zext' 'div15_i_udiv_cast8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 76 [1/1] (1.83ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'tmp_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln114_1 = add i6 %div15_i_udiv_cast7, i6 28" [decode.cpp:114]   --->   Operation 77 'add' 'add_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i6 %add_ln114_1" [decode.cpp:114]   --->   Operation 78 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_2 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_2" [decode.cpp:114]   --->   Operation 79 'getelementptr' 'upsam_buf_V_addr_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_2, i8 %upsam_buf_V_addr_2" [decode.cpp:114]   --->   Operation 80 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_1 = load i8 %upsam_buf_V_addr_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'upsam_buf_V_load_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_2 = load i8 %upsam_buf_V_addr_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'upsam_buf_V_load_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln116_2 = add i6 %div15_i_udiv_cast7, i6 42" [decode.cpp:116]   --->   Operation 84 'add' 'add_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i6 %add_ln116_2" [decode.cpp:116]   --->   Operation 85 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_19 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'getelementptr' 'upsam_buf_V_addr_19' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_3 = load i8 %upsam_buf_V_addr_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'upsam_buf_V_load_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln116_3 = add i7 %div15_i_udiv_cast8, i7 56" [decode.cpp:116]   --->   Operation 88 'add' 'add_ln116_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i7 %add_ln116_3" [decode.cpp:116]   --->   Operation 89 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_20 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'getelementptr' 'upsam_buf_V_addr_20' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_4 = load i8 %upsam_buf_V_addr_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'load' 'upsam_buf_V_load_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 92 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 93 [1/1] (1.83ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'tmp_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (0.78ns)   --->   "%add_ln114_2 = add i6 %div15_i_udiv_cast7, i6 42" [decode.cpp:114]   --->   Operation 94 'add' 'add_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i6 %add_ln114_2" [decode.cpp:114]   --->   Operation 95 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_3 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_3" [decode.cpp:114]   --->   Operation 96 'getelementptr' 'upsam_buf_V_addr_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_3, i8 %upsam_buf_V_addr_3" [decode.cpp:114]   --->   Operation 97 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 98 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 99 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_3 = load i8 %upsam_buf_V_addr_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'upsam_buf_V_load_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_4 = load i8 %upsam_buf_V_addr_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'upsam_buf_V_load_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln116_4 = add i7 %div15_i_udiv_cast8, i7 70" [decode.cpp:116]   --->   Operation 101 'add' 'add_ln116_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i7 %add_ln116_4" [decode.cpp:116]   --->   Operation 102 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_21 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'getelementptr' 'upsam_buf_V_addr_21' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_5 = load i8 %upsam_buf_V_addr_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'load' 'upsam_buf_V_load_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln116_5 = add i7 %div15_i_udiv_cast8, i7 84" [decode.cpp:116]   --->   Operation 105 'add' 'add_ln116_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i7 %add_ln116_5" [decode.cpp:116]   --->   Operation 106 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_22 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'getelementptr' 'upsam_buf_V_addr_22' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_6 = load i8 %upsam_buf_V_addr_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'load' 'upsam_buf_V_load_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 109 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 110 [1/1] (1.83ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'tmp_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 111 [1/1] (0.77ns)   --->   "%add_ln114_3 = add i7 %div15_i_udiv_cast8, i7 56" [decode.cpp:114]   --->   Operation 111 'add' 'add_ln114_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i7 %add_ln114_3" [decode.cpp:114]   --->   Operation 112 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_4 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_4" [decode.cpp:114]   --->   Operation 113 'getelementptr' 'upsam_buf_V_addr_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_4, i8 %upsam_buf_V_addr_4" [decode.cpp:114]   --->   Operation 114 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 115 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_5 = load i8 %upsam_buf_V_addr_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'load' 'upsam_buf_V_load_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 117 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_6 = load i8 %upsam_buf_V_addr_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'load' 'upsam_buf_V_load_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln116_6 = add i6 %div15_i_udiv_cast7, i6 34" [decode.cpp:116]   --->   Operation 118 'add' 'add_ln116_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i6 %add_ln116_6" [decode.cpp:116]   --->   Operation 119 'sext' 'sext_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i7 %sext_ln116" [decode.cpp:116]   --->   Operation 120 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_23 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'getelementptr' 'upsam_buf_V_addr_23' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_7 = load i8 %upsam_buf_V_addr_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'load' 'upsam_buf_V_load_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 123 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i5 %or_ln" [decode.cpp:116]   --->   Operation 124 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i7 %sext_ln116_1" [decode.cpp:116]   --->   Operation 125 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_24 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'getelementptr' 'upsam_buf_V_addr_24' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_8 = load i8 %upsam_buf_V_addr_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'load' 'upsam_buf_V_load_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [decode.cpp:110]   --->   Operation 130 'specpipeline' 'specpipeline_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [decode.cpp:109]   --->   Operation 131 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast2 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 132 'zext' 'div15_i_udiv_cast2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 134 [1/1] (1.83ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'tmp_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 135 [1/1] (0.77ns)   --->   "%add_ln114_4 = add i7 %div15_i_udiv_cast8, i7 70" [decode.cpp:114]   --->   Operation 135 'add' 'add_ln114_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i7 %add_ln114_4" [decode.cpp:114]   --->   Operation 136 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_5 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_5" [decode.cpp:114]   --->   Operation 137 'getelementptr' 'upsam_buf_V_addr_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_5, i8 %upsam_buf_V_addr_5" [decode.cpp:114]   --->   Operation 138 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 140 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_7 = load i8 %upsam_buf_V_addr_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'load' 'upsam_buf_V_load_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_8 = load i8 %upsam_buf_V_addr_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'load' 'upsam_buf_V_load_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln116_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:116]   --->   Operation 142 'add' 'add_ln116_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i8 %add_ln116_7" [decode.cpp:116]   --->   Operation 143 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_25 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'getelementptr' 'upsam_buf_V_addr_25' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_9 = load i8 %upsam_buf_V_addr_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'upsam_buf_V_load_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln116_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:116]   --->   Operation 146 'add' 'add_ln116_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i8 %add_ln116_8" [decode.cpp:116]   --->   Operation 147 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_26 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'getelementptr' 'upsam_buf_V_addr_26' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_10 = load i8 %upsam_buf_V_addr_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'load' 'upsam_buf_V_load_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 150 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 151 [1/1] (1.83ns)   --->   "%tmp_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'read' 'tmp_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 152 [1/1] (0.77ns)   --->   "%add_ln114_5 = add i7 %div15_i_udiv_cast8, i7 84" [decode.cpp:114]   --->   Operation 152 'add' 'add_ln114_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i7 %add_ln114_5" [decode.cpp:114]   --->   Operation 153 'zext' 'zext_ln114_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_6 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_6" [decode.cpp:114]   --->   Operation 154 'getelementptr' 'upsam_buf_V_addr_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_6, i8 %upsam_buf_V_addr_6" [decode.cpp:114]   --->   Operation 155 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 156 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 157 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_9 = load i8 %upsam_buf_V_addr_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'load' 'upsam_buf_V_load_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 158 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_10 = load i8 %upsam_buf_V_addr_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'load' 'upsam_buf_V_load_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln116_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:116]   --->   Operation 159 'add' 'add_ln116_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i8 %add_ln116_9" [decode.cpp:116]   --->   Operation 160 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_27 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'getelementptr' 'upsam_buf_V_addr_27' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_11 = load i8 %upsam_buf_V_addr_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'load' 'upsam_buf_V_load_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln116_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:116]   --->   Operation 163 'add' 'add_ln116_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i8 %add_ln116_10" [decode.cpp:116]   --->   Operation 164 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_28 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'getelementptr' 'upsam_buf_V_addr_28' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_12 = load i8 %upsam_buf_V_addr_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 166 'load' 'upsam_buf_V_load_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 3.07>
ST_9 : Operation 167 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 168 [1/1] (1.83ns)   --->   "%tmp_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'read' 'tmp_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 169 [1/1] (0.78ns)   --->   "%add_ln114_6 = add i6 %div15_i_udiv_cast7, i6 34" [decode.cpp:114]   --->   Operation 169 'add' 'add_ln114_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i6 %add_ln114_6" [decode.cpp:114]   --->   Operation 170 'sext' 'sext_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i7 %sext_ln114" [decode.cpp:114]   --->   Operation 171 'zext' 'zext_ln114_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_7 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_7" [decode.cpp:114]   --->   Operation 172 'getelementptr' 'upsam_buf_V_addr_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_7, i8 %upsam_buf_V_addr_7" [decode.cpp:114]   --->   Operation 173 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 174 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 175 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_11 = load i8 %upsam_buf_V_addr_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'load' 'upsam_buf_V_load_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 176 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_12 = load i8 %upsam_buf_V_addr_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'load' 'upsam_buf_V_load_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln116_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:116]   --->   Operation 177 'add' 'add_ln116_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i8 %add_ln116_11" [decode.cpp:116]   --->   Operation 178 'zext' 'zext_ln116_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_29 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'getelementptr' 'upsam_buf_V_addr_29' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_13 = load i8 %upsam_buf_V_addr_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'load' 'upsam_buf_V_load_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 181 [1/1] (0.77ns)   --->   "%add_ln116_12 = add i7 %div15_i_udiv_cast8, i7 68" [decode.cpp:116]   --->   Operation 181 'add' 'add_ln116_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i7 %add_ln116_12" [decode.cpp:116]   --->   Operation 182 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i8 %sext_ln116_2" [decode.cpp:116]   --->   Operation 183 'zext' 'zext_ln116_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_30 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'getelementptr' 'upsam_buf_V_addr_30' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 185 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_14 = load i8 %upsam_buf_V_addr_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'load' 'upsam_buf_V_load_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 186 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 187 [1/1] (1.83ns)   --->   "%tmp_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'tmp_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 188 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i5 %or_ln1" [decode.cpp:114]   --->   Operation 189 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i7 %sext_ln114_1" [decode.cpp:114]   --->   Operation 190 'zext' 'zext_ln114_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_8 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_8" [decode.cpp:114]   --->   Operation 191 'getelementptr' 'upsam_buf_V_addr_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_8, i8 %upsam_buf_V_addr_8" [decode.cpp:114]   --->   Operation 192 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_10 : Operation 193 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 194 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_13 = load i8 %upsam_buf_V_addr_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'load' 'upsam_buf_V_load_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_10 : Operation 195 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_14 = load i8 %upsam_buf_V_addr_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'load' 'upsam_buf_V_load_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 196 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 197 [1/1] (1.83ns)   --->   "%tmp_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'tmp_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln114_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:114]   --->   Operation 198 'add' 'add_ln114_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln114_9 = zext i8 %add_ln114_7" [decode.cpp:114]   --->   Operation 199 'zext' 'zext_ln114_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_9 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_9" [decode.cpp:114]   --->   Operation 200 'getelementptr' 'upsam_buf_V_addr_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_9, i8 %upsam_buf_V_addr_9" [decode.cpp:114]   --->   Operation 201 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_11 : Operation 202 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 203 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 203 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 204 [1/1] (1.83ns)   --->   "%tmp_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 204 'read' 'tmp_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 205 [1/1] (0.76ns)   --->   "%add_ln114_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:114]   --->   Operation 205 'add' 'add_ln114_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln114_10 = zext i8 %add_ln114_8" [decode.cpp:114]   --->   Operation 206 'zext' 'zext_ln114_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_10 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_10" [decode.cpp:114]   --->   Operation 207 'getelementptr' 'upsam_buf_V_addr_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_10, i8 %upsam_buf_V_addr_10" [decode.cpp:114]   --->   Operation 208 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_12 : Operation 209 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.07>
ST_13 : Operation 210 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 211 [1/1] (1.83ns)   --->   "%tmp_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'tmp_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 212 [1/1] (0.76ns)   --->   "%add_ln114_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:114]   --->   Operation 212 'add' 'add_ln114_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i8 %add_ln114_9" [decode.cpp:114]   --->   Operation 213 'zext' 'zext_ln114_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_11 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_11" [decode.cpp:114]   --->   Operation 214 'getelementptr' 'upsam_buf_V_addr_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_11, i8 %upsam_buf_V_addr_11" [decode.cpp:114]   --->   Operation 215 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_13 : Operation 216 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 216 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 217 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 218 [1/1] (1.83ns)   --->   "%tmp_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'read' 'tmp_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 219 [1/1] (0.76ns)   --->   "%add_ln114_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:114]   --->   Operation 219 'add' 'add_ln114_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i8 %add_ln114_10" [decode.cpp:114]   --->   Operation 220 'zext' 'zext_ln114_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_12 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_12" [decode.cpp:114]   --->   Operation 221 'getelementptr' 'upsam_buf_V_addr_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_12, i8 %upsam_buf_V_addr_12" [decode.cpp:114]   --->   Operation 222 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_14 : Operation 223 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 223 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 3.07>
ST_15 : Operation 224 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 225 [1/1] (1.83ns)   --->   "%tmp_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 225 'read' 'tmp_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 226 [1/1] (0.76ns)   --->   "%add_ln114_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:114]   --->   Operation 226 'add' 'add_ln114_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln114_13 = zext i8 %add_ln114_11" [decode.cpp:114]   --->   Operation 227 'zext' 'zext_ln114_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_13 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_13" [decode.cpp:114]   --->   Operation 228 'getelementptr' 'upsam_buf_V_addr_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_13, i8 %upsam_buf_V_addr_13" [decode.cpp:114]   --->   Operation 229 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_15 : Operation 230 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.07>
ST_16 : Operation 231 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 232 [1/1] (1.83ns)   --->   "%tmp_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 232 'read' 'tmp_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 233 [1/1] (0.77ns)   --->   "%add_ln114_12 = add i7 %div15_i_udiv_cast8, i7 68" [decode.cpp:114]   --->   Operation 233 'add' 'add_ln114_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln114_2 = sext i7 %add_ln114_12" [decode.cpp:114]   --->   Operation 234 'sext' 'sext_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln114_14 = zext i8 %sext_ln114_2" [decode.cpp:114]   --->   Operation 235 'zext' 'zext_ln114_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_14 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_14" [decode.cpp:114]   --->   Operation 236 'getelementptr' 'upsam_buf_V_addr_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_14, i8 %upsam_buf_V_addr_14" [decode.cpp:114]   --->   Operation 237 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_16 : Operation 238 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 3.07>
ST_17 : Operation 239 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 240 [1/1] (1.83ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 240 'read' 'tmp_15' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 241 [1/1] (0.77ns)   --->   "%add_ln114_13 = add i7 %div15_i_udiv_cast8, i7 82" [decode.cpp:114]   --->   Operation 241 'add' 'add_ln114_13' <Predicate = (!empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln114_3 = sext i7 %add_ln114_13" [decode.cpp:114]   --->   Operation 242 'sext' 'sext_ln114_3' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln114_15 = zext i8 %sext_ln114_3" [decode.cpp:114]   --->   Operation 243 'zext' 'zext_ln114_15' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_15 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_15" [decode.cpp:114]   --->   Operation 244 'getelementptr' 'upsam_buf_V_addr_15' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_15, i8 %upsam_buf_V_addr_15" [decode.cpp:114]   --->   Operation 245 'store' 'store_ln114' <Predicate = (!empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_17 : Operation 246 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 2.01>
ST_18 : Operation 247 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'write' 'write_ln174' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i.15" [decode.cpp:115]   --->   Operation 248 'br' 'br_ln115' <Predicate = (!empty_44)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.15" [decode.cpp:112]   --->   Operation 250 'br' 'br_ln112' <Predicate = (empty_44)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.77ns)   --->   "%add_ln116_13 = add i7 %div15_i_udiv_cast8, i7 82" [decode.cpp:116]   --->   Operation 251 'add' 'add_ln116_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i7 %add_ln116_13" [decode.cpp:116]   --->   Operation 252 'sext' 'sext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i8 %sext_ln116_3" [decode.cpp:116]   --->   Operation 253 'zext' 'zext_ln116_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_31 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'getelementptr' 'upsam_buf_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_15 = load i8 %upsam_buf_V_addr_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'load' 'upsam_buf_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 3.07>
ST_19 : Operation 256 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_15 = load i8 %upsam_buf_V_addr_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'load' 'upsam_buf_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_19 : Operation 257 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body9.i" [decode.cpp:109]   --->   Operation 258 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv6_out14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp6_out15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col            (alloca           ) [ 01000000000000000000]
cona_row            (alloca           ) [ 01000000000000000000]
indvar_flatten      (alloca           ) [ 01000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
upsam_buf6_V        (alloca           ) [ 01111111111111111110]
store_ln108         (store            ) [ 00000000000000000000]
store_ln108         (store            ) [ 00000000000000000000]
store_ln108         (store            ) [ 00000000000000000000]
br_ln108            (br               ) [ 00000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000]
icmp_ln108          (icmp             ) [ 01111111111111111000]
add_ln108           (add              ) [ 00000000000000000000]
br_ln108            (br               ) [ 00000000000000000000]
cona_col_load       (load             ) [ 00000000000000000000]
cona_row_load       (load             ) [ 00000000000000000000]
icmp_ln109          (icmp             ) [ 00000000000000000000]
select_ln108        (select           ) [ 00000000000000000000]
add_ln108_1         (add              ) [ 00000000000000000000]
select_ln108_1      (select           ) [ 00000000000000000000]
trunc_ln108         (trunc            ) [ 00000000000000000000]
trunc_ln109         (trunc            ) [ 00000000000000000000]
div15_i_udiv        (partselect       ) [ 00111111111000000000]
empty_44            (or               ) [ 01111111111111111110]
br_ln112            (br               ) [ 00000000000000000000]
cona_col_1          (add              ) [ 00000000000000000000]
store_ln109         (store            ) [ 00000000000000000000]
store_ln109         (store            ) [ 00000000000000000000]
store_ln109         (store            ) [ 00000000000000000000]
tmp                 (read             ) [ 00011000000000000000]
zext_ln114          (zext             ) [ 00000000000000000000]
upsam_buf_V_addr    (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
zext_ln116          (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_16 (getelementptr    ) [ 00010000000000000000]
div15_i_udiv_cast   (zext             ) [ 00000000000000000000]
div15_i_udiv_cast7  (zext             ) [ 00001111110000000000]
tmp_1               (read             ) [ 00001100000000000000]
add_ln114           (add              ) [ 00000000000000000000]
zext_ln114_1        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_1  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
upsam_buf_V_load    (load             ) [ 00001000000000000000]
add_ln116           (add              ) [ 00000000000000000000]
zext_ln116_1        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_17 (getelementptr    ) [ 00001000000000000000]
add_ln116_1         (add              ) [ 00000000000000000000]
zext_ln116_2        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_18 (getelementptr    ) [ 00001000000000000000]
div15_i_udiv_cast8  (zext             ) [ 01100111111111111110]
write_ln174         (write            ) [ 00000000000000000000]
tmp_2               (read             ) [ 00000110000000000000]
add_ln114_1         (add              ) [ 00000000000000000000]
zext_ln114_2        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_2  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_1  (load             ) [ 00000100000000000000]
upsam_buf_V_load_2  (load             ) [ 00000110000000000000]
add_ln116_2         (add              ) [ 00000000000000000000]
zext_ln116_3        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_19 (getelementptr    ) [ 00000100000000000000]
add_ln116_3         (add              ) [ 00000000000000000000]
zext_ln116_4        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_20 (getelementptr    ) [ 00000100000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_3               (read             ) [ 00000011000000000000]
add_ln114_2         (add              ) [ 00000000000000000000]
zext_ln114_3        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_3  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_3  (load             ) [ 00000011000000000000]
upsam_buf_V_load_4  (load             ) [ 00000011100000000000]
add_ln116_4         (add              ) [ 00000000000000000000]
zext_ln116_5        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_21 (getelementptr    ) [ 00000010000000000000]
add_ln116_5         (add              ) [ 00000000000000000000]
zext_ln116_6        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_22 (getelementptr    ) [ 00000010000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_4               (read             ) [ 00000001100000000000]
add_ln114_3         (add              ) [ 00000000000000000000]
zext_ln114_4        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_4  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_5  (load             ) [ 00000001110000000000]
upsam_buf_V_load_6  (load             ) [ 00000001111000000000]
add_ln116_6         (add              ) [ 00000000000000000000]
sext_ln116          (sext             ) [ 00000000000000000000]
zext_ln116_7        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_23 (getelementptr    ) [ 00000001000000000000]
or_ln               (bitconcatenate   ) [ 00000000000000000000]
sext_ln116_1        (sext             ) [ 00000000000000000000]
zext_ln116_8        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_24 (getelementptr    ) [ 00000001000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
specpipeline_ln110  (specpipeline     ) [ 00000000000000000000]
specloopname_ln109  (specloopname     ) [ 00000000000000000000]
div15_i_udiv_cast2  (zext             ) [ 00000000111111110000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_5               (read             ) [ 00000000110000000000]
add_ln114_4         (add              ) [ 00000000000000000000]
zext_ln114_5        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_5  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_7  (load             ) [ 00000000111100000000]
upsam_buf_V_load_8  (load             ) [ 00000000111110000000]
add_ln116_7         (add              ) [ 00000000000000000000]
zext_ln116_9        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_25 (getelementptr    ) [ 00000000100000000000]
add_ln116_8         (add              ) [ 00000000000000000000]
zext_ln116_10       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_26 (getelementptr    ) [ 00000000100000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_6               (read             ) [ 00000000011000000000]
add_ln114_5         (add              ) [ 00000000000000000000]
zext_ln114_6        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_6  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_9  (load             ) [ 00000000011111000000]
upsam_buf_V_load_10 (load             ) [ 00000000011111100000]
add_ln116_9         (add              ) [ 00000000000000000000]
zext_ln116_11       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_27 (getelementptr    ) [ 00000000010000000000]
add_ln116_10        (add              ) [ 00000000000000000000]
zext_ln116_12       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_28 (getelementptr    ) [ 00000000010000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_7               (read             ) [ 00000000001100000000]
add_ln114_6         (add              ) [ 00000000000000000000]
sext_ln114          (sext             ) [ 00000000000000000000]
zext_ln114_7        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_7  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_11 (load             ) [ 00000000001111110000]
upsam_buf_V_load_12 (load             ) [ 00000000001111111000]
add_ln116_11        (add              ) [ 00000000000000000000]
zext_ln116_13       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_29 (getelementptr    ) [ 00000000001000000000]
add_ln116_12        (add              ) [ 00000000000000000000]
sext_ln116_2        (sext             ) [ 00000000000000000000]
zext_ln116_14       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_30 (getelementptr    ) [ 00000000001000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_8               (read             ) [ 00000000000110000000]
or_ln1              (bitconcatenate   ) [ 00000000000000000000]
sext_ln114_1        (sext             ) [ 00000000000000000000]
zext_ln114_8        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_8  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
upsam_buf_V_load_13 (load             ) [ 01000000000111111100]
upsam_buf_V_load_14 (load             ) [ 01100000000111111110]
write_ln174         (write            ) [ 00000000000000000000]
tmp_9               (read             ) [ 00000000000011000000]
add_ln114_7         (add              ) [ 00000000000000000000]
zext_ln114_9        (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_9  (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_10              (read             ) [ 00000000000001100000]
add_ln114_8         (add              ) [ 00000000000000000000]
zext_ln114_10       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_10 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_11              (read             ) [ 00000000000000110000]
add_ln114_9         (add              ) [ 00000000000000000000]
zext_ln114_11       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_11 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_12              (read             ) [ 00000000000000011000]
add_ln114_10        (add              ) [ 00000000000000000000]
zext_ln114_12       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_12 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_13              (read             ) [ 01000000000000001100]
add_ln114_11        (add              ) [ 00000000000000000000]
zext_ln114_13       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_13 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_14              (read             ) [ 01100000000000000110]
add_ln114_12        (add              ) [ 00000000000000000000]
sext_ln114_2        (sext             ) [ 00000000000000000000]
zext_ln114_14       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_14 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
tmp_15              (read             ) [ 00000000000000000000]
add_ln114_13        (add              ) [ 00000000000000000000]
sext_ln114_3        (sext             ) [ 00000000000000000000]
zext_ln114_15       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_15 (getelementptr    ) [ 00000000000000000000]
store_ln114         (store            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
br_ln115            (br               ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
br_ln112            (br               ) [ 00000000000000000000]
add_ln116_13        (add              ) [ 00000000000000000000]
sext_ln116_3        (sext             ) [ 00000000000000000000]
zext_ln116_15       (zext             ) [ 00000000000000000000]
upsam_buf_V_addr_31 (getelementptr    ) [ 00010000000000000001]
upsam_buf_V_load_15 (load             ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
br_ln109            (br               ) [ 00000000000000000000]
ret_ln159           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv6_out14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_out14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp6_out15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp6_out15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="cona_col_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="cona_row_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="upsam_buf6_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf6_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_1/3 tmp_2/4 tmp_3/5 tmp_4/6 tmp_5/7 tmp_6/8 tmp_7/9 tmp_8/10 tmp_9/11 tmp_10/12 tmp_11/13 tmp_12/14 tmp_13/15 tmp_14/16 tmp_15/17 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/4 write_ln174/5 write_ln174/5 write_ln174/6 write_ln174/6 write_ln174/7 write_ln174/7 write_ln174/8 write_ln174/8 write_ln174/9 write_ln174/9 write_ln174/10 write_ln174/10 write_ln174/11 write_ln174/11 write_ln174/12 write_ln174/12 write_ln174/13 write_ln174/13 write_ln174/14 write_ln174/14 write_ln174/15 write_ln174/15 write_ln174/16 write_ln174/16 write_ln174/17 write_ln174/17 write_ln174/18 write_ln174/18 write_ln174/19 "/>
</bind>
</comp>

<comp id="113" class="1004" name="upsam_buf_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="8" slack="0"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln114/2 upsam_buf_V_load/2 store_ln114/3 upsam_buf_V_load_1/3 upsam_buf_V_load_2/3 store_ln114/4 upsam_buf_V_load_3/4 upsam_buf_V_load_4/4 store_ln114/5 upsam_buf_V_load_5/5 upsam_buf_V_load_6/5 store_ln114/6 upsam_buf_V_load_7/6 upsam_buf_V_load_8/6 store_ln114/7 upsam_buf_V_load_9/7 upsam_buf_V_load_10/7 store_ln114/8 upsam_buf_V_load_11/8 upsam_buf_V_load_12/8 store_ln114/9 upsam_buf_V_load_13/9 upsam_buf_V_load_14/9 store_ln114/10 store_ln114/11 store_ln114/12 store_ln114/13 store_ln114/14 store_ln114/15 store_ln114/16 store_ln114/17 upsam_buf_V_load_15/18 "/>
</bind>
</comp>

<comp id="126" class="1004" name="upsam_buf_V_addr_16_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_16/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="upsam_buf_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="upsam_buf_V_addr_17_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_17/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="upsam_buf_V_addr_18_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_18/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="upsam_buf_V_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_2/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="upsam_buf_V_addr_19_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_19/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="upsam_buf_V_addr_20_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_20/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="upsam_buf_V_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_3/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="upsam_buf_V_addr_21_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_21/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="upsam_buf_V_addr_22_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_22/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="upsam_buf_V_addr_4_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_4/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="upsam_buf_V_addr_23_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_23/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="upsam_buf_V_addr_24_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_24/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="upsam_buf_V_addr_5_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_5/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="upsam_buf_V_addr_25_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_25/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="upsam_buf_V_addr_26_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_26/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="upsam_buf_V_addr_6_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_6/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="upsam_buf_V_addr_27_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_27/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="upsam_buf_V_addr_28_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_28/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="upsam_buf_V_addr_7_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_7/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="upsam_buf_V_addr_29_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_29/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="upsam_buf_V_addr_30_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_30/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="upsam_buf_V_addr_8_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_8/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="upsam_buf_V_addr_9_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_9/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="upsam_buf_V_addr_10_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_10/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="upsam_buf_V_addr_11_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_11/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="upsam_buf_V_addr_12_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_12/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="upsam_buf_V_addr_13_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_13/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="upsam_buf_V_addr_14_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_14/16 "/>
</bind>
</comp>

<comp id="334" class="1004" name="upsam_buf_V_addr_15_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_15/17 "/>
</bind>
</comp>

<comp id="341" class="1004" name="upsam_buf_V_addr_31_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_31/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 add_ln116/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 add_ln114_1/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/4 add_ln114_2/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/4 add_ln114_3/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_4/5 add_ln114_4/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_5/5 add_ln114_5/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="3"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_6/6 add_ln114_6/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_7/7 add_ln114_7/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_8/7 add_ln114_8/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_9/8 add_ln114_9/13 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_10/8 add_ln114_10/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="2"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_11/9 add_ln114_11/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="5"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_12/9 add_ln114_12/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="13"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_13/17 add_ln116_13/18 "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_2 tmp_4 tmp_6 tmp_8 tmp_10 tmp_12 tmp_14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_3 tmp_5 tmp_7 tmp_9 tmp_11 tmp_13 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load upsam_buf_V_load_1 upsam_buf_V_load_3 upsam_buf_V_load_7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_2 upsam_buf_V_load_5 upsam_buf_V_load_11 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="3"/>
<pin id="442" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_4 upsam_buf_V_load_9 "/>
</bind>
</comp>

<comp id="445" class="1005" name="reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="4"/>
<pin id="447" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_6 upsam_buf_V_load_13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln108_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln108_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln108_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="indvar_flatten_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln108_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="10" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln108_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="cona_col_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="cona_row_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln109_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln108_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln108_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln108_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln108_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln109_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="div15_i_udiv_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="0" index="3" bw="4" slack="0"/>
<pin id="528" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="empty_44_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="cona_col_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln109_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln109_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln109_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln114_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln116_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="div15_i_udiv_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="2"/>
<pin id="570" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="div15_i_udiv_cast7_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="2"/>
<pin id="574" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast7/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln114_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln116_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln116_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="div15_i_udiv_cast8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="3"/>
<pin id="593" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast8/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln114_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln116_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln116_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_4/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln114_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln116_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_5/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln116_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_6/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln114_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln116_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln116_7_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_7/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="4" slack="5"/>
<pin id="643" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln116_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln116_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_8/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="div15_i_udiv_cast2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="6"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast2/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln114_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln116_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_9/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln116_10_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_10/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln114_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_6/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln116_11_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_11/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln116_12_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_12/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln114_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln114_7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_7/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln116_13_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_13/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln116_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_2/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln116_14_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_14/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="4" slack="9"/>
<pin id="717" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln114_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_1/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln114_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_8/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln114_9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_9/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln114_10_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_10/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln114_11_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_11/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln114_12_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_12/14 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln114_13_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_13/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln114_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_2/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln114_14_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_14/16 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln114_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_3/17 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln114_15_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_15/17 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln116_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="0"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_3/18 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln116_15_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_15/18 "/>
</bind>
</comp>

<comp id="781" class="1005" name="cona_col_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="0"/>
<pin id="783" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="788" class="1005" name="cona_row_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="795" class="1005" name="indvar_flatten_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln108_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="806" class="1005" name="div15_i_udiv_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv "/>
</bind>
</comp>

<comp id="818" class="1005" name="empty_44_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="822" class="1005" name="upsam_buf_V_addr_16_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_16 "/>
</bind>
</comp>

<comp id="827" class="1005" name="div15_i_udiv_cast7_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast7 "/>
</bind>
</comp>

<comp id="834" class="1005" name="upsam_buf_V_addr_17_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_17 "/>
</bind>
</comp>

<comp id="839" class="1005" name="upsam_buf_V_addr_18_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_18 "/>
</bind>
</comp>

<comp id="844" class="1005" name="div15_i_udiv_cast8_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="1"/>
<pin id="846" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="upsam_buf_V_addr_19_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_19 "/>
</bind>
</comp>

<comp id="858" class="1005" name="upsam_buf_V_addr_20_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_20 "/>
</bind>
</comp>

<comp id="863" class="1005" name="upsam_buf_V_addr_21_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_21 "/>
</bind>
</comp>

<comp id="868" class="1005" name="upsam_buf_V_addr_22_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_22 "/>
</bind>
</comp>

<comp id="873" class="1005" name="upsam_buf_V_addr_23_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_23 "/>
</bind>
</comp>

<comp id="878" class="1005" name="upsam_buf_V_addr_24_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="1"/>
<pin id="880" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_24 "/>
</bind>
</comp>

<comp id="883" class="1005" name="div15_i_udiv_cast2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast2 "/>
</bind>
</comp>

<comp id="892" class="1005" name="upsam_buf_V_load_8_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="5"/>
<pin id="894" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_8 "/>
</bind>
</comp>

<comp id="897" class="1005" name="upsam_buf_V_addr_25_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_25 "/>
</bind>
</comp>

<comp id="902" class="1005" name="upsam_buf_V_addr_26_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_26 "/>
</bind>
</comp>

<comp id="907" class="1005" name="upsam_buf_V_load_10_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="6"/>
<pin id="909" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_10 "/>
</bind>
</comp>

<comp id="912" class="1005" name="upsam_buf_V_addr_27_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_27 "/>
</bind>
</comp>

<comp id="917" class="1005" name="upsam_buf_V_addr_28_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_28 "/>
</bind>
</comp>

<comp id="922" class="1005" name="upsam_buf_V_load_12_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="7"/>
<pin id="924" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_12 "/>
</bind>
</comp>

<comp id="927" class="1005" name="upsam_buf_V_addr_29_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_29 "/>
</bind>
</comp>

<comp id="932" class="1005" name="upsam_buf_V_addr_30_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_30 "/>
</bind>
</comp>

<comp id="937" class="1005" name="upsam_buf_V_load_14_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="8"/>
<pin id="939" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_14 "/>
</bind>
</comp>

<comp id="942" class="1005" name="upsam_buf_V_addr_31_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="100" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="100" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="257" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="119" pin="7"/><net_sink comp="106" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="72" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="100" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="427"><net_src comp="100" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="432"><net_src comp="119" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="437"><net_src comp="119" pin="7"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="439"><net_src comp="119" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="119" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="448"><net_src comp="119" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="450"><net_src comp="119" pin="7"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="20" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="24" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="481" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="484" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="487" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="484" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="493" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="30" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="493" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="4" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="519" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="515" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="493" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="28" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="475" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="507" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="539" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="579"><net_src comp="349" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="584"><net_src comp="349" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="589"><net_src comp="354" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="594"><net_src comp="591" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="598"><net_src comp="354" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="603"><net_src comp="359" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="608"><net_src comp="364" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="613"><net_src comp="359" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="618"><net_src comp="369" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="623"><net_src comp="374" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="628"><net_src comp="364" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="633"><net_src comp="379" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="644"><net_src comp="54" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="56" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="663"><net_src comp="369" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="668"><net_src comp="384" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="673"><net_src comp="389" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="678"><net_src comp="374" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="683"><net_src comp="394" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="688"><net_src comp="399" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="693"><net_src comp="379" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="702"><net_src comp="404" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="707"><net_src comp="409" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="718"><net_src comp="54" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="56" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="732"><net_src comp="384" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="737"><net_src comp="389" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="742"><net_src comp="394" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="747"><net_src comp="399" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="752"><net_src comp="404" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="757"><net_src comp="409" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="766"><net_src comp="414" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="775"><net_src comp="414" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="784"><net_src comp="84" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="791"><net_src comp="88" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="798"><net_src comp="92" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="805"><net_src comp="469" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="523" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="817"><net_src comp="806" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="821"><net_src comp="533" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="126" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="830"><net_src comp="572" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="837"><net_src comp="145" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="842"><net_src comp="152" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="847"><net_src comp="591" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="856"><net_src comp="166" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="861"><net_src comp="173" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="866"><net_src comp="187" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="871"><net_src comp="194" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="876"><net_src comp="208" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="881"><net_src comp="215" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="886"><net_src comp="655" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="895"><net_src comp="119" pin="7"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="900"><net_src comp="229" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="905"><net_src comp="236" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="910"><net_src comp="119" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="915"><net_src comp="250" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="920"><net_src comp="257" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="925"><net_src comp="119" pin="7"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="930"><net_src comp="271" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="935"><net_src comp="278" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="940"><net_src comp="119" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="945"><net_src comp="341" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp6_out15 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: upsamp6 : conv6_out14 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
		store_ln108 : 1
		store_ln108 : 1
		store_ln108 : 1
		indvar_flatten_load : 1
		icmp_ln108 : 2
		add_ln108 : 2
		br_ln108 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln109 : 2
		select_ln108 : 3
		add_ln108_1 : 2
		select_ln108_1 : 3
		trunc_ln108 : 4
		trunc_ln109 : 4
		div15_i_udiv : 4
		empty_44 : 5
		br_ln112 : 5
		cona_col_1 : 4
		store_ln109 : 3
		store_ln109 : 4
		store_ln109 : 5
	State 2
		upsam_buf_V_addr : 1
		store_ln114 : 2
		upsam_buf_V_addr_16 : 1
		upsam_buf_V_load : 2
	State 3
		add_ln114 : 1
		zext_ln114_1 : 2
		upsam_buf_V_addr_1 : 3
		store_ln114 : 4
		add_ln116 : 1
		zext_ln116_1 : 2
		upsam_buf_V_addr_17 : 3
		upsam_buf_V_load_1 : 4
		add_ln116_1 : 1
		zext_ln116_2 : 2
		upsam_buf_V_addr_18 : 3
		upsam_buf_V_load_2 : 4
	State 4
		zext_ln114_2 : 1
		upsam_buf_V_addr_2 : 2
		store_ln114 : 3
		zext_ln116_3 : 1
		upsam_buf_V_addr_19 : 2
		upsam_buf_V_load_3 : 3
		add_ln116_3 : 1
		zext_ln116_4 : 2
		upsam_buf_V_addr_20 : 3
		upsam_buf_V_load_4 : 4
	State 5
		zext_ln114_3 : 1
		upsam_buf_V_addr_3 : 2
		store_ln114 : 3
		zext_ln116_5 : 1
		upsam_buf_V_addr_21 : 2
		upsam_buf_V_load_5 : 3
		zext_ln116_6 : 1
		upsam_buf_V_addr_22 : 2
		upsam_buf_V_load_6 : 3
	State 6
		zext_ln114_4 : 1
		upsam_buf_V_addr_4 : 2
		store_ln114 : 3
		sext_ln116 : 1
		zext_ln116_7 : 2
		upsam_buf_V_addr_23 : 3
		upsam_buf_V_load_7 : 4
		sext_ln116_1 : 1
		zext_ln116_8 : 2
		upsam_buf_V_addr_24 : 3
		upsam_buf_V_load_8 : 4
	State 7
		zext_ln114_5 : 1
		upsam_buf_V_addr_5 : 2
		store_ln114 : 3
		add_ln116_7 : 1
		zext_ln116_9 : 2
		upsam_buf_V_addr_25 : 3
		upsam_buf_V_load_9 : 4
		add_ln116_8 : 1
		zext_ln116_10 : 2
		upsam_buf_V_addr_26 : 3
		upsam_buf_V_load_10 : 4
	State 8
		zext_ln114_6 : 1
		upsam_buf_V_addr_6 : 2
		store_ln114 : 3
		zext_ln116_11 : 1
		upsam_buf_V_addr_27 : 2
		upsam_buf_V_load_11 : 3
		zext_ln116_12 : 1
		upsam_buf_V_addr_28 : 2
		upsam_buf_V_load_12 : 3
	State 9
		sext_ln114 : 1
		zext_ln114_7 : 2
		upsam_buf_V_addr_7 : 3
		store_ln114 : 4
		zext_ln116_13 : 1
		upsam_buf_V_addr_29 : 2
		upsam_buf_V_load_13 : 3
		sext_ln116_2 : 1
		zext_ln116_14 : 2
		upsam_buf_V_addr_30 : 3
		upsam_buf_V_load_14 : 4
	State 10
		sext_ln114_1 : 1
		zext_ln114_8 : 2
		upsam_buf_V_addr_8 : 3
		store_ln114 : 4
	State 11
		zext_ln114_9 : 1
		upsam_buf_V_addr_9 : 2
		store_ln114 : 3
	State 12
		zext_ln114_10 : 1
		upsam_buf_V_addr_10 : 2
		store_ln114 : 3
	State 13
		zext_ln114_11 : 1
		upsam_buf_V_addr_11 : 2
		store_ln114 : 3
	State 14
		zext_ln114_12 : 1
		upsam_buf_V_addr_12 : 2
		store_ln114 : 3
	State 15
		zext_ln114_13 : 1
		upsam_buf_V_addr_13 : 2
		store_ln114 : 3
	State 16
		sext_ln114_2 : 1
		zext_ln114_14 : 2
		upsam_buf_V_addr_14 : 3
		store_ln114 : 4
	State 17
		sext_ln114_3 : 1
		zext_ln114_15 : 2
		upsam_buf_V_addr_15 : 3
		store_ln114 : 4
	State 18
		sext_ln116_3 : 1
		zext_ln116_15 : 2
		upsam_buf_V_addr_31 : 3
		upsam_buf_V_load_15 : 4
	State 19
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_349        |    0    |    12   |
|          |         grp_fu_354        |    0    |    13   |
|          |         grp_fu_359        |    0    |    13   |
|          |         grp_fu_364        |    0    |    14   |
|          |         grp_fu_369        |    0    |    14   |
|          |         grp_fu_374        |    0    |    14   |
|          |         grp_fu_379        |    0    |    13   |
|          |         grp_fu_384        |    0    |    15   |
|    add   |         grp_fu_389        |    0    |    15   |
|          |         grp_fu_394        |    0    |    15   |
|          |         grp_fu_399        |    0    |    15   |
|          |         grp_fu_404        |    0    |    15   |
|          |         grp_fu_409        |    0    |    14   |
|          |         grp_fu_414        |    0    |    14   |
|          |      add_ln108_fu_475     |    0    |    17   |
|          |     add_ln108_1_fu_501    |    0    |    12   |
|          |     cona_col_1_fu_539     |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln108_fu_469     |    0    |    11   |
|          |     icmp_ln109_fu_487     |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |    select_ln108_fu_493    |    0    |    5    |
|          |   select_ln108_1_fu_507   |    0    |    5    |
|----------|---------------------------|---------|---------|
|    or    |      empty_44_fu_533      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |      grp_read_fu_100      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_106     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln108_fu_515    |    0    |    0    |
|          |     trunc_ln109_fu_519    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    div15_i_udiv_fu_523    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln114_fu_560     |    0    |    0    |
|          |     zext_ln116_fu_564     |    0    |    0    |
|          |  div15_i_udiv_cast_fu_568 |    0    |    0    |
|          | div15_i_udiv_cast7_fu_572 |    0    |    0    |
|          |    zext_ln114_1_fu_576    |    0    |    0    |
|          |    zext_ln116_1_fu_581    |    0    |    0    |
|          |    zext_ln116_2_fu_586    |    0    |    0    |
|          | div15_i_udiv_cast8_fu_591 |    0    |    0    |
|          |    zext_ln114_2_fu_595    |    0    |    0    |
|          |    zext_ln116_3_fu_600    |    0    |    0    |
|          |    zext_ln116_4_fu_605    |    0    |    0    |
|          |    zext_ln114_3_fu_610    |    0    |    0    |
|          |    zext_ln116_5_fu_615    |    0    |    0    |
|          |    zext_ln116_6_fu_620    |    0    |    0    |
|          |    zext_ln114_4_fu_625    |    0    |    0    |
|          |    zext_ln116_7_fu_634    |    0    |    0    |
|          |    zext_ln116_8_fu_650    |    0    |    0    |
|   zext   | div15_i_udiv_cast2_fu_655 |    0    |    0    |
|          |    zext_ln114_5_fu_660    |    0    |    0    |
|          |    zext_ln116_9_fu_665    |    0    |    0    |
|          |    zext_ln116_10_fu_670   |    0    |    0    |
|          |    zext_ln114_6_fu_675    |    0    |    0    |
|          |    zext_ln116_11_fu_680   |    0    |    0    |
|          |    zext_ln116_12_fu_685   |    0    |    0    |
|          |    zext_ln114_7_fu_694    |    0    |    0    |
|          |    zext_ln116_13_fu_699   |    0    |    0    |
|          |    zext_ln116_14_fu_708   |    0    |    0    |
|          |    zext_ln114_8_fu_724    |    0    |    0    |
|          |    zext_ln114_9_fu_729    |    0    |    0    |
|          |    zext_ln114_10_fu_734   |    0    |    0    |
|          |    zext_ln114_11_fu_739   |    0    |    0    |
|          |    zext_ln114_12_fu_744   |    0    |    0    |
|          |    zext_ln114_13_fu_749   |    0    |    0    |
|          |    zext_ln114_14_fu_758   |    0    |    0    |
|          |    zext_ln114_15_fu_767   |    0    |    0    |
|          |    zext_ln116_15_fu_776   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln116_fu_630     |    0    |    0    |
|          |    sext_ln116_1_fu_646    |    0    |    0    |
|          |     sext_ln114_fu_690     |    0    |    0    |
|   sext   |    sext_ln116_2_fu_704    |    0    |    0    |
|          |    sext_ln114_1_fu_720    |    0    |    0    |
|          |    sext_ln114_2_fu_754    |    0    |    0    |
|          |    sext_ln114_3_fu_763    |    0    |    0    |
|          |    sext_ln116_3_fu_772    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_639       |    0    |    0    |
|          |       or_ln1_fu_713       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   269   |
|----------|---------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|upsam_buf6_V|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      cona_col_reg_781     |    5   |
|      cona_row_reg_788     |    5   |
| div15_i_udiv_cast2_reg_883|    8   |
| div15_i_udiv_cast7_reg_827|    6   |
| div15_i_udiv_cast8_reg_844|    7   |
|    div15_i_udiv_reg_806   |    4   |
|      empty_44_reg_818     |    1   |
|     icmp_ln108_reg_802    |    1   |
|   indvar_flatten_reg_795  |   10   |
|          reg_419          |   32   |
|          reg_424          |   32   |
|          reg_429          |   32   |
|          reg_434          |   32   |
|          reg_440          |   32   |
|          reg_445          |   32   |
|upsam_buf_V_addr_16_reg_822|    8   |
|upsam_buf_V_addr_17_reg_834|    8   |
|upsam_buf_V_addr_18_reg_839|    8   |
|upsam_buf_V_addr_19_reg_853|    8   |
|upsam_buf_V_addr_20_reg_858|    8   |
|upsam_buf_V_addr_21_reg_863|    8   |
|upsam_buf_V_addr_22_reg_868|    8   |
|upsam_buf_V_addr_23_reg_873|    8   |
|upsam_buf_V_addr_24_reg_878|    8   |
|upsam_buf_V_addr_25_reg_897|    8   |
|upsam_buf_V_addr_26_reg_902|    8   |
|upsam_buf_V_addr_27_reg_912|    8   |
|upsam_buf_V_addr_28_reg_917|    8   |
|upsam_buf_V_addr_29_reg_927|    8   |
|upsam_buf_V_addr_30_reg_932|    8   |
|upsam_buf_V_addr_31_reg_942|    8   |
|upsam_buf_V_load_10_reg_907|   32   |
|upsam_buf_V_load_12_reg_922|   32   |
|upsam_buf_V_load_14_reg_937|   32   |
| upsam_buf_V_load_8_reg_892|   32   |
+---------------------------+--------+
|           Total           |   495  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |  11  |  32  |   352  ||    59   |
| grp_access_fu_119 |  p0  |  24  |   8  |   192  ||   121   |
| grp_access_fu_119 |  p2  |  24  |   0  |    0   ||   121   |
|     grp_fu_354    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_364    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_384    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_389    |  p0  |   2  |   4  |    8   ||    9    |
|      reg_434      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_445      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   704  || 4.99967 ||   355   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   269  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   355  |    -   |
|  Register |    -   |    -   |   495  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   495  |   624  |    0   |
+-----------+--------+--------+--------+--------+--------+
