{
    "dimensions": {
        "l_chnl": 20,
        "t_box": 25,
        "t_substrate": 25,
        "t_gate": 40,
        "t_chnl": 32,
        "t_gox": 1,
        "t_cont": 10,
        "t_diff_ext": 20,
        "l_gate_space": 35,
        "l_diff_ext": 25 ,
        "l_cont": 10,
        "l_sdJunc" : 20,
        "l_g2sdJunc" : 20,
        "w_fin" : 7,
        "w_fin_space" : 20,
        "w_cont": 10,
        "e_gate": 10
    },
    "thermal_conductivity": {
        "gate": 197e-9,
        "Si NMOS SD": 148e-09,
        "Si PMOS SD": 114e-9,
        "Si substrate": 148e-9,
        "SiGe PMOS channel": 12.75e-9,
        "Si NMOS channel": 14.7e-9,
        "Si PMOS fin": 12.75e-9,
        "Si NMOS fin": 14.7e-9,
        "SiO2": 0.8e-9,
        "spacer": 30e-9,
        "contact": 385e-9
    }
}
