|PILC
DCLK <= PiLC_Firmware_1_3:inst1.EPCS_DCLK
clk => PLL:inst2.inclk0
DATAOUT => PiLC_Firmware_1_3:inst1.EPCS_DATAOUT
IO1 <> PiLC_Firmware_1_3:inst1.IO_1_Ex
IO2 <> PiLC_Firmware_1_3:inst1.IO_2_Ex
IO3 <> PiLC_Firmware_1_3:inst1.IO_3_Ex
IO4 <> PiLC_Firmware_1_3:inst1.IO_4_Ex
IO5 <> PiLC_Firmware_1_3:inst1.IO_5_Ex
IO6 <> PiLC_Firmware_1_3:inst1.IO_6_Ex
IO7 <> PiLC_Firmware_1_3:inst1.IO_7_Ex
IO8 <> PiLC_Firmware_1_3:inst1.IO_8_Ex
IO9 <> PiLC_Firmware_1_3:inst1.IO_9_Ex
IO10 <> PiLC_Firmware_1_3:inst1.IO_10_Ex
IO11 <> PiLC_Firmware_1_3:inst1.IO_11_Ex
IO12 <> PiLC_Firmware_1_3:inst1.IO_12_Ex
IO13 <> PiLC_Firmware_1_3:inst1.IO_13_Ex
IO14 <> PiLC_Firmware_1_3:inst1.IO_14_Ex
IO15 <> PiLC_Firmware_1_3:inst1.IO_15_Ex
IO16 <> PiLC_Firmware_1_3:inst1.IO_16_Ex
ADXL345_SDIO <> PiLC_Firmware_1_3:inst1.ADXL345_SDIO
DRAM_DQ[0] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[0]
DRAM_DQ[1] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[1]
DRAM_DQ[2] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[2]
DRAM_DQ[3] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[3]
DRAM_DQ[4] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[4]
DRAM_DQ[5] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[5]
DRAM_DQ[6] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[6]
DRAM_DQ[7] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[7]
DRAM_DQ[8] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[8]
DRAM_DQ[9] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[9]
DRAM_DQ[10] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[10]
DRAM_DQ[11] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[11]
DRAM_DQ[12] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[12]
DRAM_DQ[13] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[13]
DRAM_DQ[14] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[14]
DRAM_DQ[15] <> PiLC_Firmware_1_3:inst1.PIO_DRAM_DQ[15]
DATAIN <= PiLC_Firmware_1_3:inst1.EPCS_DATAIN
NSCO <= PiLC_Firmware_1_3:inst1.EPCS_NSCO
IO_Event_Out <= PiLC_Firmware_1_3:inst1.IO_Event_Out
DRAM_CAS_N <= PiLC_Firmware_1_3:inst1.PO_DRAM_CAS_N
DRAM_RAS_N <= PiLC_Firmware_1_3:inst1.PO_DRAM_RAS_N
DRAM_CKE <= PiLC_Firmware_1_3:inst1.PO_DRAM_CKE
DRAM_CLK <= PiLC_Firmware_1_3:inst1.PO_DRAM_CLK
DRAM_WE_N <= PiLC_Firmware_1_3:inst1.PO_DRAM_WE_N
DRAM_CS_N <= PiLC_Firmware_1_3:inst1.PO_DRAM_CS_N
ADXL345_CS <= PiLC_Firmware_1_3:inst1.ADXL345_CS
ADCL345_clk <= PiLC_Firmware_1_3:inst1.ADXL345_clk
SPI_MISO <= PiLC_Firmware_1_3:inst1.SPI_MISO
DRAM_ADDR[0] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[0]
DRAM_ADDR[1] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[1]
DRAM_ADDR[2] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[2]
DRAM_ADDR[3] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[3]
DRAM_ADDR[4] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[4]
DRAM_ADDR[5] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[5]
DRAM_ADDR[6] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[6]
DRAM_ADDR[7] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[7]
DRAM_ADDR[8] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[8]
DRAM_ADDR[9] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[9]
DRAM_ADDR[10] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[10]
DRAM_ADDR[11] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[11]
DRAM_ADDR[12] <= PiLC_Firmware_1_3:inst1.PO_DRAM_ADDR[12]
DRAM_BA[0] <= PiLC_Firmware_1_3:inst1.PO_DRAM_BA[0]
DRAM_BA[1] <= PiLC_Firmware_1_3:inst1.PO_DRAM_BA[1]
DRAM_DQM[0] <= PiLC_Firmware_1_3:inst1.PO_DRAM_DQM[0]
DRAM_DQM[1] <= PiLC_Firmware_1_3:inst1.PO_DRAM_DQM[1]
Event_Out[0] <= PiLC_Firmware_1_3:inst1.Event_Out[0]
Event_Out[1] <= PiLC_Firmware_1_3:inst1.Event_Out[1]
Event_Out[2] <= PiLC_Firmware_1_3:inst1.Event_Out[2]
Event_Out[3] <= PiLC_Firmware_1_3:inst1.Event_Out[3]
Event_Out[4] <= PiLC_Firmware_1_3:inst1.Event_Out[4]
Event_Out[5] <= PiLC_Firmware_1_3:inst1.Event_Out[5]
Event_Out[6] <= PiLC_Firmware_1_3:inst1.Event_Out[6]
Event_Out[7] <= PiLC_Firmware_1_3:inst1.Event_Out[7]
Event_Out[8] <= PiLC_Firmware_1_3:inst1.Event_Out[8]
Event_Out[9] <= PiLC_Firmware_1_3:inst1.Event_Out[9]
Event_Out[10] <= PiLC_Firmware_1_3:inst1.Event_Out[10]
Event_Out[11] <= PiLC_Firmware_1_3:inst1.Event_Out[11]
Event_Out[12] <= PiLC_Firmware_1_3:inst1.Event_Out[12]
Event_Out[13] <= PiLC_Firmware_1_3:inst1.Event_Out[13]
Event_Out[14] <= PiLC_Firmware_1_3:inst1.Event_Out[14]
Event_Out[15] <= PiLC_Firmware_1_3:inst1.Event_Out[15]
ADXL345_Int => ~NO_FANOUT~
SPI_CLK => ~NO_FANOUT~
SPI_MOSI => ~NO_FANOUT~
SPI_EN => ~NO_FANOUT~


|PILC|PiLC_Firmware_1_3:inst1
PiLC_CLK => SDRAM_CONTROL:DRAM.PI_USER_CLK
PiLC_CLK => SDRAM_READ_Data_2[0]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[1]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[2]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[3]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[4]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[5]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[6]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[7]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[8]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[9]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[10]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[11]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[12]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[13]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[14]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[15]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[16]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[17]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[18]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[19]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[20]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[21]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[22]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[23]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[24]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[25]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[26]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[27]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[28]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[29]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[30]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_2[31]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[0]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[1]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[2]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[3]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[4]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[5]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[6]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[7]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[8]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[9]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[10]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[11]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[12]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[13]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[14]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[15]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[16]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[17]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[18]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[19]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[20]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[21]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[22]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[23]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[24]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[25]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[26]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[27]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[28]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[29]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[30]~reg0.CLK
PiLC_CLK => SDRAM_READ_Data_1[31]~reg0.CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[0].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[1].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[2].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[3].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[4].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[5].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[6].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[7].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[8].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[9].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[10].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[11].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[12].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[13].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[14].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[15].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[16].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[17].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[18].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[19].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[20].CLK
PiLC_CLK => SDRAM_Read_ADDR_Out[21].CLK
PiLC_CLK => SDRAM_Read_Busy~reg0.CLK
PiLC_CLK => PI_DATA_IN[0].CLK
PiLC_CLK => PI_DATA_IN[1].CLK
PiLC_CLK => PI_DATA_IN[2].CLK
PiLC_CLK => PI_DATA_IN[3].CLK
PiLC_CLK => PI_DATA_IN[4].CLK
PiLC_CLK => PI_DATA_IN[5].CLK
PiLC_CLK => PI_DATA_IN[6].CLK
PiLC_CLK => PI_DATA_IN[7].CLK
PiLC_CLK => PI_DATA_IN[8].CLK
PiLC_CLK => PI_DATA_IN[9].CLK
PiLC_CLK => PI_DATA_IN[10].CLK
PiLC_CLK => PI_DATA_IN[11].CLK
PiLC_CLK => PI_DATA_IN[12].CLK
PiLC_CLK => PI_DATA_IN[13].CLK
PiLC_CLK => PI_DATA_IN[14].CLK
PiLC_CLK => PI_DATA_IN[15].CLK
PiLC_CLK => PI_ADDR_IN[0].CLK
PiLC_CLK => PI_ADDR_IN[1].CLK
PiLC_CLK => PI_ADDR_IN[2].CLK
PiLC_CLK => PI_ADDR_IN[3].CLK
PiLC_CLK => PI_ADDR_IN[4].CLK
PiLC_CLK => PI_ADDR_IN[5].CLK
PiLC_CLK => PI_ADDR_IN[6].CLK
PiLC_CLK => PI_ADDR_IN[7].CLK
PiLC_CLK => PI_ADDR_IN[8].CLK
PiLC_CLK => PI_ADDR_IN[9].CLK
PiLC_CLK => PI_ADDR_IN[10].CLK
PiLC_CLK => PI_ADDR_IN[11].CLK
PiLC_CLK => PI_ADDR_IN[12].CLK
PiLC_CLK => PI_ADDR_IN[13].CLK
PiLC_CLK => PI_ADDR_IN[14].CLK
PiLC_CLK => PI_ADDR_IN[15].CLK
PiLC_CLK => PI_ADDR_IN[16].CLK
PiLC_CLK => PI_ADDR_IN[17].CLK
PiLC_CLK => PI_ADDR_IN[18].CLK
PiLC_CLK => PI_ADDR_IN[19].CLK
PiLC_CLK => PI_ADDR_IN[20].CLK
PiLC_CLK => PI_ADDR_IN[21].CLK
PiLC_CLK => PI_DATA_RDY.CLK
PiLC_CLK => PI_WR.CLK
PiLC_CLK => PI_CMD_RDY.CLK
PiLC_CLK => SDRAM_Write_Busy~reg0.CLK
PiLC_CLK => PI_RESET.CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[0].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[1].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[2].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[3].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[4].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[5].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[6].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[7].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[8].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[9].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[10].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[11].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[12].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[13].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[14].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[15].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[16].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[17].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[18].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[19].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[20].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[21].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[22].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[23].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[24].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[25].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[26].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[27].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[28].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[29].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[30].CLK
PiLC_CLK => SDRAM_Last_ADDR_buffer[31].CLK
PiLC_CLK => IO_Status_Register_buffer[0].CLK
PiLC_CLK => IO_Status_Register_buffer[1].CLK
PiLC_CLK => IO_Status_Register_buffer[2].CLK
PiLC_CLK => IO_Status_Register_buffer[3].CLK
PiLC_CLK => IO_Status_Register_buffer[4].CLK
PiLC_CLK => IO_Status_Register_buffer[5].CLK
PiLC_CLK => IO_Status_Register_buffer[6].CLK
PiLC_CLK => IO_Status_Register_buffer[7].CLK
PiLC_CLK => IO_Status_Register_buffer[8].CLK
PiLC_CLK => IO_Status_Register_buffer[9].CLK
PiLC_CLK => IO_Status_Register_buffer[10].CLK
PiLC_CLK => IO_Status_Register_buffer[11].CLK
PiLC_CLK => IO_Status_Register_buffer[12].CLK
PiLC_CLK => IO_Status_Register_buffer[13].CLK
PiLC_CLK => IO_Status_Register_buffer[14].CLK
PiLC_CLK => IO_Status_Register_buffer[15].CLK
PiLC_CLK => IO_Status_counter[0].CLK
PiLC_CLK => IO_Status_counter[1].CLK
PiLC_CLK => IO_Status_counter[2].CLK
PiLC_CLK => IO_Status_counter[3].CLK
PiLC_CLK => IO_Status_counter[4].CLK
PiLC_CLK => IO_Status_counter[5].CLK
PiLC_CLK => IO_Status_counter[6].CLK
PiLC_CLK => IO_Status_counter[7].CLK
PiLC_CLK => IO_Status_counter[8].CLK
PiLC_CLK => IO_Status_counter[9].CLK
PiLC_CLK => IO_Status_counter[10].CLK
PiLC_CLK => IO_Status_counter[11].CLK
PiLC_CLK => IO_Status_counter[12].CLK
PiLC_CLK => IO_Status_counter[13].CLK
PiLC_CLK => IO_Status_counter[14].CLK
PiLC_CLK => IO_Status_counter[15].CLK
PiLC_CLK => IO_Status_counter[16].CLK
PiLC_CLK => IO_Status_counter[17].CLK
PiLC_CLK => IO_Status_counter[18].CLK
PiLC_CLK => IO_Status_counter[19].CLK
PiLC_CLK => IO_Status_counter[20].CLK
PiLC_CLK => PiLC_Time_Counter_start.CLK
PiLC_CLK => PiLC_Time_FOut~reg0.CLK
PiLC_CLK => DDS_counter[0].CLK
PiLC_CLK => DDS_counter[1].CLK
PiLC_CLK => DDS_counter[2].CLK
PiLC_CLK => DDS_counter[3].CLK
PiLC_CLK => DDS_counter[4].CLK
PiLC_CLK => DDS_counter[5].CLK
PiLC_CLK => DDS_counter[6].CLK
PiLC_CLK => DDS_counter[7].CLK
PiLC_CLK => DDS_counter[8].CLK
PiLC_CLK => DDS_counter[9].CLK
PiLC_CLK => DDS_counter[10].CLK
PiLC_CLK => DDS_counter[11].CLK
PiLC_CLK => DDS_counter[12].CLK
PiLC_CLK => DDS_counter[13].CLK
PiLC_CLK => DDS_counter[14].CLK
PiLC_CLK => DDS_counter[15].CLK
PiLC_CLK => DDS_counter[16].CLK
PiLC_CLK => DDS_counter[17].CLK
PiLC_CLK => DDS_counter[18].CLK
PiLC_CLK => DDS_counter[19].CLK
PiLC_CLK => DDS_counter[20].CLK
PiLC_CLK => DDS_counter[21].CLK
PiLC_CLK => DDS_counter[22].CLK
PiLC_CLK => DDS_counter[23].CLK
PiLC_CLK => DDS_counter[24].CLK
PiLC_CLK => DDS_counter[25].CLK
PiLC_CLK => DDS_counter[26].CLK
PiLC_CLK => DDS_counter[27].CLK
PiLC_CLK => DDS_counter[28].CLK
PiLC_CLK => DDS_counter[29].CLK
PiLC_CLK => DDS_counter[30].CLK
PiLC_CLK => DDS_counter[31].CLK
PiLC_CLK => PiLC_Time_y[0].CLK
PiLC_CLK => PiLC_Time_y[1].CLK
PiLC_CLK => PiLC_Time_y[2].CLK
PiLC_CLK => PiLC_Time_y[3].CLK
PiLC_CLK => PiLC_Time_y[4].CLK
PiLC_CLK => PiLC_Time_y[5].CLK
PiLC_CLK => PiLC_Time_y[6].CLK
PiLC_CLK => PiLC_Time_y[7].CLK
PiLC_CLK => PiLC_Time_y[8].CLK
PiLC_CLK => PiLC_Time_y[9].CLK
PiLC_CLK => PiLC_Time_y[10].CLK
PiLC_CLK => PiLC_Time_y[11].CLK
PiLC_CLK => PiLC_Time_y[12].CLK
PiLC_CLK => PiLC_Time_y[13].CLK
PiLC_CLK => PiLC_Time_y[14].CLK
PiLC_CLK => PiLC_Time_y[15].CLK
PiLC_CLK => PiLC_Time_y[16].CLK
PiLC_CLK => PiLC_Time_y[17].CLK
PiLC_CLK => PiLC_Time_y[18].CLK
PiLC_CLK => PiLC_Time_y[19].CLK
PiLC_CLK => PiLC_Time_y[20].CLK
PiLC_CLK => PiLC_Time_y[21].CLK
PiLC_CLK => PiLC_Time_y[22].CLK
PiLC_CLK => PiLC_Time_y[23].CLK
PiLC_CLK => PiLC_Time_y[24].CLK
PiLC_CLK => PiLC_Time_y[25].CLK
PiLC_CLK => PiLC_Time_y[26].CLK
PiLC_CLK => PiLC_Time_y[27].CLK
PiLC_CLK => PiLC_Time_y[28].CLK
PiLC_CLK => PiLC_Time_y[29].CLK
PiLC_CLK => PiLC_Time_y[30].CLK
PiLC_CLK => PiLC_Time_y[31].CLK
PiLC_CLK => PiLC_Time_eF[0].CLK
PiLC_CLK => PiLC_Time_eF[1].CLK
PiLC_CLK => PiLC_Time_eF[2].CLK
PiLC_CLK => PiLC_Time_eF[3].CLK
PiLC_CLK => PiLC_Time_eF[4].CLK
PiLC_CLK => PiLC_Time_eF[5].CLK
PiLC_CLK => PiLC_Time_eF[6].CLK
PiLC_CLK => PiLC_Time_eF[7].CLK
PiLC_CLK => PiLC_Time_eF[8].CLK
PiLC_CLK => PiLC_Time_eF[9].CLK
PiLC_CLK => PiLC_Time_eF[10].CLK
PiLC_CLK => PiLC_Time_eF[11].CLK
PiLC_CLK => PiLC_Time_eF[12].CLK
PiLC_CLK => PiLC_Time_eF[13].CLK
PiLC_CLK => PiLC_Time_eF[14].CLK
PiLC_CLK => PiLC_Time_eF[15].CLK
PiLC_CLK => PiLC_Time_eF[16].CLK
PiLC_CLK => PiLC_Time_eF[17].CLK
PiLC_CLK => PiLC_Time_eF[18].CLK
PiLC_CLK => PiLC_Time_eF[19].CLK
PiLC_CLK => PiLC_Time_eF[20].CLK
PiLC_CLK => PiLC_Time_eF[21].CLK
PiLC_CLK => PiLC_Time_eF[22].CLK
PiLC_CLK => PiLC_Time_eF[23].CLK
PiLC_CLK => PiLC_Time_eF[24].CLK
PiLC_CLK => PiLC_Time_eF[25].CLK
PiLC_CLK => PiLC_Time_eF[26].CLK
PiLC_CLK => PiLC_Time_eF[27].CLK
PiLC_CLK => PiLC_Time_eF[28].CLK
PiLC_CLK => PiLC_Time_eF[29].CLK
PiLC_CLK => PiLC_Time_eF[30].CLK
PiLC_CLK => PiLC_Time_eF[31].CLK
PiLC_CLK => PiLC_Time_e[0].CLK
PiLC_CLK => PiLC_Time_e[1].CLK
PiLC_CLK => PiLC_Time_e[2].CLK
PiLC_CLK => PiLC_Time_e[3].CLK
PiLC_CLK => PiLC_Time_e[4].CLK
PiLC_CLK => PiLC_Time_e[5].CLK
PiLC_CLK => PiLC_Time_e[6].CLK
PiLC_CLK => PiLC_Time_e[7].CLK
PiLC_CLK => PiLC_Time_e[8].CLK
PiLC_CLK => PiLC_Time_e[9].CLK
PiLC_CLK => PiLC_Time_e[10].CLK
PiLC_CLK => PiLC_Time_e[11].CLK
PiLC_CLK => PiLC_Time_e[12].CLK
PiLC_CLK => PiLC_Time_e[13].CLK
PiLC_CLK => PiLC_Time_e[14].CLK
PiLC_CLK => PiLC_Time_e[15].CLK
PiLC_CLK => PiLC_Time_e[16].CLK
PiLC_CLK => PiLC_Time_e[17].CLK
PiLC_CLK => PiLC_Time_e[18].CLK
PiLC_CLK => PiLC_Time_e[19].CLK
PiLC_CLK => PiLC_Time_e[20].CLK
PiLC_CLK => PiLC_Time_e[21].CLK
PiLC_CLK => PiLC_Time_e[22].CLK
PiLC_CLK => PiLC_Time_e[23].CLK
PiLC_CLK => PiLC_Time_e[24].CLK
PiLC_CLK => PiLC_Time_e[25].CLK
PiLC_CLK => PiLC_Time_e[26].CLK
PiLC_CLK => PiLC_Time_e[27].CLK
PiLC_CLK => PiLC_Time_e[28].CLK
PiLC_CLK => PiLC_Time_e[29].CLK
PiLC_CLK => PiLC_Time_e[30].CLK
PiLC_CLK => PiLC_Time_e[31].CLK
PiLC_CLK => PiLC_Time_ealt3[0].CLK
PiLC_CLK => PiLC_Time_ealt3[1].CLK
PiLC_CLK => PiLC_Time_ealt3[2].CLK
PiLC_CLK => PiLC_Time_ealt3[3].CLK
PiLC_CLK => PiLC_Time_ealt3[4].CLK
PiLC_CLK => PiLC_Time_ealt3[5].CLK
PiLC_CLK => PiLC_Time_ealt3[6].CLK
PiLC_CLK => PiLC_Time_ealt3[7].CLK
PiLC_CLK => PiLC_Time_ealt3[8].CLK
PiLC_CLK => PiLC_Time_ealt3[9].CLK
PiLC_CLK => PiLC_Time_ealt3[10].CLK
PiLC_CLK => PiLC_Time_ealt3[11].CLK
PiLC_CLK => PiLC_Time_ealt3[12].CLK
PiLC_CLK => PiLC_Time_ealt3[13].CLK
PiLC_CLK => PiLC_Time_ealt3[14].CLK
PiLC_CLK => PiLC_Time_ealt3[15].CLK
PiLC_CLK => PiLC_Time_ealt3[16].CLK
PiLC_CLK => PiLC_Time_ealt3[17].CLK
PiLC_CLK => PiLC_Time_ealt3[18].CLK
PiLC_CLK => PiLC_Time_ealt3[19].CLK
PiLC_CLK => PiLC_Time_ealt3[20].CLK
PiLC_CLK => PiLC_Time_ealt3[21].CLK
PiLC_CLK => PiLC_Time_ealt3[22].CLK
PiLC_CLK => PiLC_Time_ealt3[23].CLK
PiLC_CLK => PiLC_Time_ealt3[24].CLK
PiLC_CLK => PiLC_Time_ealt3[25].CLK
PiLC_CLK => PiLC_Time_ealt3[26].CLK
PiLC_CLK => PiLC_Time_ealt3[27].CLK
PiLC_CLK => PiLC_Time_ealt3[28].CLK
PiLC_CLK => PiLC_Time_ealt3[29].CLK
PiLC_CLK => PiLC_Time_ealt3[30].CLK
PiLC_CLK => PiLC_Time_ealt3[31].CLK
PiLC_CLK => PiLC_Time_ealt2[0].CLK
PiLC_CLK => PiLC_Time_ealt2[1].CLK
PiLC_CLK => PiLC_Time_ealt2[2].CLK
PiLC_CLK => PiLC_Time_ealt2[3].CLK
PiLC_CLK => PiLC_Time_ealt2[4].CLK
PiLC_CLK => PiLC_Time_ealt2[5].CLK
PiLC_CLK => PiLC_Time_ealt2[6].CLK
PiLC_CLK => PiLC_Time_ealt2[7].CLK
PiLC_CLK => PiLC_Time_ealt2[8].CLK
PiLC_CLK => PiLC_Time_ealt2[9].CLK
PiLC_CLK => PiLC_Time_ealt2[10].CLK
PiLC_CLK => PiLC_Time_ealt2[11].CLK
PiLC_CLK => PiLC_Time_ealt2[12].CLK
PiLC_CLK => PiLC_Time_ealt2[13].CLK
PiLC_CLK => PiLC_Time_ealt2[14].CLK
PiLC_CLK => PiLC_Time_ealt2[15].CLK
PiLC_CLK => PiLC_Time_ealt2[16].CLK
PiLC_CLK => PiLC_Time_ealt2[17].CLK
PiLC_CLK => PiLC_Time_ealt2[18].CLK
PiLC_CLK => PiLC_Time_ealt2[19].CLK
PiLC_CLK => PiLC_Time_ealt2[20].CLK
PiLC_CLK => PiLC_Time_ealt2[21].CLK
PiLC_CLK => PiLC_Time_ealt2[22].CLK
PiLC_CLK => PiLC_Time_ealt2[23].CLK
PiLC_CLK => PiLC_Time_ealt2[24].CLK
PiLC_CLK => PiLC_Time_ealt2[25].CLK
PiLC_CLK => PiLC_Time_ealt2[26].CLK
PiLC_CLK => PiLC_Time_ealt2[27].CLK
PiLC_CLK => PiLC_Time_ealt2[28].CLK
PiLC_CLK => PiLC_Time_ealt2[29].CLK
PiLC_CLK => PiLC_Time_ealt2[30].CLK
PiLC_CLK => PiLC_Time_ealt2[31].CLK
PiLC_CLK => PiLC_Time_ealt[0].CLK
PiLC_CLK => PiLC_Time_ealt[1].CLK
PiLC_CLK => PiLC_Time_ealt[2].CLK
PiLC_CLK => PiLC_Time_ealt[3].CLK
PiLC_CLK => PiLC_Time_ealt[4].CLK
PiLC_CLK => PiLC_Time_ealt[5].CLK
PiLC_CLK => PiLC_Time_ealt[6].CLK
PiLC_CLK => PiLC_Time_ealt[7].CLK
PiLC_CLK => PiLC_Time_ealt[8].CLK
PiLC_CLK => PiLC_Time_ealt[9].CLK
PiLC_CLK => PiLC_Time_ealt[10].CLK
PiLC_CLK => PiLC_Time_ealt[11].CLK
PiLC_CLK => PiLC_Time_ealt[12].CLK
PiLC_CLK => PiLC_Time_ealt[13].CLK
PiLC_CLK => PiLC_Time_ealt[14].CLK
PiLC_CLK => PiLC_Time_ealt[15].CLK
PiLC_CLK => PiLC_Time_ealt[16].CLK
PiLC_CLK => PiLC_Time_ealt[17].CLK
PiLC_CLK => PiLC_Time_ealt[18].CLK
PiLC_CLK => PiLC_Time_ealt[19].CLK
PiLC_CLK => PiLC_Time_ealt[20].CLK
PiLC_CLK => PiLC_Time_ealt[21].CLK
PiLC_CLK => PiLC_Time_ealt[22].CLK
PiLC_CLK => PiLC_Time_ealt[23].CLK
PiLC_CLK => PiLC_Time_ealt[24].CLK
PiLC_CLK => PiLC_Time_ealt[25].CLK
PiLC_CLK => PiLC_Time_ealt[26].CLK
PiLC_CLK => PiLC_Time_ealt[27].CLK
PiLC_CLK => PiLC_Time_ealt[28].CLK
PiLC_CLK => PiLC_Time_ealt[29].CLK
PiLC_CLK => PiLC_Time_ealt[30].CLK
PiLC_CLK => PiLC_Time_ealt[31].CLK
PiLC_CLK => PiLC_Time_esum[0].CLK
PiLC_CLK => PiLC_Time_esum[1].CLK
PiLC_CLK => PiLC_Time_esum[2].CLK
PiLC_CLK => PiLC_Time_esum[3].CLK
PiLC_CLK => PiLC_Time_esum[4].CLK
PiLC_CLK => PiLC_Time_esum[5].CLK
PiLC_CLK => PiLC_Time_esum[6].CLK
PiLC_CLK => PiLC_Time_esum[7].CLK
PiLC_CLK => PiLC_Time_esum[8].CLK
PiLC_CLK => PiLC_Time_esum[9].CLK
PiLC_CLK => PiLC_Time_esum[10].CLK
PiLC_CLK => PiLC_Time_esum[11].CLK
PiLC_CLK => PiLC_Time_esum[12].CLK
PiLC_CLK => PiLC_Time_esum[13].CLK
PiLC_CLK => PiLC_Time_esum[14].CLK
PiLC_CLK => PiLC_Time_esum[15].CLK
PiLC_CLK => PiLC_Time_esum[16].CLK
PiLC_CLK => PiLC_Time_esum[17].CLK
PiLC_CLK => PiLC_Time_esum[18].CLK
PiLC_CLK => PiLC_Time_esum[19].CLK
PiLC_CLK => PiLC_Time_esum[20].CLK
PiLC_CLK => PiLC_Time_esum[21].CLK
PiLC_CLK => PiLC_Time_esum[22].CLK
PiLC_CLK => PiLC_Time_esum[23].CLK
PiLC_CLK => PiLC_Time_esum[24].CLK
PiLC_CLK => PiLC_Time_esum[25].CLK
PiLC_CLK => PiLC_Time_esum[26].CLK
PiLC_CLK => PiLC_Time_esum[27].CLK
PiLC_CLK => PiLC_Time_esum[28].CLK
PiLC_CLK => PiLC_Time_esum[29].CLK
PiLC_CLK => PiLC_Time_esum[30].CLK
PiLC_CLK => PiLC_Time_esum[31].CLK
PiLC_CLK => PiLC_Time_Counter[0].CLK
PiLC_CLK => PiLC_Time_Counter[1].CLK
PiLC_CLK => PiLC_Time_Counter[2].CLK
PiLC_CLK => PiLC_Time_Counter[3].CLK
PiLC_CLK => PiLC_Time_Counter[4].CLK
PiLC_CLK => PiLC_Time_Counter[5].CLK
PiLC_CLK => PiLC_Time_Counter[6].CLK
PiLC_CLK => PiLC_Time_Counter[7].CLK
PiLC_CLK => PiLC_Time_Counter[8].CLK
PiLC_CLK => PiLC_Time_Counter[9].CLK
PiLC_CLK => PiLC_Time_Counter[10].CLK
PiLC_CLK => PiLC_Time_Counter[11].CLK
PiLC_CLK => PiLC_Time_Counter[12].CLK
PiLC_CLK => PiLC_Time_Counter[13].CLK
PiLC_CLK => PiLC_Time_Counter[14].CLK
PiLC_CLK => PiLC_Time_Counter[15].CLK
PiLC_CLK => PiLC_Time_Counter[16].CLK
PiLC_CLK => PiLC_Time_Counter[17].CLK
PiLC_CLK => PiLC_Time_Counter[18].CLK
PiLC_CLK => PiLC_Time_Counter[19].CLK
PiLC_CLK => PiLC_Time_Counter[20].CLK
PiLC_CLK => PiLC_Time_Counter[21].CLK
PiLC_CLK => PiLC_Time_Counter[22].CLK
PiLC_CLK => PiLC_Time_Counter[23].CLK
PiLC_CLK => PiLC_Time_Counter[24].CLK
PiLC_CLK => PiLC_Time_Counter[25].CLK
PiLC_CLK => PiLC_Time_Counter[26].CLK
PiLC_CLK => PiLC_Time_Counter[27].CLK
PiLC_CLK => PiLC_Time_Counter[28].CLK
PiLC_CLK => PiLC_Time_Counter[29].CLK
PiLC_CLK => Spi_MISO_En_Ready.CLK
PiLC_CLK => EEPROM_EN.CLK
PiLC_CLK => NTP_Time[0].CLK
PiLC_CLK => NTP_Time[1].CLK
PiLC_CLK => NTP_Time[2].CLK
PiLC_CLK => NTP_Time[3].CLK
PiLC_CLK => NTP_Time[4].CLK
PiLC_CLK => NTP_Time[5].CLK
PiLC_CLK => NTP_Time[6].CLK
PiLC_CLK => NTP_Time[7].CLK
PiLC_CLK => NTP_Time[8].CLK
PiLC_CLK => NTP_Time[9].CLK
PiLC_CLK => NTP_Time[10].CLK
PiLC_CLK => NTP_Time[11].CLK
PiLC_CLK => NTP_Time[12].CLK
PiLC_CLK => NTP_Time[13].CLK
PiLC_CLK => NTP_Time[14].CLK
PiLC_CLK => NTP_Time[15].CLK
PiLC_CLK => NTP_Time[16].CLK
PiLC_CLK => NTP_Time[17].CLK
PiLC_CLK => NTP_Time[18].CLK
PiLC_CLK => NTP_Time[19].CLK
PiLC_CLK => NTP_Time[20].CLK
PiLC_CLK => NTP_Time[21].CLK
PiLC_CLK => NTP_Time[22].CLK
PiLC_CLK => NTP_Time[23].CLK
PiLC_CLK => NTP_Time[24].CLK
PiLC_CLK => NTP_Time[25].CLK
PiLC_CLK => NTP_Time[26].CLK
PiLC_CLK => NTP_Time[27].CLK
PiLC_CLK => NTP_Time[28].CLK
PiLC_CLK => NTP_Time[29].CLK
PiLC_CLK => NTP_Start_Time[0].CLK
PiLC_CLK => NTP_Start_Time[1].CLK
PiLC_CLK => NTP_Start_Time[2].CLK
PiLC_CLK => NTP_Start_Time[3].CLK
PiLC_CLK => NTP_Start_Time[4].CLK
PiLC_CLK => NTP_Start_Time[5].CLK
PiLC_CLK => NTP_Start_Time[6].CLK
PiLC_CLK => NTP_Start_Time[7].CLK
PiLC_CLK => NTP_Start_Time[8].CLK
PiLC_CLK => NTP_Start_Time[9].CLK
PiLC_CLK => NTP_Start_Time[10].CLK
PiLC_CLK => NTP_Start_Time[11].CLK
PiLC_CLK => NTP_Start_Time[12].CLK
PiLC_CLK => NTP_Start_Time[13].CLK
PiLC_CLK => NTP_Start_Time[14].CLK
PiLC_CLK => NTP_Start_Time[15].CLK
PiLC_CLK => NTP_Start_Time[16].CLK
PiLC_CLK => NTP_Start_Time[17].CLK
PiLC_CLK => NTP_Start_Time[18].CLK
PiLC_CLK => NTP_Start_Time[19].CLK
PiLC_CLK => NTP_Start_Time[20].CLK
PiLC_CLK => NTP_Start_Time[21].CLK
PiLC_CLK => NTP_Start_Time[22].CLK
PiLC_CLK => NTP_Start_Time[23].CLK
PiLC_CLK => NTP_Start_Time[24].CLK
PiLC_CLK => NTP_Start_Time[25].CLK
PiLC_CLK => NTP_Start_Time[26].CLK
PiLC_CLK => NTP_Start_Time[27].CLK
PiLC_CLK => NTP_Start_Time[28].CLK
PiLC_CLK => NTP_Start_Time[29].CLK
PiLC_CLK => SDRAM_Read_Next_ADDR.CLK
PiLC_CLK => SDRAM_Read_ADDR_In[0].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[1].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[2].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[3].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[4].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[5].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[6].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[7].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[8].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[9].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[10].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[11].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[12].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[13].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[14].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[15].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[16].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[17].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[18].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[19].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[20].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[21].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[22].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[23].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[24].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[25].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[26].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[27].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[28].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[29].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[30].CLK
PiLC_CLK => SDRAM_Read_ADDR_In[31].CLK
PiLC_CLK => SDRAM_Read_Data_Single_Update.CLK
PiLC_CLK => IO_Event_Out~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_6[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_5[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_4[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_3[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_2[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_1[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1_0[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_9[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_8[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_7[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_6[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_5[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_4[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_3[31]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_2[31]~reg0.CLK
PiLC_CLK => SPI_Data_OUT[0].CLK
PiLC_CLK => SPI_Data_OUT[1].CLK
PiLC_CLK => SPI_Data_OUT[2].CLK
PiLC_CLK => SPI_Data_OUT[3].CLK
PiLC_CLK => SPI_Data_OUT[4].CLK
PiLC_CLK => SPI_Data_OUT[5].CLK
PiLC_CLK => SPI_Data_OUT[6].CLK
PiLC_CLK => SPI_Data_OUT[7].CLK
PiLC_CLK => SPI_Data_OUT[8].CLK
PiLC_CLK => SPI_Data_OUT[9].CLK
PiLC_CLK => SPI_Data_OUT[10].CLK
PiLC_CLK => SPI_Data_OUT[11].CLK
PiLC_CLK => SPI_Data_OUT[12].CLK
PiLC_CLK => SPI_Data_OUT[13].CLK
PiLC_CLK => SPI_Data_OUT[14].CLK
PiLC_CLK => SPI_Data_OUT[15].CLK
PiLC_CLK => SPI_Data_OUT[16].CLK
PiLC_CLK => SPI_Data_OUT[17].CLK
PiLC_CLK => SPI_Data_OUT[18].CLK
PiLC_CLK => SPI_Data_OUT[19].CLK
PiLC_CLK => SPI_Data_OUT[20].CLK
PiLC_CLK => SPI_Data_OUT[21].CLK
PiLC_CLK => SPI_Data_OUT[22].CLK
PiLC_CLK => SPI_Data_OUT[23].CLK
PiLC_CLK => SPI_Data_OUT[24].CLK
PiLC_CLK => SPI_Data_OUT[25].CLK
PiLC_CLK => SPI_Data_OUT[26].CLK
PiLC_CLK => SPI_Data_OUT[27].CLK
PiLC_CLK => SPI_Data_OUT[28].CLK
PiLC_CLK => SPI_Data_OUT[29].CLK
PiLC_CLK => SPI_Data_OUT[30].CLK
PiLC_CLK => SPI_Data_OUT[31].CLK
PiLC_CLK => Data_from_RPi_1[0]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[1]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[2]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[3]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[4]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[5]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[6]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[7]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[8]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[9]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[10]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[11]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[12]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[13]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[14]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[15]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[16]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[17]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[18]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[19]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[20]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[21]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[22]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[23]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[24]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[25]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[26]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[27]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[28]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[29]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[30]~reg0.CLK
PiLC_CLK => Data_from_RPi_1[31]~reg0.CLK
PiLC_CLK => Data_Ready.CLK
PiLC_CLK => SPI_Data_In[0].CLK
PiLC_CLK => SPI_Data_In[1].CLK
PiLC_CLK => SPI_Data_In[2].CLK
PiLC_CLK => SPI_Data_In[3].CLK
PiLC_CLK => SPI_Data_In[4].CLK
PiLC_CLK => SPI_Data_In[5].CLK
PiLC_CLK => SPI_Data_In[6].CLK
PiLC_CLK => SPI_Data_In[7].CLK
PiLC_CLK => SPI_Data_In[8].CLK
PiLC_CLK => SPI_Data_In[9].CLK
PiLC_CLK => SPI_Data_In[10].CLK
PiLC_CLK => SPI_Data_In[11].CLK
PiLC_CLK => SPI_Data_In[12].CLK
PiLC_CLK => SPI_Data_In[13].CLK
PiLC_CLK => SPI_Data_In[14].CLK
PiLC_CLK => SPI_Data_In[15].CLK
PiLC_CLK => SPI_Data_In[16].CLK
PiLC_CLK => SPI_Data_In[17].CLK
PiLC_CLK => SPI_Data_In[18].CLK
PiLC_CLK => SPI_Data_In[19].CLK
PiLC_CLK => SPI_Data_In[20].CLK
PiLC_CLK => SPI_Data_In[21].CLK
PiLC_CLK => SPI_Data_In[22].CLK
PiLC_CLK => SPI_Data_In[23].CLK
PiLC_CLK => SPI_Data_In[24].CLK
PiLC_CLK => SPI_Data_In[25].CLK
PiLC_CLK => SPI_Data_In[26].CLK
PiLC_CLK => SPI_Data_In[27].CLK
PiLC_CLK => SPI_Data_In[28].CLK
PiLC_CLK => SPI_Data_In[29].CLK
PiLC_CLK => SPI_Data_In[30].CLK
PiLC_CLK => SPI_Data_In[31].CLK
PiLC_CLK => Burst_loop.CLK
PiLC_CLK => lfsr_q[0].CLK
PiLC_CLK => lfsr_q[1].CLK
PiLC_CLK => lfsr_q[2].CLK
PiLC_CLK => lfsr_q[3].CLK
PiLC_CLK => lfsr_q[4].CLK
PiLC_CLK => lfsr_q[5].CLK
PiLC_CLK => lfsr_q[6].CLK
PiLC_CLK => lfsr_q[7].CLK
PiLC_CLK => lfsr_c[0].CLK
PiLC_CLK => lfsr_c[1].CLK
PiLC_CLK => lfsr_c[2].CLK
PiLC_CLK => lfsr_c[3].CLK
PiLC_CLK => lfsr_c[4].CLK
PiLC_CLK => lfsr_c[5].CLK
PiLC_CLK => lfsr_c[6].CLK
PiLC_CLK => lfsr_c[7].CLK
PiLC_CLK => CRC_Data[0].CLK
PiLC_CLK => CRC_Data[1].CLK
PiLC_CLK => CRC_Data[2].CLK
PiLC_CLK => CRC_Data[3].CLK
PiLC_CLK => CRC_Data[4].CLK
PiLC_CLK => CRC_Data[5].CLK
PiLC_CLK => CRC_Data[6].CLK
PiLC_CLK => CRC_Data[7].CLK
PiLC_CLK => CRC_Data[8].CLK
PiLC_CLK => CRC_Data[9].CLK
PiLC_CLK => CRC_Data[10].CLK
PiLC_CLK => CRC_Data[11].CLK
PiLC_CLK => CRC_Data[12].CLK
PiLC_CLK => CRC_Data[13].CLK
PiLC_CLK => CRC_Data[14].CLK
PiLC_CLK => CRC_Data[15].CLK
PiLC_CLK => CRC_Data[16].CLK
PiLC_CLK => CRC_Data[17].CLK
PiLC_CLK => CRC_Data[18].CLK
PiLC_CLK => CRC_Data[19].CLK
PiLC_CLK => CRC_Data[20].CLK
PiLC_CLK => CRC_Data[21].CLK
PiLC_CLK => CRC_Data[22].CLK
PiLC_CLK => CRC_Data[23].CLK
PiLC_CLK => CRC_Data[24].CLK
PiLC_CLK => CRC_Data[25].CLK
PiLC_CLK => CRC_Data[26].CLK
PiLC_CLK => CRC_Data[27].CLK
PiLC_CLK => CRC_Data[28].CLK
PiLC_CLK => CRC_Data[29].CLK
PiLC_CLK => CRC_Data[30].CLK
PiLC_CLK => CRC_Data[31].CLK
PiLC_CLK => CRC_Data[32].CLK
PiLC_CLK => CRC_Data[33].CLK
PiLC_CLK => CRC_Data[34].CLK
PiLC_CLK => CRC_Data[35].CLK
PiLC_CLK => CRC_Data[36].CLK
PiLC_CLK => CRC_Data[37].CLK
PiLC_CLK => CRC_Data[38].CLK
PiLC_CLK => CRC_Data[39].CLK
PiLC_CLK => Spi_CLK_Burst.CLK
PiLC_CLK => Spi_MISO_En.CLK
PiLC_CLK => Burst_FiFO_EN.CLK
PiLC_CLK => Burst_EN.CLK
PiLC_CLK => Write_EN.CLK
PiLC_CLK => RW_Data[0].CLK
PiLC_CLK => RW_Data[1].CLK
PiLC_CLK => RW_Data[2].CLK
PiLC_CLK => RW_Data[3].CLK
PiLC_CLK => RW_Data[4].CLK
PiLC_CLK => RW_Data[5].CLK
PiLC_CLK => RW_Data[6].CLK
PiLC_CLK => RW_Data[7].CLK
PiLC_CLK => SPI_Data_In_Buffer[0].CLK
PiLC_CLK => SPI_Data_In_Buffer[1].CLK
PiLC_CLK => SPI_Data_In_Buffer[2].CLK
PiLC_CLK => SPI_Data_In_Buffer[3].CLK
PiLC_CLK => SPI_Data_In_Buffer[4].CLK
PiLC_CLK => SPI_Data_In_Buffer[5].CLK
PiLC_CLK => SPI_Data_In_Buffer[6].CLK
PiLC_CLK => SPI_Data_In_Buffer[7].CLK
PiLC_CLK => SPI_Data_In_Buffer[8].CLK
PiLC_CLK => SPI_Data_In_Buffer[9].CLK
PiLC_CLK => SPI_Data_In_Buffer[10].CLK
PiLC_CLK => SPI_Data_In_Buffer[11].CLK
PiLC_CLK => SPI_Data_In_Buffer[12].CLK
PiLC_CLK => SPI_Data_In_Buffer[13].CLK
PiLC_CLK => SPI_Data_In_Buffer[14].CLK
PiLC_CLK => SPI_Data_In_Buffer[15].CLK
PiLC_CLK => SPI_Data_In_Buffer[16].CLK
PiLC_CLK => SPI_Data_In_Buffer[17].CLK
PiLC_CLK => SPI_Data_In_Buffer[18].CLK
PiLC_CLK => SPI_Data_In_Buffer[19].CLK
PiLC_CLK => SPI_Data_In_Buffer[20].CLK
PiLC_CLK => SPI_Data_In_Buffer[21].CLK
PiLC_CLK => SPI_Data_In_Buffer[22].CLK
PiLC_CLK => SPI_Data_In_Buffer[23].CLK
PiLC_CLK => SPI_Data_In_Buffer[24].CLK
PiLC_CLK => SPI_Data_In_Buffer[25].CLK
PiLC_CLK => SPI_Data_In_Buffer[26].CLK
PiLC_CLK => SPI_Data_In_Buffer[27].CLK
PiLC_CLK => SPI_Data_In_Buffer[28].CLK
PiLC_CLK => SPI_Data_In_Buffer[29].CLK
PiLC_CLK => SPI_Data_In_Buffer[30].CLK
PiLC_CLK => SPI_Data_In_Buffer[31].CLK
PiLC_CLK => Adr_Ready.CLK
PiLC_CLK => Adr_Data[0].CLK
PiLC_CLK => Adr_Data[1].CLK
PiLC_CLK => Adr_Data[2].CLK
PiLC_CLK => Adr_Data[3].CLK
PiLC_CLK => Adr_Data[4].CLK
PiLC_CLK => Adr_Data[5].CLK
PiLC_CLK => Adr_Data[6].CLK
PiLC_CLK => Adr_Data[7].CLK
PiLC_CLK => CRC_counter_Fin.CLK
PiLC_CLK => CRC_counter_Ready.CLK
PiLC_CLK => Data_counter_Ready.CLK
PiLC_CLK => Adr_Data_counter_Fin.CLK
PiLC_CLK => Spi_Adr_Data_Fin.CLK
PiLC_CLK => Data_buffer[0].CLK
PiLC_CLK => Data_buffer[1].CLK
PiLC_CLK => Data_buffer[2].CLK
PiLC_CLK => Data_buffer[3].CLK
PiLC_CLK => Data_buffer[4].CLK
PiLC_CLK => Data_buffer[5].CLK
PiLC_CLK => Data_buffer[6].CLK
PiLC_CLK => Data_buffer[7].CLK
PiLC_CLK => Data_buffer[8].CLK
PiLC_CLK => Data_buffer[9].CLK
PiLC_CLK => Data_buffer[10].CLK
PiLC_CLK => Data_buffer[11].CLK
PiLC_CLK => Data_buffer[12].CLK
PiLC_CLK => Data_buffer[13].CLK
PiLC_CLK => Data_buffer[14].CLK
PiLC_CLK => Data_buffer[15].CLK
PiLC_CLK => Data_buffer[16].CLK
PiLC_CLK => Data_buffer[17].CLK
PiLC_CLK => Data_buffer[18].CLK
PiLC_CLK => Data_buffer[19].CLK
PiLC_CLK => Data_buffer[20].CLK
PiLC_CLK => Data_buffer[21].CLK
PiLC_CLK => Data_buffer[22].CLK
PiLC_CLK => Data_buffer[23].CLK
PiLC_CLK => Data_buffer[24].CLK
PiLC_CLK => Data_buffer[25].CLK
PiLC_CLK => Data_buffer[26].CLK
PiLC_CLK => Data_buffer[27].CLK
PiLC_CLK => Data_buffer[28].CLK
PiLC_CLK => Data_buffer[29].CLK
PiLC_CLK => Data_buffer[30].CLK
PiLC_CLK => Data_buffer[31].CLK
PiLC_CLK => Spi_CLK_counter_sr[0].CLK
PiLC_CLK => Spi_CLK_counter_sr[1].CLK
PiLC_CLK => Burst_Data[0].CLK
PiLC_CLK => Burst_Data[1].CLK
PiLC_CLK => Burst_Data[2].CLK
PiLC_CLK => Burst_Data[3].CLK
PiLC_CLK => Burst_Data[4].CLK
PiLC_CLK => Burst_Data[5].CLK
PiLC_CLK => Burst_FiFO_Counter[0].CLK
PiLC_CLK => Burst_FiFO_Counter[1].CLK
PiLC_CLK => Burst_FiFO_Counter[2].CLK
PiLC_CLK => SDRAM_Read~9.DATAIN
PiLC_CLK => SDRAM_Write~7.DATAIN
PiLC_CLK => PiLC_Time_Flow~9.DATAIN
PiLC_CLK => State_counter~12.DATAIN
SDRAM_CLK => SDRAM_CONTROL:DRAM.PI_DRAM_CLK
SPI_CLK => Spi_CLK_counter_sr[0].DATAIN
SPI_CLK => Spi_CLK_counter[0].CLK
SPI_CLK => Spi_CLK_counter[1].CLK
SPI_CLK => Spi_CLK_counter[2].CLK
SPI_CLK => Spi_CLK_counter[3].CLK
SPI_CLK => Spi_CLK_counter[4].CLK
SPI_CLK => Spi_CLK_counter[5].CLK
SPI_CLK => Spi_CLK_counter[6].CLK
SPI_CLK => SPI_Data_buffer[0].CLK
SPI_CLK => SPI_Data_buffer[1].CLK
SPI_CLK => SPI_Data_buffer[2].CLK
SPI_CLK => SPI_Data_buffer[3].CLK
SPI_CLK => SPI_Data_buffer[4].CLK
SPI_CLK => SPI_Data_buffer[5].CLK
SPI_CLK => SPI_Data_buffer[6].CLK
SPI_CLK => SPI_Data_buffer[7].CLK
SPI_CLK => SPI_Data_buffer[8].CLK
SPI_CLK => SPI_Data_buffer[9].CLK
SPI_CLK => SPI_Data_buffer[10].CLK
SPI_CLK => SPI_Data_buffer[11].CLK
SPI_CLK => SPI_Data_buffer[12].CLK
SPI_CLK => SPI_Data_buffer[13].CLK
SPI_CLK => SPI_Data_buffer[14].CLK
SPI_CLK => SPI_Data_buffer[15].CLK
SPI_CLK => SPI_Data_buffer[16].CLK
SPI_CLK => SPI_Data_buffer[17].CLK
SPI_CLK => SPI_Data_buffer[18].CLK
SPI_CLK => SPI_Data_buffer[19].CLK
SPI_CLK => SPI_Data_buffer[20].CLK
SPI_CLK => SPI_Data_buffer[21].CLK
SPI_CLK => SPI_Data_buffer[22].CLK
SPI_CLK => SPI_Data_buffer[23].CLK
SPI_CLK => SPI_Data_buffer[24].CLK
SPI_CLK => SPI_Data_buffer[25].CLK
SPI_CLK => SPI_Data_buffer[26].CLK
SPI_CLK => SPI_Data_buffer[27].CLK
SPI_CLK => SPI_Data_buffer[28].CLK
SPI_CLK => SPI_Data_buffer[29].CLK
SPI_CLK => SPI_Data_buffer[30].CLK
SPI_CLK => SPI_Data_buffer[31].CLK
SPI_CLK => SPI_Data_MISO[0].CLK
SPI_CLK => SPI_Data_MISO[1].CLK
SPI_CLK => SPI_Data_MISO[2].CLK
SPI_CLK => SPI_Data_MISO[3].CLK
SPI_CLK => SPI_Data_MISO[4].CLK
SPI_CLK => SPI_Data_MISO[5].CLK
SPI_CLK => SPI_Data_MISO[6].CLK
SPI_CLK => SPI_Data_MISO[7].CLK
SPI_CLK => SPI_Data_MISO[8].CLK
SPI_CLK => SPI_Data_MISO[9].CLK
SPI_CLK => SPI_Data_MISO[10].CLK
SPI_CLK => SPI_Data_MISO[11].CLK
SPI_CLK => SPI_Data_MISO[12].CLK
SPI_CLK => SPI_Data_MISO[13].CLK
SPI_CLK => SPI_Data_MISO[14].CLK
SPI_CLK => SPI_Data_MISO[15].CLK
SPI_CLK => SPI_Data_MISO[16].CLK
SPI_CLK => SPI_Data_MISO[17].CLK
SPI_CLK => SPI_Data_MISO[18].CLK
SPI_CLK => SPI_Data_MISO[19].CLK
SPI_CLK => SPI_Data_MISO[20].CLK
SPI_CLK => SPI_Data_MISO[21].CLK
SPI_CLK => SPI_Data_MISO[22].CLK
SPI_CLK => SPI_Data_MISO[23].CLK
SPI_CLK => SPI_Data_MISO[24].CLK
SPI_CLK => SPI_Data_MISO[25].CLK
SPI_CLK => SPI_Data_MISO[26].CLK
SPI_CLK => SPI_Data_MISO[27].CLK
SPI_CLK => SPI_Data_MISO[28].CLK
SPI_CLK => SPI_Data_MISO[29].CLK
SPI_CLK => SPI_Data_MISO[30].CLK
SPI_CLK => SPI_Data_MISO[31].CLK
SPI_CLK => EPCS_DCLK.DATAIN
SPI_MOSI => EPCS_DATAIN.DATAIN
SPI_MOSI => SPI_Data_buffer[0].DATAIN
SPI_EN => IO_Event_Out.OUTPUTSELECT
SPI_EN => process_4.IN1
SPI_EN => Spi_MISO_En_Ready.ACLR
SPI_EN => EEPROM_EN.ACLR
SPI_EN => SPI_Data_OUT[0].ACLR
SPI_EN => SPI_Data_OUT[1].ACLR
SPI_EN => SPI_Data_OUT[2].ACLR
SPI_EN => SPI_Data_OUT[3].ACLR
SPI_EN => SPI_Data_OUT[4].ACLR
SPI_EN => SPI_Data_OUT[5].ACLR
SPI_EN => SPI_Data_OUT[6].ACLR
SPI_EN => SPI_Data_OUT[7].ACLR
SPI_EN => SPI_Data_OUT[8].ACLR
SPI_EN => SPI_Data_OUT[9].ACLR
SPI_EN => SPI_Data_OUT[10].ACLR
SPI_EN => SPI_Data_OUT[11].ACLR
SPI_EN => SPI_Data_OUT[12].ACLR
SPI_EN => SPI_Data_OUT[13].ACLR
SPI_EN => SPI_Data_OUT[14].ACLR
SPI_EN => SPI_Data_OUT[15].ACLR
SPI_EN => SPI_Data_OUT[16].ACLR
SPI_EN => SPI_Data_OUT[17].ACLR
SPI_EN => SPI_Data_OUT[18].ACLR
SPI_EN => SPI_Data_OUT[19].ACLR
SPI_EN => SPI_Data_OUT[20].ACLR
SPI_EN => SPI_Data_OUT[21].ACLR
SPI_EN => SPI_Data_OUT[22].ACLR
SPI_EN => SPI_Data_OUT[23].ACLR
SPI_EN => SPI_Data_OUT[24].ACLR
SPI_EN => SPI_Data_OUT[25].ACLR
SPI_EN => SPI_Data_OUT[26].ACLR
SPI_EN => SPI_Data_OUT[27].ACLR
SPI_EN => SPI_Data_OUT[28].ACLR
SPI_EN => SPI_Data_OUT[29].ACLR
SPI_EN => SPI_Data_OUT[30].ACLR
SPI_EN => SPI_Data_OUT[31].ACLR
SPI_EN => Data_Ready.ACLR
SPI_EN => Burst_loop.ACLR
SPI_EN => lfsr_c[0].ACLR
SPI_EN => lfsr_c[1].ACLR
SPI_EN => lfsr_c[2].ACLR
SPI_EN => lfsr_c[3].ACLR
SPI_EN => lfsr_c[4].ACLR
SPI_EN => lfsr_c[5].ACLR
SPI_EN => lfsr_c[6].ACLR
SPI_EN => lfsr_c[7].ACLR
SPI_EN => CRC_Data[0].ACLR
SPI_EN => CRC_Data[1].ACLR
SPI_EN => CRC_Data[2].ACLR
SPI_EN => CRC_Data[3].ACLR
SPI_EN => CRC_Data[4].ACLR
SPI_EN => CRC_Data[5].ACLR
SPI_EN => CRC_Data[6].ACLR
SPI_EN => CRC_Data[7].ACLR
SPI_EN => CRC_Data[8].ACLR
SPI_EN => CRC_Data[9].ACLR
SPI_EN => CRC_Data[10].ACLR
SPI_EN => CRC_Data[11].ACLR
SPI_EN => CRC_Data[12].ACLR
SPI_EN => CRC_Data[13].ACLR
SPI_EN => CRC_Data[14].ACLR
SPI_EN => CRC_Data[15].ACLR
SPI_EN => CRC_Data[16].ACLR
SPI_EN => CRC_Data[17].ACLR
SPI_EN => CRC_Data[18].ACLR
SPI_EN => CRC_Data[19].ACLR
SPI_EN => CRC_Data[20].ACLR
SPI_EN => CRC_Data[21].ACLR
SPI_EN => CRC_Data[22].ACLR
SPI_EN => CRC_Data[23].ACLR
SPI_EN => CRC_Data[24].ACLR
SPI_EN => CRC_Data[25].ACLR
SPI_EN => CRC_Data[26].ACLR
SPI_EN => CRC_Data[27].ACLR
SPI_EN => CRC_Data[28].ACLR
SPI_EN => CRC_Data[29].ACLR
SPI_EN => CRC_Data[30].ACLR
SPI_EN => CRC_Data[31].ACLR
SPI_EN => CRC_Data[32].ACLR
SPI_EN => CRC_Data[33].ACLR
SPI_EN => CRC_Data[34].ACLR
SPI_EN => CRC_Data[35].ACLR
SPI_EN => CRC_Data[36].ACLR
SPI_EN => CRC_Data[37].ACLR
SPI_EN => CRC_Data[38].ACLR
SPI_EN => CRC_Data[39].ACLR
SPI_EN => Burst_FiFO_EN.ACLR
SPI_EN => Burst_EN.ACLR
SPI_EN => Write_EN.ACLR
SPI_EN => Adr_Ready.ACLR
SPI_EN => Adr_Data[0].ACLR
SPI_EN => Adr_Data[1].ACLR
SPI_EN => Adr_Data[2].ACLR
SPI_EN => Adr_Data[3].ACLR
SPI_EN => Adr_Data[4].ACLR
SPI_EN => Adr_Data[5].ACLR
SPI_EN => Adr_Data[6].ACLR
SPI_EN => Adr_Data[7].ACLR
SPI_EN => CRC_counter_Fin.ACLR
SPI_EN => CRC_counter_Ready.ACLR
SPI_EN => Data_counter_Ready.ACLR
SPI_EN => Adr_Data_counter_Fin.ACLR
SPI_EN => Spi_Adr_Data_Fin.ACLR
SPI_EN => Burst_Data[0].ACLR
SPI_EN => Burst_Data[1].ACLR
SPI_EN => Burst_Data[2].ACLR
SPI_EN => Burst_Data[3].ACLR
SPI_EN => Burst_Data[4].ACLR
SPI_EN => Burst_Data[5].ACLR
SPI_EN => Burst_FiFO_Counter[0].ACLR
SPI_EN => Burst_FiFO_Counter[1].ACLR
SPI_EN => Burst_FiFO_Counter[2].ACLR
SPI_EN => Spi_CLK_counter[4].ACLR
SPI_EN => Spi_CLK_counter[6].IN1
SPI_EN => SPI_Data_buffer[0].ACLR
SPI_EN => SPI_Data_buffer[1].ACLR
SPI_EN => SPI_Data_buffer[2].ACLR
SPI_EN => SPI_Data_buffer[3].ACLR
SPI_EN => SPI_Data_buffer[4].ACLR
SPI_EN => SPI_Data_buffer[5].ACLR
SPI_EN => SPI_Data_buffer[6].ACLR
SPI_EN => SPI_Data_buffer[7].ACLR
SPI_EN => SPI_Data_buffer[8].ACLR
SPI_EN => SPI_Data_buffer[9].ACLR
SPI_EN => SPI_Data_buffer[10].ACLR
SPI_EN => SPI_Data_buffer[11].ACLR
SPI_EN => SPI_Data_buffer[12].ACLR
SPI_EN => SPI_Data_buffer[13].ACLR
SPI_EN => SPI_Data_buffer[14].ACLR
SPI_EN => SPI_Data_buffer[15].ACLR
SPI_EN => SPI_Data_buffer[16].ACLR
SPI_EN => SPI_Data_buffer[17].ACLR
SPI_EN => SPI_Data_buffer[18].ACLR
SPI_EN => SPI_Data_buffer[19].ACLR
SPI_EN => SPI_Data_buffer[20].ACLR
SPI_EN => SPI_Data_buffer[21].ACLR
SPI_EN => SPI_Data_buffer[22].ACLR
SPI_EN => SPI_Data_buffer[23].ACLR
SPI_EN => SPI_Data_buffer[24].ACLR
SPI_EN => SPI_Data_buffer[25].ACLR
SPI_EN => SPI_Data_buffer[26].ACLR
SPI_EN => SPI_Data_buffer[27].ACLR
SPI_EN => SPI_Data_buffer[28].ACLR
SPI_EN => SPI_Data_buffer[29].ACLR
SPI_EN => SPI_Data_buffer[30].ACLR
SPI_EN => SPI_Data_buffer[31].ACLR
SPI_EN => State_counter~14.DATAIN
SPI_EN => FPGA_MISO.OUTPUTSELECT
SPI_EN => process_3.IN1
SPI_EN => Spi_CLK_counter[4].IN1
SPI_EN => process_3.IN1
SPI_EN => Spi_CLK_counter[6].ENA
SPI_EN => Spi_CLK_counter[5].ENA
SPI_EN => Spi_CLK_counter[3].ENA
SPI_EN => Spi_CLK_counter[2].ENA
SPI_EN => Spi_CLK_counter[1].ENA
SPI_EN => Spi_CLK_counter[0].ENA
SPI_EN => IO_Status_Register_buffer[0].ENA
SPI_EN => IO_Status_Register_buffer[1].ENA
SPI_EN => IO_Status_Register_buffer[2].ENA
SPI_EN => IO_Status_Register_buffer[3].ENA
SPI_EN => IO_Status_Register_buffer[4].ENA
SPI_EN => IO_Status_Register_buffer[5].ENA
SPI_EN => IO_Status_Register_buffer[6].ENA
SPI_EN => IO_Status_Register_buffer[7].ENA
SPI_EN => IO_Status_Register_buffer[8].ENA
SPI_EN => IO_Status_Register_buffer[9].ENA
SPI_EN => IO_Status_Register_buffer[10].ENA
SPI_EN => IO_Status_Register_buffer[11].ENA
SPI_EN => IO_Status_Register_buffer[12].ENA
SPI_EN => IO_Status_Register_buffer[13].ENA
SPI_EN => IO_Status_Register_buffer[14].ENA
SPI_EN => IO_Status_Register_buffer[15].ENA
SPI_EN => IO_Status_counter[0].ENA
SPI_EN => IO_Status_counter[1].ENA
SPI_EN => IO_Status_counter[2].ENA
SPI_EN => IO_Status_counter[3].ENA
SPI_EN => IO_Status_counter[4].ENA
SPI_EN => IO_Status_counter[5].ENA
SPI_EN => IO_Status_counter[6].ENA
SPI_EN => IO_Status_counter[7].ENA
SPI_EN => IO_Status_counter[8].ENA
SPI_EN => IO_Status_counter[9].ENA
SPI_EN => IO_Status_counter[10].ENA
SPI_EN => IO_Status_counter[11].ENA
SPI_EN => IO_Status_counter[12].ENA
SPI_EN => IO_Status_counter[13].ENA
SPI_EN => IO_Status_counter[14].ENA
SPI_EN => IO_Status_counter[15].ENA
SPI_EN => IO_Status_counter[16].ENA
SPI_EN => IO_Status_counter[17].ENA
SPI_EN => IO_Status_counter[18].ENA
SPI_EN => IO_Status_counter[19].ENA
SPI_EN => IO_Status_counter[20].ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
EPCS_DCLK <= SPI_CLK.DB_MAX_OUTPUT_PORT_TYPE
EPCS_DATAIN <= SPI_MOSI.DB_MAX_OUTPUT_PORT_TYPE
EPCS_NSCO <= EEPROM_EN.DB_MAX_OUTPUT_PORT_TYPE
EPCS_DATAOUT => SPI_MISO.DATAB
IO_Event_Out <= IO_Event_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Event_Out[0] <= Event_In[0].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[1] <= Event_In[1].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[2] <= Event_In[2].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[3] <= Event_In[3].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[4] <= Event_In[4].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[5] <= Event_In[5].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[6] <= Event_In[6].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[7] <= Event_In[7].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[8] <= Event_In[8].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[9] <= Event_In[9].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[10] <= Event_In[10].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[11] <= Event_In[11].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[12] <= Event_In[12].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[13] <= Event_In[13].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[14] <= Event_In[14].DB_MAX_OUTPUT_PORT_TYPE
Event_Out[15] <= Event_In[15].DB_MAX_OUTPUT_PORT_TYPE
Event_In[0] => Event_Out[0].DATAIN
Event_In[1] => Event_Out[1].DATAIN
Event_In[2] => Event_Out[2].DATAIN
Event_In[3] => Event_Out[3].DATAIN
Event_In[4] => Event_Out[4].DATAIN
Event_In[5] => Event_Out[5].DATAIN
Event_In[6] => Event_Out[6].DATAIN
Event_In[7] => Event_Out[7].DATAIN
Event_In[8] => Event_Out[8].DATAIN
Event_In[9] => Event_Out[9].DATAIN
Event_In[10] => Event_Out[10].DATAIN
Event_In[11] => Event_Out[11].DATAIN
Event_In[12] => Event_Out[12].DATAIN
Event_In[13] => Event_Out[13].DATAIN
Event_In[14] => Event_Out[14].DATAIN
Event_In[15] => Event_Out[15].DATAIN
IO_1_Ex <> inout_unit:IO1.Ex
IO_2_Ex <> inout_unit:IO2.Ex
IO_3_Ex <> inout_unit:IO3.Ex
IO_4_Ex <> inout_unit:IO4.Ex
IO_5_Ex <> inout_unit:IO5.Ex
IO_6_Ex <> inout_unit:IO6.Ex
IO_7_Ex <> inout_unit:IO7.Ex
IO_8_Ex <> inout_unit:IO8.Ex
IO_9_Ex <> inout_unit:IO9.Ex
IO_10_Ex <> inout_unit:IO10.Ex
IO_11_Ex <> inout_unit:IO11.Ex
IO_12_Ex <> inout_unit:IO12.Ex
IO_13_Ex <> inout_unit:IO13.Ex
IO_14_Ex <> inout_unit:IO14.Ex
IO_15_Ex <> inout_unit:IO15.Ex
IO_16_Ex <> inout_unit:IO16.Ex
IO_1 <> inout_unit:IO1.Int
DDR_1 => Mux73.IN228
DDR_1 => inout_unit:IO1.Input
Data_from_RPi_1[0] <= Data_from_RPi_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[1] <= Data_from_RPi_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[2] <= Data_from_RPi_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[3] <= Data_from_RPi_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[4] <= Data_from_RPi_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[5] <= Data_from_RPi_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[6] <= Data_from_RPi_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[7] <= Data_from_RPi_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[8] <= Data_from_RPi_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[9] <= Data_from_RPi_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[10] <= Data_from_RPi_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[11] <= Data_from_RPi_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[12] <= Data_from_RPi_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[13] <= Data_from_RPi_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[14] <= Data_from_RPi_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[15] <= Data_from_RPi_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[16] <= Data_from_RPi_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[17] <= Data_from_RPi_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[18] <= Data_from_RPi_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[19] <= Data_from_RPi_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[20] <= Data_from_RPi_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[21] <= Data_from_RPi_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[22] <= Data_from_RPi_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[23] <= Data_from_RPi_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[24] <= Data_from_RPi_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[25] <= Data_from_RPi_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[26] <= Data_from_RPi_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[27] <= Data_from_RPi_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[28] <= Data_from_RPi_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[29] <= Data_from_RPi_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[30] <= Data_from_RPi_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1[31] <= Data_from_RPi_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1[0] => Mux73.IN229
Data_to_RPi_1[1] => Mux72.IN228
Data_to_RPi_1[2] => Mux71.IN228
Data_to_RPi_1[3] => Mux70.IN228
Data_to_RPi_1[4] => Mux69.IN228
Data_to_RPi_1[5] => Mux68.IN228
Data_to_RPi_1[6] => Mux67.IN228
Data_to_RPi_1[7] => Mux66.IN228
Data_to_RPi_1[8] => Mux65.IN228
Data_to_RPi_1[9] => Mux64.IN228
Data_to_RPi_1[10] => Mux63.IN228
Data_to_RPi_1[11] => Mux62.IN228
Data_to_RPi_1[12] => Mux61.IN228
Data_to_RPi_1[13] => Mux60.IN228
Data_to_RPi_1[14] => Mux59.IN228
Data_to_RPi_1[15] => Mux58.IN228
Data_to_RPi_1[16] => Mux57.IN230
Data_to_RPi_1[17] => Mux56.IN230
Data_to_RPi_1[18] => Mux55.IN230
Data_to_RPi_1[19] => Mux54.IN230
Data_to_RPi_1[20] => Mux53.IN230
Data_to_RPi_1[21] => Mux52.IN230
Data_to_RPi_1[22] => Mux51.IN231
Data_to_RPi_1[23] => Mux50.IN231
Data_to_RPi_1[24] => Mux49.IN231
Data_to_RPi_1[25] => Mux48.IN231
Data_to_RPi_1[26] => Mux47.IN231
Data_to_RPi_1[27] => Mux46.IN231
Data_to_RPi_1[28] => Mux45.IN231
Data_to_RPi_1[29] => Mux44.IN231
Data_to_RPi_1[30] => Mux43.IN232
Data_to_RPi_1[31] => Mux42.IN232
IO_2 <> inout_unit:IO2.Int
DDR_2 => Mux72.IN229
DDR_2 => inout_unit:IO2.Input
Data_from_RPi_2[0] <= Data_from_RPi_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[1] <= Data_from_RPi_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[2] <= Data_from_RPi_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[3] <= Data_from_RPi_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[4] <= Data_from_RPi_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[5] <= Data_from_RPi_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[6] <= Data_from_RPi_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[7] <= Data_from_RPi_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[8] <= Data_from_RPi_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[9] <= Data_from_RPi_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[10] <= Data_from_RPi_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[11] <= Data_from_RPi_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[12] <= Data_from_RPi_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[13] <= Data_from_RPi_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[14] <= Data_from_RPi_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[15] <= Data_from_RPi_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[16] <= Data_from_RPi_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[17] <= Data_from_RPi_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[18] <= Data_from_RPi_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[19] <= Data_from_RPi_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[20] <= Data_from_RPi_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[21] <= Data_from_RPi_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[22] <= Data_from_RPi_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[23] <= Data_from_RPi_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[24] <= Data_from_RPi_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[25] <= Data_from_RPi_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[26] <= Data_from_RPi_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[27] <= Data_from_RPi_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[28] <= Data_from_RPi_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[29] <= Data_from_RPi_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[30] <= Data_from_RPi_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_2[31] <= Data_from_RPi_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_2[0] => Mux73.IN230
Data_to_RPi_2[1] => Mux72.IN230
Data_to_RPi_2[2] => Mux71.IN229
Data_to_RPi_2[3] => Mux70.IN229
Data_to_RPi_2[4] => Mux69.IN229
Data_to_RPi_2[5] => Mux68.IN229
Data_to_RPi_2[6] => Mux67.IN229
Data_to_RPi_2[7] => Mux66.IN229
Data_to_RPi_2[8] => Mux65.IN229
Data_to_RPi_2[9] => Mux64.IN229
Data_to_RPi_2[10] => Mux63.IN229
Data_to_RPi_2[11] => Mux62.IN229
Data_to_RPi_2[12] => Mux61.IN229
Data_to_RPi_2[13] => Mux60.IN229
Data_to_RPi_2[14] => Mux59.IN229
Data_to_RPi_2[15] => Mux58.IN229
Data_to_RPi_2[16] => Mux57.IN231
Data_to_RPi_2[17] => Mux56.IN231
Data_to_RPi_2[18] => Mux55.IN231
Data_to_RPi_2[19] => Mux54.IN231
Data_to_RPi_2[20] => Mux53.IN231
Data_to_RPi_2[21] => Mux52.IN231
Data_to_RPi_2[22] => Mux51.IN232
Data_to_RPi_2[23] => Mux50.IN232
Data_to_RPi_2[24] => Mux49.IN232
Data_to_RPi_2[25] => Mux48.IN232
Data_to_RPi_2[26] => Mux47.IN232
Data_to_RPi_2[27] => Mux46.IN232
Data_to_RPi_2[28] => Mux45.IN232
Data_to_RPi_2[29] => Mux44.IN232
Data_to_RPi_2[30] => Mux43.IN233
Data_to_RPi_2[31] => Mux42.IN233
IO_3 <> inout_unit:IO3.Int
DDR_3 => Mux71.IN230
DDR_3 => inout_unit:IO3.Input
Data_from_RPi_3[0] <= Data_from_RPi_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[1] <= Data_from_RPi_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[2] <= Data_from_RPi_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[3] <= Data_from_RPi_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[4] <= Data_from_RPi_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[5] <= Data_from_RPi_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[6] <= Data_from_RPi_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[7] <= Data_from_RPi_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[8] <= Data_from_RPi_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[9] <= Data_from_RPi_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[10] <= Data_from_RPi_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[11] <= Data_from_RPi_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[12] <= Data_from_RPi_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[13] <= Data_from_RPi_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[14] <= Data_from_RPi_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[15] <= Data_from_RPi_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[16] <= Data_from_RPi_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[17] <= Data_from_RPi_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[18] <= Data_from_RPi_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[19] <= Data_from_RPi_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[20] <= Data_from_RPi_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[21] <= Data_from_RPi_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[22] <= Data_from_RPi_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[23] <= Data_from_RPi_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[24] <= Data_from_RPi_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[25] <= Data_from_RPi_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[26] <= Data_from_RPi_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[27] <= Data_from_RPi_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[28] <= Data_from_RPi_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[29] <= Data_from_RPi_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[30] <= Data_from_RPi_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_3[31] <= Data_from_RPi_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_3[0] => Mux73.IN231
Data_to_RPi_3[1] => Mux72.IN231
Data_to_RPi_3[2] => Mux71.IN231
Data_to_RPi_3[3] => Mux70.IN230
Data_to_RPi_3[4] => Mux69.IN230
Data_to_RPi_3[5] => Mux68.IN230
Data_to_RPi_3[6] => Mux67.IN230
Data_to_RPi_3[7] => Mux66.IN230
Data_to_RPi_3[8] => Mux65.IN230
Data_to_RPi_3[9] => Mux64.IN230
Data_to_RPi_3[10] => Mux63.IN230
Data_to_RPi_3[11] => Mux62.IN230
Data_to_RPi_3[12] => Mux61.IN230
Data_to_RPi_3[13] => Mux60.IN230
Data_to_RPi_3[14] => Mux59.IN230
Data_to_RPi_3[15] => Mux58.IN230
Data_to_RPi_3[16] => Mux57.IN232
Data_to_RPi_3[17] => Mux56.IN232
Data_to_RPi_3[18] => Mux55.IN232
Data_to_RPi_3[19] => Mux54.IN232
Data_to_RPi_3[20] => Mux53.IN232
Data_to_RPi_3[21] => Mux52.IN232
Data_to_RPi_3[22] => Mux51.IN233
Data_to_RPi_3[23] => Mux50.IN233
Data_to_RPi_3[24] => Mux49.IN233
Data_to_RPi_3[25] => Mux48.IN233
Data_to_RPi_3[26] => Mux47.IN233
Data_to_RPi_3[27] => Mux46.IN233
Data_to_RPi_3[28] => Mux45.IN233
Data_to_RPi_3[29] => Mux44.IN233
Data_to_RPi_3[30] => Mux43.IN234
Data_to_RPi_3[31] => Mux42.IN234
IO_4 <> inout_unit:IO4.Int
DDR_4 => Mux70.IN231
DDR_4 => inout_unit:IO4.Input
Data_from_RPi_4[0] <= Data_from_RPi_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[1] <= Data_from_RPi_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[2] <= Data_from_RPi_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[3] <= Data_from_RPi_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[4] <= Data_from_RPi_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[5] <= Data_from_RPi_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[6] <= Data_from_RPi_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[7] <= Data_from_RPi_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[8] <= Data_from_RPi_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[9] <= Data_from_RPi_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[10] <= Data_from_RPi_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[11] <= Data_from_RPi_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[12] <= Data_from_RPi_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[13] <= Data_from_RPi_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[14] <= Data_from_RPi_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[15] <= Data_from_RPi_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[16] <= Data_from_RPi_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[17] <= Data_from_RPi_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[18] <= Data_from_RPi_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[19] <= Data_from_RPi_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[20] <= Data_from_RPi_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[21] <= Data_from_RPi_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[22] <= Data_from_RPi_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[23] <= Data_from_RPi_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[24] <= Data_from_RPi_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[25] <= Data_from_RPi_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[26] <= Data_from_RPi_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[27] <= Data_from_RPi_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[28] <= Data_from_RPi_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[29] <= Data_from_RPi_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[30] <= Data_from_RPi_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_4[31] <= Data_from_RPi_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_4[0] => Mux73.IN232
Data_to_RPi_4[1] => Mux72.IN232
Data_to_RPi_4[2] => Mux71.IN232
Data_to_RPi_4[3] => Mux70.IN232
Data_to_RPi_4[4] => Mux69.IN231
Data_to_RPi_4[5] => Mux68.IN231
Data_to_RPi_4[6] => Mux67.IN231
Data_to_RPi_4[7] => Mux66.IN231
Data_to_RPi_4[8] => Mux65.IN231
Data_to_RPi_4[9] => Mux64.IN231
Data_to_RPi_4[10] => Mux63.IN231
Data_to_RPi_4[11] => Mux62.IN231
Data_to_RPi_4[12] => Mux61.IN231
Data_to_RPi_4[13] => Mux60.IN231
Data_to_RPi_4[14] => Mux59.IN231
Data_to_RPi_4[15] => Mux58.IN231
Data_to_RPi_4[16] => Mux57.IN233
Data_to_RPi_4[17] => Mux56.IN233
Data_to_RPi_4[18] => Mux55.IN233
Data_to_RPi_4[19] => Mux54.IN233
Data_to_RPi_4[20] => Mux53.IN233
Data_to_RPi_4[21] => Mux52.IN233
Data_to_RPi_4[22] => Mux51.IN234
Data_to_RPi_4[23] => Mux50.IN234
Data_to_RPi_4[24] => Mux49.IN234
Data_to_RPi_4[25] => Mux48.IN234
Data_to_RPi_4[26] => Mux47.IN234
Data_to_RPi_4[27] => Mux46.IN234
Data_to_RPi_4[28] => Mux45.IN234
Data_to_RPi_4[29] => Mux44.IN234
Data_to_RPi_4[30] => Mux43.IN235
Data_to_RPi_4[31] => Mux42.IN235
IO_5 <> inout_unit:IO5.Int
DDR_5 => Mux69.IN232
DDR_5 => inout_unit:IO5.Input
Data_from_RPi_5[0] <= Data_from_RPi_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[1] <= Data_from_RPi_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[2] <= Data_from_RPi_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[3] <= Data_from_RPi_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[4] <= Data_from_RPi_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[5] <= Data_from_RPi_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[6] <= Data_from_RPi_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[7] <= Data_from_RPi_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[8] <= Data_from_RPi_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[9] <= Data_from_RPi_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[10] <= Data_from_RPi_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[11] <= Data_from_RPi_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[12] <= Data_from_RPi_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[13] <= Data_from_RPi_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[14] <= Data_from_RPi_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[15] <= Data_from_RPi_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[16] <= Data_from_RPi_5[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[17] <= Data_from_RPi_5[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[18] <= Data_from_RPi_5[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[19] <= Data_from_RPi_5[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[20] <= Data_from_RPi_5[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[21] <= Data_from_RPi_5[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[22] <= Data_from_RPi_5[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[23] <= Data_from_RPi_5[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[24] <= Data_from_RPi_5[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[25] <= Data_from_RPi_5[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[26] <= Data_from_RPi_5[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[27] <= Data_from_RPi_5[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[28] <= Data_from_RPi_5[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[29] <= Data_from_RPi_5[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[30] <= Data_from_RPi_5[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_5[31] <= Data_from_RPi_5[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_5[0] => Mux73.IN233
Data_to_RPi_5[1] => Mux72.IN233
Data_to_RPi_5[2] => Mux71.IN233
Data_to_RPi_5[3] => Mux70.IN233
Data_to_RPi_5[4] => Mux69.IN233
Data_to_RPi_5[5] => Mux68.IN232
Data_to_RPi_5[6] => Mux67.IN232
Data_to_RPi_5[7] => Mux66.IN232
Data_to_RPi_5[8] => Mux65.IN232
Data_to_RPi_5[9] => Mux64.IN232
Data_to_RPi_5[10] => Mux63.IN232
Data_to_RPi_5[11] => Mux62.IN232
Data_to_RPi_5[12] => Mux61.IN232
Data_to_RPi_5[13] => Mux60.IN232
Data_to_RPi_5[14] => Mux59.IN232
Data_to_RPi_5[15] => Mux58.IN232
Data_to_RPi_5[16] => Mux57.IN234
Data_to_RPi_5[17] => Mux56.IN234
Data_to_RPi_5[18] => Mux55.IN234
Data_to_RPi_5[19] => Mux54.IN234
Data_to_RPi_5[20] => Mux53.IN234
Data_to_RPi_5[21] => Mux52.IN234
Data_to_RPi_5[22] => Mux51.IN235
Data_to_RPi_5[23] => Mux50.IN235
Data_to_RPi_5[24] => Mux49.IN235
Data_to_RPi_5[25] => Mux48.IN235
Data_to_RPi_5[26] => Mux47.IN235
Data_to_RPi_5[27] => Mux46.IN235
Data_to_RPi_5[28] => Mux45.IN235
Data_to_RPi_5[29] => Mux44.IN235
Data_to_RPi_5[30] => Mux43.IN236
Data_to_RPi_5[31] => Mux42.IN236
IO_6 <> inout_unit:IO6.Int
DDR_6 => Mux68.IN233
DDR_6 => inout_unit:IO6.Input
Data_from_RPi_6[0] <= Data_from_RPi_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[1] <= Data_from_RPi_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[2] <= Data_from_RPi_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[3] <= Data_from_RPi_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[4] <= Data_from_RPi_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[5] <= Data_from_RPi_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[6] <= Data_from_RPi_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[7] <= Data_from_RPi_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[8] <= Data_from_RPi_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[9] <= Data_from_RPi_6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[10] <= Data_from_RPi_6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[11] <= Data_from_RPi_6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[12] <= Data_from_RPi_6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[13] <= Data_from_RPi_6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[14] <= Data_from_RPi_6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[15] <= Data_from_RPi_6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[16] <= Data_from_RPi_6[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[17] <= Data_from_RPi_6[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[18] <= Data_from_RPi_6[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[19] <= Data_from_RPi_6[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[20] <= Data_from_RPi_6[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[21] <= Data_from_RPi_6[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[22] <= Data_from_RPi_6[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[23] <= Data_from_RPi_6[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[24] <= Data_from_RPi_6[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[25] <= Data_from_RPi_6[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[26] <= Data_from_RPi_6[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[27] <= Data_from_RPi_6[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[28] <= Data_from_RPi_6[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[29] <= Data_from_RPi_6[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[30] <= Data_from_RPi_6[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_6[31] <= Data_from_RPi_6[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_6[0] => Mux73.IN234
Data_to_RPi_6[1] => Mux72.IN234
Data_to_RPi_6[2] => Mux71.IN234
Data_to_RPi_6[3] => Mux70.IN234
Data_to_RPi_6[4] => Mux69.IN234
Data_to_RPi_6[5] => Mux68.IN234
Data_to_RPi_6[6] => Mux67.IN233
Data_to_RPi_6[7] => Mux66.IN233
Data_to_RPi_6[8] => Mux65.IN233
Data_to_RPi_6[9] => Mux64.IN233
Data_to_RPi_6[10] => Mux63.IN233
Data_to_RPi_6[11] => Mux62.IN233
Data_to_RPi_6[12] => Mux61.IN233
Data_to_RPi_6[13] => Mux60.IN233
Data_to_RPi_6[14] => Mux59.IN233
Data_to_RPi_6[15] => Mux58.IN233
Data_to_RPi_6[16] => Mux57.IN235
Data_to_RPi_6[17] => Mux56.IN235
Data_to_RPi_6[18] => Mux55.IN235
Data_to_RPi_6[19] => Mux54.IN235
Data_to_RPi_6[20] => Mux53.IN235
Data_to_RPi_6[21] => Mux52.IN235
Data_to_RPi_6[22] => Mux51.IN236
Data_to_RPi_6[23] => Mux50.IN236
Data_to_RPi_6[24] => Mux49.IN236
Data_to_RPi_6[25] => Mux48.IN236
Data_to_RPi_6[26] => Mux47.IN236
Data_to_RPi_6[27] => Mux46.IN236
Data_to_RPi_6[28] => Mux45.IN236
Data_to_RPi_6[29] => Mux44.IN236
Data_to_RPi_6[30] => Mux43.IN237
Data_to_RPi_6[31] => Mux42.IN237
IO_7 <> inout_unit:IO7.Int
DDR_7 => Mux67.IN234
DDR_7 => inout_unit:IO7.Input
Data_from_RPi_7[0] <= Data_from_RPi_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[1] <= Data_from_RPi_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[2] <= Data_from_RPi_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[3] <= Data_from_RPi_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[4] <= Data_from_RPi_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[5] <= Data_from_RPi_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[6] <= Data_from_RPi_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[7] <= Data_from_RPi_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[8] <= Data_from_RPi_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[9] <= Data_from_RPi_7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[10] <= Data_from_RPi_7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[11] <= Data_from_RPi_7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[12] <= Data_from_RPi_7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[13] <= Data_from_RPi_7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[14] <= Data_from_RPi_7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[15] <= Data_from_RPi_7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[16] <= Data_from_RPi_7[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[17] <= Data_from_RPi_7[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[18] <= Data_from_RPi_7[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[19] <= Data_from_RPi_7[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[20] <= Data_from_RPi_7[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[21] <= Data_from_RPi_7[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[22] <= Data_from_RPi_7[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[23] <= Data_from_RPi_7[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[24] <= Data_from_RPi_7[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[25] <= Data_from_RPi_7[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[26] <= Data_from_RPi_7[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[27] <= Data_from_RPi_7[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[28] <= Data_from_RPi_7[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[29] <= Data_from_RPi_7[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[30] <= Data_from_RPi_7[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_7[31] <= Data_from_RPi_7[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_7[0] => Mux73.IN235
Data_to_RPi_7[1] => Mux72.IN235
Data_to_RPi_7[2] => Mux71.IN235
Data_to_RPi_7[3] => Mux70.IN235
Data_to_RPi_7[4] => Mux69.IN235
Data_to_RPi_7[5] => Mux68.IN235
Data_to_RPi_7[6] => Mux67.IN235
Data_to_RPi_7[7] => Mux66.IN234
Data_to_RPi_7[8] => Mux65.IN234
Data_to_RPi_7[9] => Mux64.IN234
Data_to_RPi_7[10] => Mux63.IN234
Data_to_RPi_7[11] => Mux62.IN234
Data_to_RPi_7[12] => Mux61.IN234
Data_to_RPi_7[13] => Mux60.IN234
Data_to_RPi_7[14] => Mux59.IN234
Data_to_RPi_7[15] => Mux58.IN234
Data_to_RPi_7[16] => Mux57.IN236
Data_to_RPi_7[17] => Mux56.IN236
Data_to_RPi_7[18] => Mux55.IN236
Data_to_RPi_7[19] => Mux54.IN236
Data_to_RPi_7[20] => Mux53.IN236
Data_to_RPi_7[21] => Mux52.IN236
Data_to_RPi_7[22] => Mux51.IN237
Data_to_RPi_7[23] => Mux50.IN237
Data_to_RPi_7[24] => Mux49.IN237
Data_to_RPi_7[25] => Mux48.IN237
Data_to_RPi_7[26] => Mux47.IN237
Data_to_RPi_7[27] => Mux46.IN237
Data_to_RPi_7[28] => Mux45.IN237
Data_to_RPi_7[29] => Mux44.IN237
Data_to_RPi_7[30] => Mux43.IN238
Data_to_RPi_7[31] => Mux42.IN238
IO_8 <> inout_unit:IO8.Int
DDR_8 => Mux66.IN235
DDR_8 => inout_unit:IO8.Input
Data_from_RPi_8[0] <= Data_from_RPi_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[1] <= Data_from_RPi_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[2] <= Data_from_RPi_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[3] <= Data_from_RPi_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[4] <= Data_from_RPi_8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[5] <= Data_from_RPi_8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[6] <= Data_from_RPi_8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[7] <= Data_from_RPi_8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[8] <= Data_from_RPi_8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[9] <= Data_from_RPi_8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[10] <= Data_from_RPi_8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[11] <= Data_from_RPi_8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[12] <= Data_from_RPi_8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[13] <= Data_from_RPi_8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[14] <= Data_from_RPi_8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[15] <= Data_from_RPi_8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[16] <= Data_from_RPi_8[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[17] <= Data_from_RPi_8[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[18] <= Data_from_RPi_8[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[19] <= Data_from_RPi_8[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[20] <= Data_from_RPi_8[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[21] <= Data_from_RPi_8[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[22] <= Data_from_RPi_8[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[23] <= Data_from_RPi_8[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[24] <= Data_from_RPi_8[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[25] <= Data_from_RPi_8[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[26] <= Data_from_RPi_8[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[27] <= Data_from_RPi_8[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[28] <= Data_from_RPi_8[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[29] <= Data_from_RPi_8[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[30] <= Data_from_RPi_8[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_8[31] <= Data_from_RPi_8[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_8[0] => Mux73.IN236
Data_to_RPi_8[1] => Mux72.IN236
Data_to_RPi_8[2] => Mux71.IN236
Data_to_RPi_8[3] => Mux70.IN236
Data_to_RPi_8[4] => Mux69.IN236
Data_to_RPi_8[5] => Mux68.IN236
Data_to_RPi_8[6] => Mux67.IN236
Data_to_RPi_8[7] => Mux66.IN236
Data_to_RPi_8[8] => Mux65.IN235
Data_to_RPi_8[9] => Mux64.IN235
Data_to_RPi_8[10] => Mux63.IN235
Data_to_RPi_8[11] => Mux62.IN235
Data_to_RPi_8[12] => Mux61.IN235
Data_to_RPi_8[13] => Mux60.IN235
Data_to_RPi_8[14] => Mux59.IN235
Data_to_RPi_8[15] => Mux58.IN235
Data_to_RPi_8[16] => Mux57.IN237
Data_to_RPi_8[17] => Mux56.IN237
Data_to_RPi_8[18] => Mux55.IN237
Data_to_RPi_8[19] => Mux54.IN237
Data_to_RPi_8[20] => Mux53.IN237
Data_to_RPi_8[21] => Mux52.IN237
Data_to_RPi_8[22] => Mux51.IN238
Data_to_RPi_8[23] => Mux50.IN238
Data_to_RPi_8[24] => Mux49.IN238
Data_to_RPi_8[25] => Mux48.IN238
Data_to_RPi_8[26] => Mux47.IN238
Data_to_RPi_8[27] => Mux46.IN238
Data_to_RPi_8[28] => Mux45.IN238
Data_to_RPi_8[29] => Mux44.IN238
Data_to_RPi_8[30] => Mux43.IN239
Data_to_RPi_8[31] => Mux42.IN239
IO_9 <> inout_unit:IO9.Int
DDR_9 => Mux65.IN236
DDR_9 => inout_unit:IO9.Input
Data_from_RPi_9[0] <= Data_from_RPi_9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[1] <= Data_from_RPi_9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[2] <= Data_from_RPi_9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[3] <= Data_from_RPi_9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[4] <= Data_from_RPi_9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[5] <= Data_from_RPi_9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[6] <= Data_from_RPi_9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[7] <= Data_from_RPi_9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[8] <= Data_from_RPi_9[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[9] <= Data_from_RPi_9[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[10] <= Data_from_RPi_9[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[11] <= Data_from_RPi_9[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[12] <= Data_from_RPi_9[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[13] <= Data_from_RPi_9[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[14] <= Data_from_RPi_9[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[15] <= Data_from_RPi_9[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[16] <= Data_from_RPi_9[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[17] <= Data_from_RPi_9[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[18] <= Data_from_RPi_9[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[19] <= Data_from_RPi_9[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[20] <= Data_from_RPi_9[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[21] <= Data_from_RPi_9[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[22] <= Data_from_RPi_9[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[23] <= Data_from_RPi_9[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[24] <= Data_from_RPi_9[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[25] <= Data_from_RPi_9[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[26] <= Data_from_RPi_9[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[27] <= Data_from_RPi_9[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[28] <= Data_from_RPi_9[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[29] <= Data_from_RPi_9[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[30] <= Data_from_RPi_9[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_9[31] <= Data_from_RPi_9[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_9[0] => Mux73.IN237
Data_to_RPi_9[1] => Mux72.IN237
Data_to_RPi_9[2] => Mux71.IN237
Data_to_RPi_9[3] => Mux70.IN237
Data_to_RPi_9[4] => Mux69.IN237
Data_to_RPi_9[5] => Mux68.IN237
Data_to_RPi_9[6] => Mux67.IN237
Data_to_RPi_9[7] => Mux66.IN237
Data_to_RPi_9[8] => Mux65.IN237
Data_to_RPi_9[9] => Mux64.IN236
Data_to_RPi_9[10] => Mux63.IN236
Data_to_RPi_9[11] => Mux62.IN236
Data_to_RPi_9[12] => Mux61.IN236
Data_to_RPi_9[13] => Mux60.IN236
Data_to_RPi_9[14] => Mux59.IN236
Data_to_RPi_9[15] => Mux58.IN236
Data_to_RPi_9[16] => Mux57.IN238
Data_to_RPi_9[17] => Mux56.IN238
Data_to_RPi_9[18] => Mux55.IN238
Data_to_RPi_9[19] => Mux54.IN238
Data_to_RPi_9[20] => Mux53.IN238
Data_to_RPi_9[21] => Mux52.IN238
Data_to_RPi_9[22] => Mux51.IN239
Data_to_RPi_9[23] => Mux50.IN239
Data_to_RPi_9[24] => Mux49.IN239
Data_to_RPi_9[25] => Mux48.IN239
Data_to_RPi_9[26] => Mux47.IN239
Data_to_RPi_9[27] => Mux46.IN239
Data_to_RPi_9[28] => Mux45.IN239
Data_to_RPi_9[29] => Mux44.IN239
Data_to_RPi_9[30] => Mux43.IN240
Data_to_RPi_9[31] => Mux42.IN240
IO_10 <> inout_unit:IO10.Int
DDR_10 => Mux64.IN237
DDR_10 => inout_unit:IO10.Input
Data_from_RPi_1_0[0] <= Data_from_RPi_1_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[1] <= Data_from_RPi_1_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[2] <= Data_from_RPi_1_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[3] <= Data_from_RPi_1_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[4] <= Data_from_RPi_1_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[5] <= Data_from_RPi_1_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[6] <= Data_from_RPi_1_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[7] <= Data_from_RPi_1_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[8] <= Data_from_RPi_1_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[9] <= Data_from_RPi_1_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[10] <= Data_from_RPi_1_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[11] <= Data_from_RPi_1_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[12] <= Data_from_RPi_1_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[13] <= Data_from_RPi_1_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[14] <= Data_from_RPi_1_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[15] <= Data_from_RPi_1_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[16] <= Data_from_RPi_1_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[17] <= Data_from_RPi_1_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[18] <= Data_from_RPi_1_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[19] <= Data_from_RPi_1_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[20] <= Data_from_RPi_1_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[21] <= Data_from_RPi_1_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[22] <= Data_from_RPi_1_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[23] <= Data_from_RPi_1_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[24] <= Data_from_RPi_1_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[25] <= Data_from_RPi_1_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[26] <= Data_from_RPi_1_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[27] <= Data_from_RPi_1_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[28] <= Data_from_RPi_1_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[29] <= Data_from_RPi_1_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[30] <= Data_from_RPi_1_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_0[31] <= Data_from_RPi_1_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_0[0] => Mux73.IN238
Data_to_RPi_1_0[1] => Mux72.IN238
Data_to_RPi_1_0[2] => Mux71.IN238
Data_to_RPi_1_0[3] => Mux70.IN238
Data_to_RPi_1_0[4] => Mux69.IN238
Data_to_RPi_1_0[5] => Mux68.IN238
Data_to_RPi_1_0[6] => Mux67.IN238
Data_to_RPi_1_0[7] => Mux66.IN238
Data_to_RPi_1_0[8] => Mux65.IN238
Data_to_RPi_1_0[9] => Mux64.IN238
Data_to_RPi_1_0[10] => Mux63.IN237
Data_to_RPi_1_0[11] => Mux62.IN237
Data_to_RPi_1_0[12] => Mux61.IN237
Data_to_RPi_1_0[13] => Mux60.IN237
Data_to_RPi_1_0[14] => Mux59.IN237
Data_to_RPi_1_0[15] => Mux58.IN237
Data_to_RPi_1_0[16] => Mux57.IN239
Data_to_RPi_1_0[17] => Mux56.IN239
Data_to_RPi_1_0[18] => Mux55.IN239
Data_to_RPi_1_0[19] => Mux54.IN239
Data_to_RPi_1_0[20] => Mux53.IN239
Data_to_RPi_1_0[21] => Mux52.IN239
Data_to_RPi_1_0[22] => Mux51.IN240
Data_to_RPi_1_0[23] => Mux50.IN240
Data_to_RPi_1_0[24] => Mux49.IN240
Data_to_RPi_1_0[25] => Mux48.IN240
Data_to_RPi_1_0[26] => Mux47.IN240
Data_to_RPi_1_0[27] => Mux46.IN240
Data_to_RPi_1_0[28] => Mux45.IN240
Data_to_RPi_1_0[29] => Mux44.IN240
Data_to_RPi_1_0[30] => Mux43.IN241
Data_to_RPi_1_0[31] => Mux42.IN241
IO_11 <> inout_unit:IO11.Int
DDR_11 => Mux63.IN238
DDR_11 => inout_unit:IO11.Input
Data_from_RPi_1_1[0] <= Data_from_RPi_1_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[1] <= Data_from_RPi_1_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[2] <= Data_from_RPi_1_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[3] <= Data_from_RPi_1_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[4] <= Data_from_RPi_1_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[5] <= Data_from_RPi_1_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[6] <= Data_from_RPi_1_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[7] <= Data_from_RPi_1_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[8] <= Data_from_RPi_1_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[9] <= Data_from_RPi_1_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[10] <= Data_from_RPi_1_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[11] <= Data_from_RPi_1_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[12] <= Data_from_RPi_1_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[13] <= Data_from_RPi_1_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[14] <= Data_from_RPi_1_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[15] <= Data_from_RPi_1_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[16] <= Data_from_RPi_1_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[17] <= Data_from_RPi_1_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[18] <= Data_from_RPi_1_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[19] <= Data_from_RPi_1_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[20] <= Data_from_RPi_1_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[21] <= Data_from_RPi_1_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[22] <= Data_from_RPi_1_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[23] <= Data_from_RPi_1_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[24] <= Data_from_RPi_1_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[25] <= Data_from_RPi_1_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[26] <= Data_from_RPi_1_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[27] <= Data_from_RPi_1_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[28] <= Data_from_RPi_1_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[29] <= Data_from_RPi_1_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[30] <= Data_from_RPi_1_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_1[31] <= Data_from_RPi_1_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_1[0] => Mux73.IN239
Data_to_RPi_1_1[1] => Mux72.IN239
Data_to_RPi_1_1[2] => Mux71.IN239
Data_to_RPi_1_1[3] => Mux70.IN239
Data_to_RPi_1_1[4] => Mux69.IN239
Data_to_RPi_1_1[5] => Mux68.IN239
Data_to_RPi_1_1[6] => Mux67.IN239
Data_to_RPi_1_1[7] => Mux66.IN239
Data_to_RPi_1_1[8] => Mux65.IN239
Data_to_RPi_1_1[9] => Mux64.IN239
Data_to_RPi_1_1[10] => Mux63.IN239
Data_to_RPi_1_1[11] => Mux62.IN238
Data_to_RPi_1_1[12] => Mux61.IN238
Data_to_RPi_1_1[13] => Mux60.IN238
Data_to_RPi_1_1[14] => Mux59.IN238
Data_to_RPi_1_1[15] => Mux58.IN238
Data_to_RPi_1_1[16] => Mux57.IN240
Data_to_RPi_1_1[17] => Mux56.IN240
Data_to_RPi_1_1[18] => Mux55.IN240
Data_to_RPi_1_1[19] => Mux54.IN240
Data_to_RPi_1_1[20] => Mux53.IN240
Data_to_RPi_1_1[21] => Mux52.IN240
Data_to_RPi_1_1[22] => Mux51.IN241
Data_to_RPi_1_1[23] => Mux50.IN241
Data_to_RPi_1_1[24] => Mux49.IN241
Data_to_RPi_1_1[25] => Mux48.IN241
Data_to_RPi_1_1[26] => Mux47.IN241
Data_to_RPi_1_1[27] => Mux46.IN241
Data_to_RPi_1_1[28] => Mux45.IN241
Data_to_RPi_1_1[29] => Mux44.IN241
Data_to_RPi_1_1[30] => Mux43.IN242
Data_to_RPi_1_1[31] => Mux42.IN242
IO_12 <> inout_unit:IO12.Int
DDR_12 => Mux62.IN239
DDR_12 => inout_unit:IO12.Input
Data_from_RPi_1_2[0] <= Data_from_RPi_1_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[1] <= Data_from_RPi_1_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[2] <= Data_from_RPi_1_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[3] <= Data_from_RPi_1_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[4] <= Data_from_RPi_1_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[5] <= Data_from_RPi_1_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[6] <= Data_from_RPi_1_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[7] <= Data_from_RPi_1_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[8] <= Data_from_RPi_1_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[9] <= Data_from_RPi_1_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[10] <= Data_from_RPi_1_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[11] <= Data_from_RPi_1_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[12] <= Data_from_RPi_1_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[13] <= Data_from_RPi_1_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[14] <= Data_from_RPi_1_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[15] <= Data_from_RPi_1_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[16] <= Data_from_RPi_1_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[17] <= Data_from_RPi_1_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[18] <= Data_from_RPi_1_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[19] <= Data_from_RPi_1_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[20] <= Data_from_RPi_1_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[21] <= Data_from_RPi_1_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[22] <= Data_from_RPi_1_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[23] <= Data_from_RPi_1_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[24] <= Data_from_RPi_1_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[25] <= Data_from_RPi_1_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[26] <= Data_from_RPi_1_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[27] <= Data_from_RPi_1_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[28] <= Data_from_RPi_1_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[29] <= Data_from_RPi_1_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[30] <= Data_from_RPi_1_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_2[31] <= Data_from_RPi_1_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_2[0] => Mux73.IN240
Data_to_RPi_1_2[1] => Mux72.IN240
Data_to_RPi_1_2[2] => Mux71.IN240
Data_to_RPi_1_2[3] => Mux70.IN240
Data_to_RPi_1_2[4] => Mux69.IN240
Data_to_RPi_1_2[5] => Mux68.IN240
Data_to_RPi_1_2[6] => Mux67.IN240
Data_to_RPi_1_2[7] => Mux66.IN240
Data_to_RPi_1_2[8] => Mux65.IN240
Data_to_RPi_1_2[9] => Mux64.IN240
Data_to_RPi_1_2[10] => Mux63.IN240
Data_to_RPi_1_2[11] => Mux62.IN240
Data_to_RPi_1_2[12] => Mux61.IN239
Data_to_RPi_1_2[13] => Mux60.IN239
Data_to_RPi_1_2[14] => Mux59.IN239
Data_to_RPi_1_2[15] => Mux58.IN239
Data_to_RPi_1_2[16] => Mux57.IN241
Data_to_RPi_1_2[17] => Mux56.IN241
Data_to_RPi_1_2[18] => Mux55.IN241
Data_to_RPi_1_2[19] => Mux54.IN241
Data_to_RPi_1_2[20] => Mux53.IN241
Data_to_RPi_1_2[21] => Mux52.IN241
Data_to_RPi_1_2[22] => Mux51.IN242
Data_to_RPi_1_2[23] => Mux50.IN242
Data_to_RPi_1_2[24] => Mux49.IN242
Data_to_RPi_1_2[25] => Mux48.IN242
Data_to_RPi_1_2[26] => Mux47.IN242
Data_to_RPi_1_2[27] => Mux46.IN242
Data_to_RPi_1_2[28] => Mux45.IN242
Data_to_RPi_1_2[29] => Mux44.IN242
Data_to_RPi_1_2[30] => Mux43.IN243
Data_to_RPi_1_2[31] => Mux42.IN243
IO_13 <> inout_unit:IO13.Int
DDR_13 => Mux61.IN240
DDR_13 => inout_unit:IO13.Input
Data_from_RPi_1_3[0] <= Data_from_RPi_1_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[1] <= Data_from_RPi_1_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[2] <= Data_from_RPi_1_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[3] <= Data_from_RPi_1_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[4] <= Data_from_RPi_1_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[5] <= Data_from_RPi_1_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[6] <= Data_from_RPi_1_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[7] <= Data_from_RPi_1_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[8] <= Data_from_RPi_1_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[9] <= Data_from_RPi_1_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[10] <= Data_from_RPi_1_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[11] <= Data_from_RPi_1_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[12] <= Data_from_RPi_1_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[13] <= Data_from_RPi_1_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[14] <= Data_from_RPi_1_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[15] <= Data_from_RPi_1_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[16] <= Data_from_RPi_1_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[17] <= Data_from_RPi_1_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[18] <= Data_from_RPi_1_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[19] <= Data_from_RPi_1_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[20] <= Data_from_RPi_1_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[21] <= Data_from_RPi_1_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[22] <= Data_from_RPi_1_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[23] <= Data_from_RPi_1_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[24] <= Data_from_RPi_1_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[25] <= Data_from_RPi_1_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[26] <= Data_from_RPi_1_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[27] <= Data_from_RPi_1_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[28] <= Data_from_RPi_1_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[29] <= Data_from_RPi_1_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[30] <= Data_from_RPi_1_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_3[31] <= Data_from_RPi_1_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_3[0] => Mux73.IN241
Data_to_RPi_1_3[1] => Mux72.IN241
Data_to_RPi_1_3[2] => Mux71.IN241
Data_to_RPi_1_3[3] => Mux70.IN241
Data_to_RPi_1_3[4] => Mux69.IN241
Data_to_RPi_1_3[5] => Mux68.IN241
Data_to_RPi_1_3[6] => Mux67.IN241
Data_to_RPi_1_3[7] => Mux66.IN241
Data_to_RPi_1_3[8] => Mux65.IN241
Data_to_RPi_1_3[9] => Mux64.IN241
Data_to_RPi_1_3[10] => Mux63.IN241
Data_to_RPi_1_3[11] => Mux62.IN241
Data_to_RPi_1_3[12] => Mux61.IN241
Data_to_RPi_1_3[13] => Mux60.IN240
Data_to_RPi_1_3[14] => Mux59.IN240
Data_to_RPi_1_3[15] => Mux58.IN240
Data_to_RPi_1_3[16] => Mux57.IN242
Data_to_RPi_1_3[17] => Mux56.IN242
Data_to_RPi_1_3[18] => Mux55.IN242
Data_to_RPi_1_3[19] => Mux54.IN242
Data_to_RPi_1_3[20] => Mux53.IN242
Data_to_RPi_1_3[21] => Mux52.IN242
Data_to_RPi_1_3[22] => Mux51.IN243
Data_to_RPi_1_3[23] => Mux50.IN243
Data_to_RPi_1_3[24] => Mux49.IN243
Data_to_RPi_1_3[25] => Mux48.IN243
Data_to_RPi_1_3[26] => Mux47.IN243
Data_to_RPi_1_3[27] => Mux46.IN243
Data_to_RPi_1_3[28] => Mux45.IN243
Data_to_RPi_1_3[29] => Mux44.IN243
Data_to_RPi_1_3[30] => Mux43.IN244
Data_to_RPi_1_3[31] => Mux42.IN244
IO_14 <> inout_unit:IO14.Int
DDR_14 => Mux60.IN241
DDR_14 => inout_unit:IO14.Input
Data_from_RPi_1_4[0] <= Data_from_RPi_1_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[1] <= Data_from_RPi_1_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[2] <= Data_from_RPi_1_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[3] <= Data_from_RPi_1_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[4] <= Data_from_RPi_1_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[5] <= Data_from_RPi_1_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[6] <= Data_from_RPi_1_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[7] <= Data_from_RPi_1_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[8] <= Data_from_RPi_1_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[9] <= Data_from_RPi_1_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[10] <= Data_from_RPi_1_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[11] <= Data_from_RPi_1_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[12] <= Data_from_RPi_1_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[13] <= Data_from_RPi_1_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[14] <= Data_from_RPi_1_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[15] <= Data_from_RPi_1_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[16] <= Data_from_RPi_1_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[17] <= Data_from_RPi_1_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[18] <= Data_from_RPi_1_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[19] <= Data_from_RPi_1_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[20] <= Data_from_RPi_1_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[21] <= Data_from_RPi_1_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[22] <= Data_from_RPi_1_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[23] <= Data_from_RPi_1_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[24] <= Data_from_RPi_1_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[25] <= Data_from_RPi_1_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[26] <= Data_from_RPi_1_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[27] <= Data_from_RPi_1_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[28] <= Data_from_RPi_1_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[29] <= Data_from_RPi_1_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[30] <= Data_from_RPi_1_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_4[31] <= Data_from_RPi_1_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_4[0] => Mux73.IN242
Data_to_RPi_1_4[1] => Mux72.IN242
Data_to_RPi_1_4[2] => Mux71.IN242
Data_to_RPi_1_4[3] => Mux70.IN242
Data_to_RPi_1_4[4] => Mux69.IN242
Data_to_RPi_1_4[5] => Mux68.IN242
Data_to_RPi_1_4[6] => Mux67.IN242
Data_to_RPi_1_4[7] => Mux66.IN242
Data_to_RPi_1_4[8] => Mux65.IN242
Data_to_RPi_1_4[9] => Mux64.IN242
Data_to_RPi_1_4[10] => Mux63.IN242
Data_to_RPi_1_4[11] => Mux62.IN242
Data_to_RPi_1_4[12] => Mux61.IN242
Data_to_RPi_1_4[13] => Mux60.IN242
Data_to_RPi_1_4[14] => Mux59.IN241
Data_to_RPi_1_4[15] => Mux58.IN241
Data_to_RPi_1_4[16] => Mux57.IN243
Data_to_RPi_1_4[17] => Mux56.IN243
Data_to_RPi_1_4[18] => Mux55.IN243
Data_to_RPi_1_4[19] => Mux54.IN243
Data_to_RPi_1_4[20] => Mux53.IN243
Data_to_RPi_1_4[21] => Mux52.IN243
Data_to_RPi_1_4[22] => Mux51.IN244
Data_to_RPi_1_4[23] => Mux50.IN244
Data_to_RPi_1_4[24] => Mux49.IN244
Data_to_RPi_1_4[25] => Mux48.IN244
Data_to_RPi_1_4[26] => Mux47.IN244
Data_to_RPi_1_4[27] => Mux46.IN244
Data_to_RPi_1_4[28] => Mux45.IN244
Data_to_RPi_1_4[29] => Mux44.IN244
Data_to_RPi_1_4[30] => Mux43.IN245
Data_to_RPi_1_4[31] => Mux42.IN245
IO_15 <> inout_unit:IO15.Int
DDR_15 => Mux59.IN242
DDR_15 => inout_unit:IO15.Input
Data_from_RPi_1_5[0] <= Data_from_RPi_1_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[1] <= Data_from_RPi_1_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[2] <= Data_from_RPi_1_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[3] <= Data_from_RPi_1_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[4] <= Data_from_RPi_1_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[5] <= Data_from_RPi_1_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[6] <= Data_from_RPi_1_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[7] <= Data_from_RPi_1_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[8] <= Data_from_RPi_1_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[9] <= Data_from_RPi_1_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[10] <= Data_from_RPi_1_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[11] <= Data_from_RPi_1_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[12] <= Data_from_RPi_1_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[13] <= Data_from_RPi_1_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[14] <= Data_from_RPi_1_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[15] <= Data_from_RPi_1_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[16] <= Data_from_RPi_1_5[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[17] <= Data_from_RPi_1_5[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[18] <= Data_from_RPi_1_5[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[19] <= Data_from_RPi_1_5[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[20] <= Data_from_RPi_1_5[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[21] <= Data_from_RPi_1_5[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[22] <= Data_from_RPi_1_5[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[23] <= Data_from_RPi_1_5[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[24] <= Data_from_RPi_1_5[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[25] <= Data_from_RPi_1_5[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[26] <= Data_from_RPi_1_5[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[27] <= Data_from_RPi_1_5[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[28] <= Data_from_RPi_1_5[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[29] <= Data_from_RPi_1_5[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[30] <= Data_from_RPi_1_5[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_5[31] <= Data_from_RPi_1_5[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_5[0] => Mux73.IN243
Data_to_RPi_1_5[1] => Mux72.IN243
Data_to_RPi_1_5[2] => Mux71.IN243
Data_to_RPi_1_5[3] => Mux70.IN243
Data_to_RPi_1_5[4] => Mux69.IN243
Data_to_RPi_1_5[5] => Mux68.IN243
Data_to_RPi_1_5[6] => Mux67.IN243
Data_to_RPi_1_5[7] => Mux66.IN243
Data_to_RPi_1_5[8] => Mux65.IN243
Data_to_RPi_1_5[9] => Mux64.IN243
Data_to_RPi_1_5[10] => Mux63.IN243
Data_to_RPi_1_5[11] => Mux62.IN243
Data_to_RPi_1_5[12] => Mux61.IN243
Data_to_RPi_1_5[13] => Mux60.IN243
Data_to_RPi_1_5[14] => Mux59.IN243
Data_to_RPi_1_5[15] => Mux58.IN242
Data_to_RPi_1_5[16] => Mux57.IN244
Data_to_RPi_1_5[17] => Mux56.IN244
Data_to_RPi_1_5[18] => Mux55.IN244
Data_to_RPi_1_5[19] => Mux54.IN244
Data_to_RPi_1_5[20] => Mux53.IN244
Data_to_RPi_1_5[21] => Mux52.IN244
Data_to_RPi_1_5[22] => Mux51.IN245
Data_to_RPi_1_5[23] => Mux50.IN245
Data_to_RPi_1_5[24] => Mux49.IN245
Data_to_RPi_1_5[25] => Mux48.IN245
Data_to_RPi_1_5[26] => Mux47.IN245
Data_to_RPi_1_5[27] => Mux46.IN245
Data_to_RPi_1_5[28] => Mux45.IN245
Data_to_RPi_1_5[29] => Mux44.IN245
Data_to_RPi_1_5[30] => Mux43.IN246
Data_to_RPi_1_5[31] => Mux42.IN246
IO_16 <> inout_unit:IO16.Int
DDR_16 => Mux58.IN243
DDR_16 => inout_unit:IO16.Input
Data_from_RPi_1_6[0] <= Data_from_RPi_1_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[1] <= Data_from_RPi_1_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[2] <= Data_from_RPi_1_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[3] <= Data_from_RPi_1_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[4] <= Data_from_RPi_1_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[5] <= Data_from_RPi_1_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[6] <= Data_from_RPi_1_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[7] <= Data_from_RPi_1_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[8] <= Data_from_RPi_1_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[9] <= Data_from_RPi_1_6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[10] <= Data_from_RPi_1_6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[11] <= Data_from_RPi_1_6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[12] <= Data_from_RPi_1_6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[13] <= Data_from_RPi_1_6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[14] <= Data_from_RPi_1_6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[15] <= Data_from_RPi_1_6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[16] <= Data_from_RPi_1_6[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[17] <= Data_from_RPi_1_6[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[18] <= Data_from_RPi_1_6[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[19] <= Data_from_RPi_1_6[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[20] <= Data_from_RPi_1_6[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[21] <= Data_from_RPi_1_6[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[22] <= Data_from_RPi_1_6[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[23] <= Data_from_RPi_1_6[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[24] <= Data_from_RPi_1_6[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[25] <= Data_from_RPi_1_6[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[26] <= Data_from_RPi_1_6[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[27] <= Data_from_RPi_1_6[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[28] <= Data_from_RPi_1_6[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[29] <= Data_from_RPi_1_6[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[30] <= Data_from_RPi_1_6[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_from_RPi_1_6[31] <= Data_from_RPi_1_6[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_to_RPi_1_6[0] => Mux73.IN244
Data_to_RPi_1_6[1] => Mux72.IN244
Data_to_RPi_1_6[2] => Mux71.IN244
Data_to_RPi_1_6[3] => Mux70.IN244
Data_to_RPi_1_6[4] => Mux69.IN244
Data_to_RPi_1_6[5] => Mux68.IN244
Data_to_RPi_1_6[6] => Mux67.IN244
Data_to_RPi_1_6[7] => Mux66.IN244
Data_to_RPi_1_6[8] => Mux65.IN244
Data_to_RPi_1_6[9] => Mux64.IN244
Data_to_RPi_1_6[10] => Mux63.IN244
Data_to_RPi_1_6[11] => Mux62.IN244
Data_to_RPi_1_6[12] => Mux61.IN244
Data_to_RPi_1_6[13] => Mux60.IN244
Data_to_RPi_1_6[14] => Mux59.IN244
Data_to_RPi_1_6[15] => Mux58.IN244
Data_to_RPi_1_6[16] => Mux57.IN245
Data_to_RPi_1_6[17] => Mux56.IN245
Data_to_RPi_1_6[18] => Mux55.IN245
Data_to_RPi_1_6[19] => Mux54.IN245
Data_to_RPi_1_6[20] => Mux53.IN245
Data_to_RPi_1_6[21] => Mux52.IN245
Data_to_RPi_1_6[22] => Mux51.IN246
Data_to_RPi_1_6[23] => Mux50.IN246
Data_to_RPi_1_6[24] => Mux49.IN246
Data_to_RPi_1_6[25] => Mux48.IN246
Data_to_RPi_1_6[26] => Mux47.IN246
Data_to_RPi_1_6[27] => Mux46.IN246
Data_to_RPi_1_6[28] => Mux45.IN246
Data_to_RPi_1_6[29] => Mux44.IN246
Data_to_RPi_1_6[30] => Mux43.IN247
Data_to_RPi_1_6[31] => Mux42.IN247
SDRAM_WRITE_Addr[0] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[0] => SDRAM_Last_ADDR_buffer[0].DATAIN
SDRAM_WRITE_Addr[1] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[1] => SDRAM_Last_ADDR_buffer[1].DATAIN
SDRAM_WRITE_Addr[2] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[2] => SDRAM_Last_ADDR_buffer[2].DATAIN
SDRAM_WRITE_Addr[3] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[3] => SDRAM_Last_ADDR_buffer[3].DATAIN
SDRAM_WRITE_Addr[4] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[4] => SDRAM_Last_ADDR_buffer[4].DATAIN
SDRAM_WRITE_Addr[5] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[5] => SDRAM_Last_ADDR_buffer[5].DATAIN
SDRAM_WRITE_Addr[6] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[6] => SDRAM_Last_ADDR_buffer[6].DATAIN
SDRAM_WRITE_Addr[7] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[7] => SDRAM_Last_ADDR_buffer[7].DATAIN
SDRAM_WRITE_Addr[8] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[8] => SDRAM_Last_ADDR_buffer[8].DATAIN
SDRAM_WRITE_Addr[9] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[9] => SDRAM_Last_ADDR_buffer[9].DATAIN
SDRAM_WRITE_Addr[10] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[10] => SDRAM_Last_ADDR_buffer[10].DATAIN
SDRAM_WRITE_Addr[11] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[11] => SDRAM_Last_ADDR_buffer[11].DATAIN
SDRAM_WRITE_Addr[12] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[12] => SDRAM_Last_ADDR_buffer[12].DATAIN
SDRAM_WRITE_Addr[13] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[13] => SDRAM_Last_ADDR_buffer[13].DATAIN
SDRAM_WRITE_Addr[14] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[14] => SDRAM_Last_ADDR_buffer[14].DATAIN
SDRAM_WRITE_Addr[15] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[15] => SDRAM_Last_ADDR_buffer[15].DATAIN
SDRAM_WRITE_Addr[16] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[16] => SDRAM_Last_ADDR_buffer[16].DATAIN
SDRAM_WRITE_Addr[17] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[17] => SDRAM_Last_ADDR_buffer[17].DATAIN
SDRAM_WRITE_Addr[18] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[18] => SDRAM_Last_ADDR_buffer[18].DATAIN
SDRAM_WRITE_Addr[19] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[19] => SDRAM_Last_ADDR_buffer[19].DATAIN
SDRAM_WRITE_Addr[20] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[20] => SDRAM_Last_ADDR_buffer[20].DATAIN
SDRAM_WRITE_Addr[21] => PI_ADDR_IN.DATAB
SDRAM_WRITE_Addr[21] => SDRAM_Last_ADDR_buffer[21].DATAIN
SDRAM_WRITE_Addr[22] => SDRAM_Last_ADDR_buffer[22].DATAIN
SDRAM_WRITE_Addr[23] => SDRAM_Last_ADDR_buffer[23].DATAIN
SDRAM_WRITE_Addr[24] => SDRAM_Last_ADDR_buffer[24].DATAIN
SDRAM_WRITE_Addr[25] => SDRAM_Last_ADDR_buffer[25].DATAIN
SDRAM_WRITE_Addr[26] => SDRAM_Last_ADDR_buffer[26].DATAIN
SDRAM_WRITE_Addr[27] => SDRAM_Last_ADDR_buffer[27].DATAIN
SDRAM_WRITE_Addr[28] => SDRAM_Last_ADDR_buffer[28].DATAIN
SDRAM_WRITE_Addr[29] => SDRAM_Last_ADDR_buffer[29].DATAIN
SDRAM_WRITE_Addr[30] => SDRAM_Last_ADDR_buffer[30].DATAIN
SDRAM_WRITE_Addr[31] => SDRAM_Last_ADDR_buffer[31].DATAIN
SDRAM_WRITE_Data_1[0] => Selector285.IN2
SDRAM_WRITE_Data_1[1] => Selector284.IN2
SDRAM_WRITE_Data_1[2] => Selector283.IN2
SDRAM_WRITE_Data_1[3] => Selector282.IN2
SDRAM_WRITE_Data_1[4] => Selector281.IN2
SDRAM_WRITE_Data_1[5] => Selector280.IN2
SDRAM_WRITE_Data_1[6] => Selector279.IN2
SDRAM_WRITE_Data_1[7] => Selector278.IN2
SDRAM_WRITE_Data_1[8] => Selector277.IN2
SDRAM_WRITE_Data_1[9] => Selector276.IN2
SDRAM_WRITE_Data_1[10] => Selector275.IN2
SDRAM_WRITE_Data_1[11] => Selector274.IN2
SDRAM_WRITE_Data_1[12] => Selector273.IN2
SDRAM_WRITE_Data_1[13] => Selector272.IN2
SDRAM_WRITE_Data_1[14] => Selector271.IN2
SDRAM_WRITE_Data_1[15] => Selector270.IN2
SDRAM_WRITE_Data_1[16] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[17] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[18] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[19] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[20] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[21] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[22] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[23] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[24] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[25] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[26] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[27] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[28] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[29] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[30] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_1[31] => PI_DATA_IN.DATAB
SDRAM_WRITE_Data_2[0] => Selector285.IN4
SDRAM_WRITE_Data_2[1] => Selector284.IN4
SDRAM_WRITE_Data_2[2] => Selector283.IN4
SDRAM_WRITE_Data_2[3] => Selector282.IN4
SDRAM_WRITE_Data_2[4] => Selector281.IN4
SDRAM_WRITE_Data_2[5] => Selector280.IN4
SDRAM_WRITE_Data_2[6] => Selector279.IN4
SDRAM_WRITE_Data_2[7] => Selector278.IN4
SDRAM_WRITE_Data_2[8] => Selector277.IN4
SDRAM_WRITE_Data_2[9] => Selector276.IN4
SDRAM_WRITE_Data_2[10] => Selector275.IN4
SDRAM_WRITE_Data_2[11] => Selector274.IN4
SDRAM_WRITE_Data_2[12] => Selector273.IN4
SDRAM_WRITE_Data_2[13] => Selector272.IN4
SDRAM_WRITE_Data_2[14] => Selector271.IN4
SDRAM_WRITE_Data_2[15] => Selector270.IN4
SDRAM_WRITE_Data_2[16] => Selector285.IN3
SDRAM_WRITE_Data_2[17] => Selector284.IN3
SDRAM_WRITE_Data_2[18] => Selector283.IN3
SDRAM_WRITE_Data_2[19] => Selector282.IN3
SDRAM_WRITE_Data_2[20] => Selector281.IN3
SDRAM_WRITE_Data_2[21] => Selector280.IN3
SDRAM_WRITE_Data_2[22] => Selector279.IN3
SDRAM_WRITE_Data_2[23] => Selector278.IN3
SDRAM_WRITE_Data_2[24] => Selector277.IN3
SDRAM_WRITE_Data_2[25] => Selector276.IN3
SDRAM_WRITE_Data_2[26] => Selector275.IN3
SDRAM_WRITE_Data_2[27] => Selector274.IN3
SDRAM_WRITE_Data_2[28] => Selector273.IN3
SDRAM_WRITE_Data_2[29] => Selector272.IN3
SDRAM_WRITE_Data_2[30] => Selector271.IN3
SDRAM_WRITE_Data_2[31] => Selector270.IN3
SDRAM_READ_Addr[0] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[1] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[2] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[3] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[4] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[5] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[6] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[7] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[8] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[9] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[10] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[11] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[12] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[13] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[14] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[15] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[16] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[17] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[18] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[19] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[20] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[21] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[22] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[23] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[24] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[25] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[26] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[27] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[28] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[29] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[30] => SDRAM_Read_ADDR_In.DATAB
SDRAM_READ_Addr[31] => ~NO_FANOUT~
SDRAM_READ_Data_1[0] <= SDRAM_READ_Data_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[1] <= SDRAM_READ_Data_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[2] <= SDRAM_READ_Data_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[3] <= SDRAM_READ_Data_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[4] <= SDRAM_READ_Data_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[5] <= SDRAM_READ_Data_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[6] <= SDRAM_READ_Data_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[7] <= SDRAM_READ_Data_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[8] <= SDRAM_READ_Data_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[9] <= SDRAM_READ_Data_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[10] <= SDRAM_READ_Data_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[11] <= SDRAM_READ_Data_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[12] <= SDRAM_READ_Data_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[13] <= SDRAM_READ_Data_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[14] <= SDRAM_READ_Data_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[15] <= SDRAM_READ_Data_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[16] <= SDRAM_READ_Data_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[17] <= SDRAM_READ_Data_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[18] <= SDRAM_READ_Data_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[19] <= SDRAM_READ_Data_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[20] <= SDRAM_READ_Data_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[21] <= SDRAM_READ_Data_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[22] <= SDRAM_READ_Data_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[23] <= SDRAM_READ_Data_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[24] <= SDRAM_READ_Data_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[25] <= SDRAM_READ_Data_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[26] <= SDRAM_READ_Data_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[27] <= SDRAM_READ_Data_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[28] <= SDRAM_READ_Data_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[29] <= SDRAM_READ_Data_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[30] <= SDRAM_READ_Data_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_1[31] <= SDRAM_READ_Data_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[0] <= SDRAM_READ_Data_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[1] <= SDRAM_READ_Data_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[2] <= SDRAM_READ_Data_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[3] <= SDRAM_READ_Data_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[4] <= SDRAM_READ_Data_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[5] <= SDRAM_READ_Data_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[6] <= SDRAM_READ_Data_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[7] <= SDRAM_READ_Data_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[8] <= SDRAM_READ_Data_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[9] <= SDRAM_READ_Data_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[10] <= SDRAM_READ_Data_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[11] <= SDRAM_READ_Data_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[12] <= SDRAM_READ_Data_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[13] <= SDRAM_READ_Data_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[14] <= SDRAM_READ_Data_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[15] <= SDRAM_READ_Data_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[16] <= SDRAM_READ_Data_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[17] <= SDRAM_READ_Data_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[18] <= SDRAM_READ_Data_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[19] <= SDRAM_READ_Data_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[20] <= SDRAM_READ_Data_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[21] <= SDRAM_READ_Data_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[22] <= SDRAM_READ_Data_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[23] <= SDRAM_READ_Data_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[24] <= SDRAM_READ_Data_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[25] <= SDRAM_READ_Data_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[26] <= SDRAM_READ_Data_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[27] <= SDRAM_READ_Data_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[28] <= SDRAM_READ_Data_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[29] <= SDRAM_READ_Data_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[30] <= SDRAM_READ_Data_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_READ_Data_2[31] <= SDRAM_READ_Data_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[0] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[0]
PO_DRAM_ADDR[1] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[1]
PO_DRAM_ADDR[2] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[2]
PO_DRAM_ADDR[3] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[3]
PO_DRAM_ADDR[4] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[4]
PO_DRAM_ADDR[5] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[5]
PO_DRAM_ADDR[6] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[6]
PO_DRAM_ADDR[7] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[7]
PO_DRAM_ADDR[8] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[8]
PO_DRAM_ADDR[9] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[9]
PO_DRAM_ADDR[10] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[10]
PO_DRAM_ADDR[11] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[11]
PO_DRAM_ADDR[12] <= SDRAM_CONTROL:DRAM.PO_DRAM_ADDR[12]
PO_DRAM_BA[0] <= SDRAM_CONTROL:DRAM.PO_DRAM_BA[0]
PO_DRAM_BA[1] <= SDRAM_CONTROL:DRAM.PO_DRAM_BA[1]
PO_DRAM_DQM[0] <= SDRAM_CONTROL:DRAM.PO_DRAM_DQM[0]
PO_DRAM_DQM[1] <= SDRAM_CONTROL:DRAM.PO_DRAM_DQM[1]
PO_DRAM_CAS_N <= SDRAM_CONTROL:DRAM.PO_DRAM_CAS_N
PO_DRAM_RAS_N <= SDRAM_CONTROL:DRAM.PO_DRAM_RAS_N
PO_DRAM_CKE <= SDRAM_CONTROL:DRAM.PO_DRAM_CKE
PO_DRAM_CLK <= SDRAM_CONTROL:DRAM.PO_DRAM_CLK
PO_DRAM_WE_N <= SDRAM_CONTROL:DRAM.PO_DRAM_WE_N
PO_DRAM_CS_N <= SDRAM_CONTROL:DRAM.PO_DRAM_CS_N
PIO_DRAM_DQ[0] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[0]
PIO_DRAM_DQ[1] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[1]
PIO_DRAM_DQ[2] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[2]
PIO_DRAM_DQ[3] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[3]
PIO_DRAM_DQ[4] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[4]
PIO_DRAM_DQ[5] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[5]
PIO_DRAM_DQ[6] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[6]
PIO_DRAM_DQ[7] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[7]
PIO_DRAM_DQ[8] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[8]
PIO_DRAM_DQ[9] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[9]
PIO_DRAM_DQ[10] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[10]
PIO_DRAM_DQ[11] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[11]
PIO_DRAM_DQ[12] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[12]
PIO_DRAM_DQ[13] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[13]
PIO_DRAM_DQ[14] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[14]
PIO_DRAM_DQ[15] <> SDRAM_CONTROL:DRAM.PIO_DRAM_DQ[15]
SDRAM_Write_Start => process_3.IN1
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Start => SDRAM_Write.OUTPUTSELECT
SDRAM_Write_Burst => process_3.IN1
SDRAM_Write_Burst => process_3.IN1
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[0].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[1].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[2].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[3].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[4].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[5].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[6].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[7].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[8].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[9].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[10].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[11].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[12].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[13].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[14].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[15].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[16].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[17].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[18].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[19].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[20].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[21].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[22].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[23].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[24].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[25].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[26].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[27].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[28].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[29].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[30].ENA
SDRAM_Write_Burst => SDRAM_Last_ADDR_buffer[31].ENA
SDRAM_Write_Busy <= SDRAM_Write_Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => SDRAM_Read_ADDR_In.OUTPUTSELECT
SDRAM_Read_Start => process_3.IN1
SDRAM_Read_Busy <= SDRAM_Read_Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADXL345_clk <> ADXL345_clk
ADXL345_CS <= <VCC>
ADXL345_Int => ADXL345_clk.DATAIN
ADXL345_SDIO <> ADXL345_SDIO
PiLC_Time[0] <= PiLC_Time_Counter[0].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[1] <= PiLC_Time_Counter[1].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[2] <= PiLC_Time_Counter[2].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[3] <= PiLC_Time_Counter[3].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[4] <= PiLC_Time_Counter[4].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[5] <= PiLC_Time_Counter[5].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[6] <= PiLC_Time_Counter[6].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[7] <= PiLC_Time_Counter[7].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[8] <= PiLC_Time_Counter[8].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[9] <= PiLC_Time_Counter[9].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[10] <= PiLC_Time_Counter[10].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[11] <= PiLC_Time_Counter[11].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[12] <= PiLC_Time_Counter[12].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[13] <= PiLC_Time_Counter[13].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[14] <= PiLC_Time_Counter[14].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[15] <= PiLC_Time_Counter[15].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[16] <= PiLC_Time_Counter[16].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[17] <= PiLC_Time_Counter[17].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[18] <= PiLC_Time_Counter[18].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[19] <= PiLC_Time_Counter[19].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[20] <= PiLC_Time_Counter[20].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[21] <= PiLC_Time_Counter[21].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[22] <= PiLC_Time_Counter[22].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[23] <= PiLC_Time_Counter[23].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[24] <= PiLC_Time_Counter[24].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[25] <= PiLC_Time_Counter[25].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[26] <= PiLC_Time_Counter[26].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[27] <= PiLC_Time_Counter[27].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[28] <= PiLC_Time_Counter[28].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[29] <= PiLC_Time_Counter[29].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time[30] <= <GND>
PiLC_Time[31] <= <GND>
PiLC_Time_Offset[0] <= PiLC_Time_eF[0].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[1] <= PiLC_Time_eF[1].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[2] <= PiLC_Time_eF[2].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[3] <= PiLC_Time_eF[3].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[4] <= PiLC_Time_eF[4].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[5] <= PiLC_Time_eF[5].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[6] <= PiLC_Time_eF[6].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[7] <= PiLC_Time_eF[7].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[8] <= PiLC_Time_eF[8].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[9] <= PiLC_Time_eF[9].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[10] <= PiLC_Time_eF[10].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[11] <= PiLC_Time_eF[11].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[12] <= PiLC_Time_eF[12].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[13] <= PiLC_Time_eF[13].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[14] <= PiLC_Time_eF[14].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[15] <= PiLC_Time_eF[15].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[16] <= PiLC_Time_eF[16].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[17] <= PiLC_Time_eF[17].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[18] <= PiLC_Time_eF[18].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[19] <= PiLC_Time_eF[19].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[20] <= PiLC_Time_eF[20].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[21] <= PiLC_Time_eF[21].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[22] <= PiLC_Time_eF[22].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[23] <= PiLC_Time_eF[23].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[24] <= PiLC_Time_eF[24].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[25] <= PiLC_Time_eF[25].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[26] <= PiLC_Time_eF[26].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[27] <= PiLC_Time_eF[27].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[28] <= PiLC_Time_eF[28].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[29] <= PiLC_Time_eF[29].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[30] <= PiLC_Time_eF[30].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_Offset[31] <= PiLC_Time_eF[31].DB_MAX_OUTPUT_PORT_TYPE
PiLC_Time_FOut <= PiLC_Time_FOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reset => ~NO_FANOUT~


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO1
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO2
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO3
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO4
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO5
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO6
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO7
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO8
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO9
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO10
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO11
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO12
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO13
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO14
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO15
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|InOut_Unit:IO16
Input => Ex.OE
Input => Int.OE
Int <> Int
Ex <> Ex
Status <= Status.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM
PO_DRAM_ADDR[0] <= curr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[1] <= curr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[2] <= curr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[3] <= curr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[4] <= curr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[5] <= curr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[6] <= curr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[7] <= curr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[8] <= curr_addr[8].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[9] <= curr_addr[9].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[10] <= curr_addr[10].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[11] <= curr_addr[11].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_ADDR[12] <= curr_addr[12].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_BA[0] <= curr_ba[0].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_BA[1] <= curr_ba[1].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_DQM[0] <= curr_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_DQM[1] <= curr_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_CAS_N <= curr_sdram_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_RAS_N <= curr_sdram_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_CKE <= suspend_needed.DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_CLK <= ODDR:ODDR_CLK.dataout[0]
PO_DRAM_WE_N <= curr_sdram_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_CS_N <= curr_sdram_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
PIO_DRAM_DQ[0] <> IOBUF:IOBUF_DATA.dataio[0]
PIO_DRAM_DQ[1] <> IOBUF:IOBUF_DATA.dataio[1]
PIO_DRAM_DQ[2] <> IOBUF:IOBUF_DATA.dataio[2]
PIO_DRAM_DQ[3] <> IOBUF:IOBUF_DATA.dataio[3]
PIO_DRAM_DQ[4] <> IOBUF:IOBUF_DATA.dataio[4]
PIO_DRAM_DQ[5] <> IOBUF:IOBUF_DATA.dataio[5]
PIO_DRAM_DQ[6] <> IOBUF:IOBUF_DATA.dataio[6]
PIO_DRAM_DQ[7] <> IOBUF:IOBUF_DATA.dataio[7]
PIO_DRAM_DQ[8] <> IOBUF:IOBUF_DATA.dataio[8]
PIO_DRAM_DQ[9] <> IOBUF:IOBUF_DATA.dataio[9]
PIO_DRAM_DQ[10] <> IOBUF:IOBUF_DATA.dataio[10]
PIO_DRAM_DQ[11] <> IOBUF:IOBUF_DATA.dataio[11]
PIO_DRAM_DQ[12] <> IOBUF:IOBUF_DATA.dataio[12]
PIO_DRAM_DQ[13] <> IOBUF:IOBUF_DATA.dataio[13]
PIO_DRAM_DQ[14] <> IOBUF:IOBUF_DATA.dataio[14]
PIO_DRAM_DQ[15] <> IOBUF:IOBUF_DATA.dataio[15]
PI_DRAM_CLK => ODDR:ODDR_CLK.outclock
PI_DRAM_CLK => pending_bank_q[0].CLK
PI_DRAM_CLK => pending_bank_q[1].CLK
PI_DRAM_CLK => user_cmd_addr_out[0].CLK
PI_DRAM_CLK => user_cmd_addr_out[1].CLK
PI_DRAM_CLK => user_cmd_addr_out[2].CLK
PI_DRAM_CLK => user_cmd_addr_out[3].CLK
PI_DRAM_CLK => user_cmd_addr_out[4].CLK
PI_DRAM_CLK => user_cmd_addr_out[5].CLK
PI_DRAM_CLK => user_cmd_addr_out[6].CLK
PI_DRAM_CLK => user_cmd_addr_out[7].CLK
PI_DRAM_CLK => user_cmd_addr_out[8].CLK
PI_DRAM_CLK => user_cmd_addr_out[9].CLK
PI_DRAM_CLK => user_cmd_addr_out[10].CLK
PI_DRAM_CLK => user_cmd_addr_out[11].CLK
PI_DRAM_CLK => user_cmd_addr_out[12].CLK
PI_DRAM_CLK => user_cmd_addr_out[13].CLK
PI_DRAM_CLK => user_cmd_addr_out[14].CLK
PI_DRAM_CLK => user_cmd_addr_out[15].CLK
PI_DRAM_CLK => user_cmd_addr_out[16].CLK
PI_DRAM_CLK => user_cmd_addr_out[17].CLK
PI_DRAM_CLK => user_cmd_addr_out[18].CLK
PI_DRAM_CLK => user_cmd_addr_out[19].CLK
PI_DRAM_CLK => user_cmd_addr_out[20].CLK
PI_DRAM_CLK => user_cmd_addr_out[21].CLK
PI_DRAM_CLK => next_user_cmd_addr[0].CLK
PI_DRAM_CLK => next_user_cmd_addr[1].CLK
PI_DRAM_CLK => next_user_cmd_addr[2].CLK
PI_DRAM_CLK => next_user_cmd_addr[3].CLK
PI_DRAM_CLK => next_user_cmd_addr[4].CLK
PI_DRAM_CLK => next_user_cmd_addr[5].CLK
PI_DRAM_CLK => next_user_cmd_addr[6].CLK
PI_DRAM_CLK => next_user_cmd_addr[7].CLK
PI_DRAM_CLK => next_user_cmd_addr[8].CLK
PI_DRAM_CLK => next_user_cmd_addr[9].CLK
PI_DRAM_CLK => next_user_cmd_addr[10].CLK
PI_DRAM_CLK => next_user_cmd_addr[11].CLK
PI_DRAM_CLK => next_user_cmd_addr[12].CLK
PI_DRAM_CLK => next_user_cmd_addr[13].CLK
PI_DRAM_CLK => next_user_cmd_addr[14].CLK
PI_DRAM_CLK => next_user_cmd_addr[15].CLK
PI_DRAM_CLK => next_user_cmd_addr[16].CLK
PI_DRAM_CLK => next_user_cmd_addr[17].CLK
PI_DRAM_CLK => next_user_cmd_addr[18].CLK
PI_DRAM_CLK => next_user_cmd_addr[19].CLK
PI_DRAM_CLK => next_user_cmd_addr[20].CLK
PI_DRAM_CLK => next_user_cmd_addr[21].CLK
PI_DRAM_CLK => curr_user_cmd_addr[0].CLK
PI_DRAM_CLK => curr_user_cmd_addr[1].CLK
PI_DRAM_CLK => curr_user_cmd_addr[2].CLK
PI_DRAM_CLK => curr_user_cmd_addr[3].CLK
PI_DRAM_CLK => curr_user_cmd_addr[4].CLK
PI_DRAM_CLK => curr_user_cmd_addr[5].CLK
PI_DRAM_CLK => curr_user_cmd_addr[6].CLK
PI_DRAM_CLK => curr_user_cmd_addr[7].CLK
PI_DRAM_CLK => curr_user_cmd_addr[8].CLK
PI_DRAM_CLK => curr_user_cmd_addr[9].CLK
PI_DRAM_CLK => curr_user_cmd_addr[10].CLK
PI_DRAM_CLK => curr_user_cmd_addr[11].CLK
PI_DRAM_CLK => curr_user_cmd_addr[12].CLK
PI_DRAM_CLK => curr_user_cmd_addr[13].CLK
PI_DRAM_CLK => curr_user_cmd_addr[14].CLK
PI_DRAM_CLK => curr_user_cmd_addr[15].CLK
PI_DRAM_CLK => curr_user_cmd_addr[16].CLK
PI_DRAM_CLK => curr_user_cmd_addr[17].CLK
PI_DRAM_CLK => curr_user_cmd_addr[18].CLK
PI_DRAM_CLK => curr_user_cmd_addr[19].CLK
PI_DRAM_CLK => curr_user_cmd_addr[20].CLK
PI_DRAM_CLK => curr_user_cmd_addr[21].CLK
PI_DRAM_CLK => user_wr_data_out_q[0].CLK
PI_DRAM_CLK => user_wr_data_out_q[1].CLK
PI_DRAM_CLK => user_wr_data_out_q[2].CLK
PI_DRAM_CLK => user_wr_data_out_q[3].CLK
PI_DRAM_CLK => user_wr_data_out_q[4].CLK
PI_DRAM_CLK => user_wr_data_out_q[5].CLK
PI_DRAM_CLK => user_wr_data_out_q[6].CLK
PI_DRAM_CLK => user_wr_data_out_q[7].CLK
PI_DRAM_CLK => user_wr_data_out_q[8].CLK
PI_DRAM_CLK => user_wr_data_out_q[9].CLK
PI_DRAM_CLK => user_wr_data_out_q[10].CLK
PI_DRAM_CLK => user_wr_data_out_q[11].CLK
PI_DRAM_CLK => user_wr_data_out_q[12].CLK
PI_DRAM_CLK => user_wr_data_out_q[13].CLK
PI_DRAM_CLK => user_wr_data_out_q[14].CLK
PI_DRAM_CLK => user_wr_data_out_q[15].CLK
PI_DRAM_CLK => dram_data_in_q[0].CLK
PI_DRAM_CLK => dram_data_in_q[1].CLK
PI_DRAM_CLK => dram_data_in_q[2].CLK
PI_DRAM_CLK => dram_data_in_q[3].CLK
PI_DRAM_CLK => dram_data_in_q[4].CLK
PI_DRAM_CLK => dram_data_in_q[5].CLK
PI_DRAM_CLK => dram_data_in_q[6].CLK
PI_DRAM_CLK => dram_data_in_q[7].CLK
PI_DRAM_CLK => dram_data_in_q[8].CLK
PI_DRAM_CLK => dram_data_in_q[9].CLK
PI_DRAM_CLK => dram_data_in_q[10].CLK
PI_DRAM_CLK => dram_data_in_q[11].CLK
PI_DRAM_CLK => dram_data_in_q[12].CLK
PI_DRAM_CLK => dram_data_in_q[13].CLK
PI_DRAM_CLK => dram_data_in_q[14].CLK
PI_DRAM_CLK => dram_data_in_q[15].CLK
PI_DRAM_CLK => start_rd_burst_q2.CLK
PI_DRAM_CLK => start_rd_burst_q1.CLK
PI_DRAM_CLK => init_done.CLK
PI_DRAM_CLK => in_rd_burst_q2.CLK
PI_DRAM_CLK => in_rd_burst_q1.CLK
PI_DRAM_CLK => in_wr_burst_q.CLK
PI_DRAM_CLK => suspend_needed_q3.CLK
PI_DRAM_CLK => suspend_needed_q2.CLK
PI_DRAM_CLK => suspend_needed_q1.CLK
PI_DRAM_CLK => curr_active_rows[0][0].CLK
PI_DRAM_CLK => curr_active_rows[0][1].CLK
PI_DRAM_CLK => curr_active_rows[0][2].CLK
PI_DRAM_CLK => curr_active_rows[0][3].CLK
PI_DRAM_CLK => curr_active_rows[0][4].CLK
PI_DRAM_CLK => curr_active_rows[0][5].CLK
PI_DRAM_CLK => curr_active_rows[0][6].CLK
PI_DRAM_CLK => curr_active_rows[0][7].CLK
PI_DRAM_CLK => curr_active_rows[0][8].CLK
PI_DRAM_CLK => curr_active_rows[0][9].CLK
PI_DRAM_CLK => curr_active_rows[0][10].CLK
PI_DRAM_CLK => curr_active_rows[0][11].CLK
PI_DRAM_CLK => curr_active_rows[0][12].CLK
PI_DRAM_CLK => curr_active_rows[1][0].CLK
PI_DRAM_CLK => curr_active_rows[1][1].CLK
PI_DRAM_CLK => curr_active_rows[1][2].CLK
PI_DRAM_CLK => curr_active_rows[1][3].CLK
PI_DRAM_CLK => curr_active_rows[1][4].CLK
PI_DRAM_CLK => curr_active_rows[1][5].CLK
PI_DRAM_CLK => curr_active_rows[1][6].CLK
PI_DRAM_CLK => curr_active_rows[1][7].CLK
PI_DRAM_CLK => curr_active_rows[1][8].CLK
PI_DRAM_CLK => curr_active_rows[1][9].CLK
PI_DRAM_CLK => curr_active_rows[1][10].CLK
PI_DRAM_CLK => curr_active_rows[1][11].CLK
PI_DRAM_CLK => curr_active_rows[1][12].CLK
PI_DRAM_CLK => curr_active_rows[2][0].CLK
PI_DRAM_CLK => curr_active_rows[2][1].CLK
PI_DRAM_CLK => curr_active_rows[2][2].CLK
PI_DRAM_CLK => curr_active_rows[2][3].CLK
PI_DRAM_CLK => curr_active_rows[2][4].CLK
PI_DRAM_CLK => curr_active_rows[2][5].CLK
PI_DRAM_CLK => curr_active_rows[2][6].CLK
PI_DRAM_CLK => curr_active_rows[2][7].CLK
PI_DRAM_CLK => curr_active_rows[2][8].CLK
PI_DRAM_CLK => curr_active_rows[2][9].CLK
PI_DRAM_CLK => curr_active_rows[2][10].CLK
PI_DRAM_CLK => curr_active_rows[2][11].CLK
PI_DRAM_CLK => curr_active_rows[2][12].CLK
PI_DRAM_CLK => curr_active_rows[3][0].CLK
PI_DRAM_CLK => curr_active_rows[3][1].CLK
PI_DRAM_CLK => curr_active_rows[3][2].CLK
PI_DRAM_CLK => curr_active_rows[3][3].CLK
PI_DRAM_CLK => curr_active_rows[3][4].CLK
PI_DRAM_CLK => curr_active_rows[3][5].CLK
PI_DRAM_CLK => curr_active_rows[3][6].CLK
PI_DRAM_CLK => curr_active_rows[3][7].CLK
PI_DRAM_CLK => curr_active_rows[3][8].CLK
PI_DRAM_CLK => curr_active_rows[3][9].CLK
PI_DRAM_CLK => curr_active_rows[3][10].CLK
PI_DRAM_CLK => curr_active_rows[3][11].CLK
PI_DRAM_CLK => curr_active_rows[3][12].CLK
PI_DRAM_CLK => curr_active_banks[0].CLK
PI_DRAM_CLK => curr_active_banks[1].CLK
PI_DRAM_CLK => curr_active_banks[2].CLK
PI_DRAM_CLK => curr_active_banks[3].CLK
PI_DRAM_CLK => curr_sdram_cmd[0].CLK
PI_DRAM_CLK => curr_sdram_cmd[1].CLK
PI_DRAM_CLK => curr_sdram_cmd[2].CLK
PI_DRAM_CLK => curr_sdram_cmd[3].CLK
PI_DRAM_CLK => curr_dqm[0].CLK
PI_DRAM_CLK => curr_dqm[1].CLK
PI_DRAM_CLK => curr_ba[0].CLK
PI_DRAM_CLK => curr_ba[1].CLK
PI_DRAM_CLK => curr_addr[0].CLK
PI_DRAM_CLK => curr_addr[1].CLK
PI_DRAM_CLK => curr_addr[2].CLK
PI_DRAM_CLK => curr_addr[3].CLK
PI_DRAM_CLK => curr_addr[4].CLK
PI_DRAM_CLK => curr_addr[5].CLK
PI_DRAM_CLK => curr_addr[6].CLK
PI_DRAM_CLK => curr_addr[7].CLK
PI_DRAM_CLK => curr_addr[8].CLK
PI_DRAM_CLK => curr_addr[9].CLK
PI_DRAM_CLK => curr_addr[10].CLK
PI_DRAM_CLK => curr_addr[11].CLK
PI_DRAM_CLK => curr_addr[12].CLK
PI_DRAM_CLK => init_first_ref_done.CLK
PI_DRAM_CLK => rd_burst_shift[0].CLK
PI_DRAM_CLK => rd_burst_shift[1].CLK
PI_DRAM_CLK => rd_burst_shift[2].CLK
PI_DRAM_CLK => rd_burst_shift[3].CLK
PI_DRAM_CLK => wr_burst_shift[0].CLK
PI_DRAM_CLK => wr_burst_shift[1].CLK
PI_DRAM_CLK => wr_burst_shift[2].CLK
PI_DRAM_CLK => wr_burst_shift[3].CLK
PI_DRAM_CLK => command_record[0].CLK
PI_DRAM_CLK => command_record[1].CLK
PI_DRAM_CLK => command_record[2].CLK
PI_DRAM_CLK => command_record[3].CLK
PI_DRAM_CLK => cnt_refresh[0].CLK
PI_DRAM_CLK => cnt_refresh[1].CLK
PI_DRAM_CLK => cnt_refresh[2].CLK
PI_DRAM_CLK => cnt_refresh[3].CLK
PI_DRAM_CLK => cnt_refresh[4].CLK
PI_DRAM_CLK => cnt_refresh[5].CLK
PI_DRAM_CLK => cnt_refresh[6].CLK
PI_DRAM_CLK => cnt_refresh[7].CLK
PI_DRAM_CLK => cnt_refresh[8].CLK
PI_DRAM_CLK => cnt_refresh[9].CLK
PI_DRAM_CLK => cnt_refresh[10].CLK
PI_DRAM_CLK => cnt_refresh[11].CLK
PI_DRAM_CLK => cnt_refresh[12].CLK
PI_DRAM_CLK => cnt_refresh[13].CLK
PI_DRAM_CLK => cnt_refresh[14].CLK
PI_DRAM_CLK => RESET_SYNCH:RESET_SYNCH_DRAM.PI_CLK
PI_DRAM_CLK => COMMAND_FIFO:FIFO_CMD_WRITE.rdclk
PI_DRAM_CLK => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.rdclk
PI_DRAM_CLK => COMMAND_FIFO:FIFO_CMD_READ.rdclk
PI_DRAM_CLK => READ_DATA_FIFO:FIFO_RD_DATA_OUT.wrclk
PI_DRAM_CLK => control_curr_state~1.DATAIN
PI_USER_CLK => RESET_SYNCH:RESET_SYNCH_USER.PI_CLK
PI_USER_CLK => SYNCH:SYNCH_INIT_DONE.PI_CLK1
PI_USER_CLK => COMMAND_FIFO:FIFO_CMD_WRITE.wrclk
PI_USER_CLK => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.wrclk
PI_USER_CLK => COMMAND_FIFO:FIFO_CMD_READ.wrclk
PI_USER_CLK => READ_DATA_FIFO:FIFO_RD_DATA_OUT.rdclk
PI_RESET => RESET_SYNCH:RESET_SYNCH_DRAM.PI_ARESET
PI_ACK => READ_DATA_FIFO:FIFO_RD_DATA_OUT.rdreq
PI_CMD_RDY => comb.IN0
PI_CMD_RDY => comb.IN0
PI_WR => comb.IN1
PI_WR => comb.IN1
PI_ADDR_IN[0] => COMMAND_FIFO:FIFO_CMD_WRITE.data[0]
PI_ADDR_IN[0] => COMMAND_FIFO:FIFO_CMD_READ.data[0]
PI_ADDR_IN[1] => COMMAND_FIFO:FIFO_CMD_WRITE.data[1]
PI_ADDR_IN[1] => COMMAND_FIFO:FIFO_CMD_READ.data[1]
PI_ADDR_IN[2] => COMMAND_FIFO:FIFO_CMD_WRITE.data[2]
PI_ADDR_IN[2] => COMMAND_FIFO:FIFO_CMD_READ.data[2]
PI_ADDR_IN[3] => COMMAND_FIFO:FIFO_CMD_WRITE.data[3]
PI_ADDR_IN[3] => COMMAND_FIFO:FIFO_CMD_READ.data[3]
PI_ADDR_IN[4] => COMMAND_FIFO:FIFO_CMD_WRITE.data[4]
PI_ADDR_IN[4] => COMMAND_FIFO:FIFO_CMD_READ.data[4]
PI_ADDR_IN[5] => COMMAND_FIFO:FIFO_CMD_WRITE.data[5]
PI_ADDR_IN[5] => COMMAND_FIFO:FIFO_CMD_READ.data[5]
PI_ADDR_IN[6] => COMMAND_FIFO:FIFO_CMD_WRITE.data[6]
PI_ADDR_IN[6] => COMMAND_FIFO:FIFO_CMD_READ.data[6]
PI_ADDR_IN[7] => COMMAND_FIFO:FIFO_CMD_WRITE.data[7]
PI_ADDR_IN[7] => COMMAND_FIFO:FIFO_CMD_READ.data[7]
PI_ADDR_IN[8] => COMMAND_FIFO:FIFO_CMD_WRITE.data[8]
PI_ADDR_IN[8] => COMMAND_FIFO:FIFO_CMD_READ.data[8]
PI_ADDR_IN[9] => COMMAND_FIFO:FIFO_CMD_WRITE.data[9]
PI_ADDR_IN[9] => COMMAND_FIFO:FIFO_CMD_READ.data[9]
PI_ADDR_IN[10] => COMMAND_FIFO:FIFO_CMD_WRITE.data[10]
PI_ADDR_IN[10] => COMMAND_FIFO:FIFO_CMD_READ.data[10]
PI_ADDR_IN[11] => COMMAND_FIFO:FIFO_CMD_WRITE.data[11]
PI_ADDR_IN[11] => COMMAND_FIFO:FIFO_CMD_READ.data[11]
PI_ADDR_IN[12] => COMMAND_FIFO:FIFO_CMD_WRITE.data[12]
PI_ADDR_IN[12] => COMMAND_FIFO:FIFO_CMD_READ.data[12]
PI_ADDR_IN[13] => COMMAND_FIFO:FIFO_CMD_WRITE.data[13]
PI_ADDR_IN[13] => COMMAND_FIFO:FIFO_CMD_READ.data[13]
PI_ADDR_IN[14] => COMMAND_FIFO:FIFO_CMD_WRITE.data[14]
PI_ADDR_IN[14] => COMMAND_FIFO:FIFO_CMD_READ.data[14]
PI_ADDR_IN[15] => COMMAND_FIFO:FIFO_CMD_WRITE.data[15]
PI_ADDR_IN[15] => COMMAND_FIFO:FIFO_CMD_READ.data[15]
PI_ADDR_IN[16] => COMMAND_FIFO:FIFO_CMD_WRITE.data[16]
PI_ADDR_IN[16] => COMMAND_FIFO:FIFO_CMD_READ.data[16]
PI_ADDR_IN[17] => COMMAND_FIFO:FIFO_CMD_WRITE.data[17]
PI_ADDR_IN[17] => COMMAND_FIFO:FIFO_CMD_READ.data[17]
PI_ADDR_IN[18] => COMMAND_FIFO:FIFO_CMD_WRITE.data[18]
PI_ADDR_IN[18] => COMMAND_FIFO:FIFO_CMD_READ.data[18]
PI_ADDR_IN[19] => COMMAND_FIFO:FIFO_CMD_WRITE.data[19]
PI_ADDR_IN[19] => COMMAND_FIFO:FIFO_CMD_READ.data[19]
PI_ADDR_IN[20] => COMMAND_FIFO:FIFO_CMD_WRITE.data[20]
PI_ADDR_IN[20] => COMMAND_FIFO:FIFO_CMD_READ.data[20]
PI_ADDR_IN[21] => COMMAND_FIFO:FIFO_CMD_WRITE.data[21]
PI_ADDR_IN[21] => COMMAND_FIFO:FIFO_CMD_READ.data[21]
PI_DATA_IN[0] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[0]
PI_DATA_IN[1] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[1]
PI_DATA_IN[2] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[2]
PI_DATA_IN[3] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[3]
PI_DATA_IN[4] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[4]
PI_DATA_IN[5] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[5]
PI_DATA_IN[6] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[6]
PI_DATA_IN[7] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[7]
PI_DATA_IN[8] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[8]
PI_DATA_IN[9] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[9]
PI_DATA_IN[10] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[10]
PI_DATA_IN[11] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[11]
PI_DATA_IN[12] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[12]
PI_DATA_IN[13] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[13]
PI_DATA_IN[14] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[14]
PI_DATA_IN[15] => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.data[15]
PI_DATA_RDY => WRITE_DATA_FIFO:FIFO_WR_DATA_IN.wrreq
PO_ADDR_OUT[0] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[16]
PO_ADDR_OUT[1] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[17]
PO_ADDR_OUT[2] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[18]
PO_ADDR_OUT[3] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[19]
PO_ADDR_OUT[4] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[20]
PO_ADDR_OUT[5] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[21]
PO_ADDR_OUT[6] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[22]
PO_ADDR_OUT[7] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[23]
PO_ADDR_OUT[8] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[24]
PO_ADDR_OUT[9] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[25]
PO_ADDR_OUT[10] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[26]
PO_ADDR_OUT[11] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[27]
PO_ADDR_OUT[12] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[28]
PO_ADDR_OUT[13] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[29]
PO_ADDR_OUT[14] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[30]
PO_ADDR_OUT[15] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[31]
PO_ADDR_OUT[16] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[32]
PO_ADDR_OUT[17] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[33]
PO_ADDR_OUT[18] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[34]
PO_ADDR_OUT[19] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[35]
PO_ADDR_OUT[20] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[36]
PO_ADDR_OUT[21] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[37]
PO_DATA_OUT[0] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[0]
PO_DATA_OUT[1] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[1]
PO_DATA_OUT[2] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[2]
PO_DATA_OUT[3] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[3]
PO_DATA_OUT[4] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[4]
PO_DATA_OUT[5] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[5]
PO_DATA_OUT[6] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[6]
PO_DATA_OUT[7] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[7]
PO_DATA_OUT[8] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[8]
PO_DATA_OUT[9] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[9]
PO_DATA_OUT[10] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[10]
PO_DATA_OUT[11] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[11]
PO_DATA_OUT[12] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[12]
PO_DATA_OUT[13] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[13]
PO_DATA_OUT[14] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[14]
PO_DATA_OUT[15] <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.q[15]
PO_DATA_RDY <= READ_DATA_FIFO:FIFO_RD_DATA_OUT.rdempty
PO_DRAM_WR_BUSY <= PO_DRAM_WR_BUSY.DB_MAX_OUTPUT_PORT_TYPE
PO_DRAM_RD_BUSY <= PO_DRAM_RD_BUSY.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK
datain_h[0] => altddio_out:ALTDDIO_OUT_component.datain_h[0]
datain_l[0] => altddio_out:ALTDDIO_OUT_component.datain_l[0]
outclock => altddio_out:ALTDDIO_OUT_component.outclock
outclocken => altddio_out:ALTDDIO_OUT_component.outclocken
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout[0]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_gck:auto_generated.datain_h[0]
datain_l[0] => ddio_out_gck:auto_generated.datain_l[0]
outclock => ddio_out_gck:auto_generated.outclock
outclocken => ddio_out_gck:auto_generated.outclocken
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_gck:auto_generated.dataout[0]
oe_out[0] <= <GND>


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
outclocken => ddio_outa[0].ENA


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM
PI_ARESET => synch[0].PRESET
PI_ARESET => synch[1].PRESET
PI_ARESET => synch[2].PRESET
PI_ARESET => synch[3].PRESET
PI_CLK => synch[0].CLK
PI_CLK => synch[1].CLK
PI_CLK => synch[2].CLK
PI_CLK => synch[3].CLK
PO_RESET <= PO_RESET.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER
PI_ARESET => synch[0].PRESET
PI_ARESET => synch[1].PRESET
PI_ARESET => synch[2].PRESET
PI_ARESET => synch[3].PRESET
PI_CLK => synch[0].CLK
PI_CLK => synch[1].CLK
PI_CLK => synch[2].CLK
PI_CLK => synch[3].CLK
PO_RESET <= PO_RESET.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA
datain[0] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[0]
datain[1] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[1]
datain[2] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[2]
datain[3] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[3]
datain[4] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[4]
datain[5] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[5]
datain[6] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[6]
datain[7] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[7]
datain[8] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[8]
datain[9] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[9]
datain[10] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[10]
datain[11] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[11]
datain[12] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[12]
datain[13] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[13]
datain[14] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[14]
datain[15] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.datain[15]
oe[0] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[0]
oe[1] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[1]
oe[2] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[2]
oe[3] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[3]
oe[4] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[4]
oe[5] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[5]
oe[6] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[6]
oe[7] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[7]
oe[8] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[8]
oe[9] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[9]
oe[10] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[10]
oe[11] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[11]
oe[12] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[12]
oe[13] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[13]
oe[14] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[14]
oe[15] => IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.oe[15]
dataio[0] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[0]
dataio[1] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[1]
dataio[2] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[2]
dataio[3] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[3]
dataio[4] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[4]
dataio[5] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[5]
dataio[6] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[6]
dataio[7] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[7]
dataio[8] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[8]
dataio[9] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[9]
dataio[10] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[10]
dataio[11] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[11]
dataio[12] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[12]
dataio[13] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[13]
dataio[14] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[14]
dataio[15] <> IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataio[15]
dataout[0] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[0]
dataout[1] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[1]
dataout[2] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[2]
dataout[3] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[3]
dataout[4] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[4]
dataout[5] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[5]
dataout[6] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[6]
dataout[7] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[7]
dataout[8] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[8]
dataout[9] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[9]
dataout[10] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[10]
dataout[11] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[11]
dataout[12] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[12]
dataout[13] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[13]
dataout[14] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[14]
dataout[15] <= IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component.dataout[15]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component
datain[0] => \loop1:0:obufa.IN
datain[1] => \loop1:1:obufa.IN
datain[2] => \loop1:2:obufa.IN
datain[3] => \loop1:3:obufa.IN
datain[4] => \loop1:4:obufa.IN
datain[5] => \loop1:5:obufa.IN
datain[6] => \loop1:6:obufa.IN
datain[7] => \loop1:7:obufa.IN
datain[8] => \loop1:8:obufa.IN
datain[9] => \loop1:9:obufa.IN
datain[10] => \loop1:10:obufa.IN
datain[11] => \loop1:11:obufa.IN
datain[12] => \loop1:12:obufa.IN
datain[13] => \loop1:13:obufa.IN
datain[14] => \loop1:14:obufa.IN
datain[15] => \loop1:15:obufa.IN
dataio[0] <> dataio[0]
dataio[1] <> dataio[1]
dataio[2] <> dataio[2]
dataio[3] <> dataio[3]
dataio[4] <> dataio[4]
dataio[5] <> dataio[5]
dataio[6] <> dataio[6]
dataio[7] <> dataio[7]
dataio[8] <> dataio[8]
dataio[9] <> dataio[9]
dataio[10] <> dataio[10]
dataio[11] <> dataio[11]
dataio[12] <> dataio[12]
dataio[13] <> dataio[13]
dataio[14] <> dataio[14]
dataio[15] <> dataio[15]
dataout[0] <= \loop0:0:ibufa.OUT
dataout[1] <= \loop0:1:ibufa.OUT
dataout[2] <= \loop0:2:ibufa.OUT
dataout[3] <= \loop0:3:ibufa.OUT
dataout[4] <= \loop0:4:ibufa.OUT
dataout[5] <= \loop0:5:ibufa.OUT
dataout[6] <= \loop0:6:ibufa.OUT
dataout[7] <= \loop0:7:ibufa.OUT
dataout[8] <= \loop0:8:ibufa.OUT
dataout[9] <= \loop0:9:ibufa.OUT
dataout[10] <= \loop0:10:ibufa.OUT
dataout[11] <= \loop0:11:ibufa.OUT
dataout[12] <= \loop0:12:ibufa.OUT
dataout[13] <= \loop0:13:ibufa.OUT
dataout[14] <= \loop0:14:ibufa.OUT
dataout[15] <= \loop0:15:ibufa.OUT
oe[0] => \loop1:0:obufa.OE
oe[1] => \loop1:1:obufa.OE
oe[2] => \loop1:2:obufa.OE
oe[3] => \loop1:3:obufa.OE
oe[4] => \loop1:4:obufa.OE
oe[5] => \loop1:5:obufa.OE
oe[6] => \loop1:6:obufa.OE
oe[7] => \loop1:7:obufa.OE
oe[8] => \loop1:8:obufa.OE
oe[9] => \loop1:9:obufa.OE
oe[10] => \loop1:10:obufa.OE
oe[11] => \loop1:11:obufa.OE
oe[12] => \loop1:12:obufa.OE
oe[13] => \loop1:13:obufa.OE
oe[14] => \loop1:14:obufa.OE
oe[15] => \loop1:15:obufa.OE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE
PI_RESET1 => synch.OUTPUTSELECT
PI_RESET1 => synch.OUTPUTSELECT
PI_CLK1 => synch[0].CLK
PI_CLK1 => synch[1].CLK
PI_DATA2 => synch.DATAA
PO_DATA1 <= PO_DATA1.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component
data[0] => dcfifo_p2k1:auto_generated.data[0]
data[1] => dcfifo_p2k1:auto_generated.data[1]
data[2] => dcfifo_p2k1:auto_generated.data[2]
data[3] => dcfifo_p2k1:auto_generated.data[3]
data[4] => dcfifo_p2k1:auto_generated.data[4]
data[5] => dcfifo_p2k1:auto_generated.data[5]
data[6] => dcfifo_p2k1:auto_generated.data[6]
data[7] => dcfifo_p2k1:auto_generated.data[7]
data[8] => dcfifo_p2k1:auto_generated.data[8]
data[9] => dcfifo_p2k1:auto_generated.data[9]
data[10] => dcfifo_p2k1:auto_generated.data[10]
data[11] => dcfifo_p2k1:auto_generated.data[11]
data[12] => dcfifo_p2k1:auto_generated.data[12]
data[13] => dcfifo_p2k1:auto_generated.data[13]
data[14] => dcfifo_p2k1:auto_generated.data[14]
data[15] => dcfifo_p2k1:auto_generated.data[15]
data[16] => dcfifo_p2k1:auto_generated.data[16]
data[17] => dcfifo_p2k1:auto_generated.data[17]
data[18] => dcfifo_p2k1:auto_generated.data[18]
data[19] => dcfifo_p2k1:auto_generated.data[19]
data[20] => dcfifo_p2k1:auto_generated.data[20]
data[21] => dcfifo_p2k1:auto_generated.data[21]
q[0] <= dcfifo_p2k1:auto_generated.q[0]
q[1] <= dcfifo_p2k1:auto_generated.q[1]
q[2] <= dcfifo_p2k1:auto_generated.q[2]
q[3] <= dcfifo_p2k1:auto_generated.q[3]
q[4] <= dcfifo_p2k1:auto_generated.q[4]
q[5] <= dcfifo_p2k1:auto_generated.q[5]
q[6] <= dcfifo_p2k1:auto_generated.q[6]
q[7] <= dcfifo_p2k1:auto_generated.q[7]
q[8] <= dcfifo_p2k1:auto_generated.q[8]
q[9] <= dcfifo_p2k1:auto_generated.q[9]
q[10] <= dcfifo_p2k1:auto_generated.q[10]
q[11] <= dcfifo_p2k1:auto_generated.q[11]
q[12] <= dcfifo_p2k1:auto_generated.q[12]
q[13] <= dcfifo_p2k1:auto_generated.q[13]
q[14] <= dcfifo_p2k1:auto_generated.q[14]
q[15] <= dcfifo_p2k1:auto_generated.q[15]
q[16] <= dcfifo_p2k1:auto_generated.q[16]
q[17] <= dcfifo_p2k1:auto_generated.q[17]
q[18] <= dcfifo_p2k1:auto_generated.q[18]
q[19] <= dcfifo_p2k1:auto_generated.q[19]
q[20] <= dcfifo_p2k1:auto_generated.q[20]
q[21] <= dcfifo_p2k1:auto_generated.q[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_p2k1:auto_generated.rdclk
rdreq => dcfifo_p2k1:auto_generated.rdreq
wrclk => dcfifo_p2k1:auto_generated.wrclk
wrreq => dcfifo_p2k1:auto_generated.wrreq
aclr => dcfifo_p2k1:auto_generated.aclr
rdempty <= dcfifo_p2k1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_p2k1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
aclr => a_graycounter_p57:rdptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_g1p.aclr
aclr => altsyncram_vn41:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdptr_g[4].IN0
aclr => wrptr_g[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vn41:fifo_ram.data_a[0]
data[1] => altsyncram_vn41:fifo_ram.data_a[1]
data[2] => altsyncram_vn41:fifo_ram.data_a[2]
data[3] => altsyncram_vn41:fifo_ram.data_a[3]
data[4] => altsyncram_vn41:fifo_ram.data_a[4]
data[5] => altsyncram_vn41:fifo_ram.data_a[5]
data[6] => altsyncram_vn41:fifo_ram.data_a[6]
data[7] => altsyncram_vn41:fifo_ram.data_a[7]
data[8] => altsyncram_vn41:fifo_ram.data_a[8]
data[9] => altsyncram_vn41:fifo_ram.data_a[9]
data[10] => altsyncram_vn41:fifo_ram.data_a[10]
data[11] => altsyncram_vn41:fifo_ram.data_a[11]
data[12] => altsyncram_vn41:fifo_ram.data_a[12]
data[13] => altsyncram_vn41:fifo_ram.data_a[13]
data[14] => altsyncram_vn41:fifo_ram.data_a[14]
data[15] => altsyncram_vn41:fifo_ram.data_a[15]
data[16] => altsyncram_vn41:fifo_ram.data_a[16]
data[17] => altsyncram_vn41:fifo_ram.data_a[17]
data[18] => altsyncram_vn41:fifo_ram.data_a[18]
data[19] => altsyncram_vn41:fifo_ram.data_a[19]
data[20] => altsyncram_vn41:fifo_ram.data_a[20]
data[21] => altsyncram_vn41:fifo_ram.data_a[21]
q[0] <= altsyncram_vn41:fifo_ram.q_b[0]
q[1] <= altsyncram_vn41:fifo_ram.q_b[1]
q[2] <= altsyncram_vn41:fifo_ram.q_b[2]
q[3] <= altsyncram_vn41:fifo_ram.q_b[3]
q[4] <= altsyncram_vn41:fifo_ram.q_b[4]
q[5] <= altsyncram_vn41:fifo_ram.q_b[5]
q[6] <= altsyncram_vn41:fifo_ram.q_b[6]
q[7] <= altsyncram_vn41:fifo_ram.q_b[7]
q[8] <= altsyncram_vn41:fifo_ram.q_b[8]
q[9] <= altsyncram_vn41:fifo_ram.q_b[9]
q[10] <= altsyncram_vn41:fifo_ram.q_b[10]
q[11] <= altsyncram_vn41:fifo_ram.q_b[11]
q[12] <= altsyncram_vn41:fifo_ram.q_b[12]
q[13] <= altsyncram_vn41:fifo_ram.q_b[13]
q[14] <= altsyncram_vn41:fifo_ram.q_b[14]
q[15] <= altsyncram_vn41:fifo_ram.q_b[15]
q[16] <= altsyncram_vn41:fifo_ram.q_b[16]
q[17] <= altsyncram_vn41:fifo_ram.q_b[17]
q[18] <= altsyncram_vn41:fifo_ram.q_b[18]
q[19] <= altsyncram_vn41:fifo_ram.q_b[19]
q[20] <= altsyncram_vn41:fifo_ram.q_b[20]
q[21] <= altsyncram_vn41:fifo_ram.q_b[21]
rdclk => a_graycounter_p57:rdptr_g1p.clock
rdclk => altsyncram_vn41:fifo_ram.clock1
rdclk => alt_synch_pipe_snl:rs_dgwp.clock
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ljc:wrptr_g1p.clock
wrclk => altsyncram_vn41:fifo_ram.clock0
wrclk => alt_synch_pipe_tnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
clock => dffpipe_dd9:dffpipe12.clock
clrn => dffpipe_dd9:dffpipe12.clrn
d[0] => dffpipe_dd9:dffpipe12.d[0]
d[1] => dffpipe_dd9:dffpipe12.d[1]
d[2] => dffpipe_dd9:dffpipe12.d[2]
d[3] => dffpipe_dd9:dffpipe12.d[3]
d[4] => dffpipe_dd9:dffpipe12.d[4]
q[0] <= dffpipe_dd9:dffpipe12.q[0]
q[1] <= dffpipe_dd9:dffpipe12.q[1]
q[2] <= dffpipe_dd9:dffpipe12.q[2]
q[3] <= dffpipe_dd9:dffpipe12.q[3]
q[4] <= dffpipe_dd9:dffpipe12.q[4]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]
q[0] <= dffpipe_ed9:dffpipe15.q[0]
q[1] <= dffpipe_ed9:dffpipe15.q[1]
q[2] <= dffpipe_ed9:dffpipe15.q[2]
q[3] <= dffpipe_ed9:dffpipe15.q[3]
q[4] <= dffpipe_ed9:dffpipe15.q[4]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component
data[0] => dcfifo_63k1:auto_generated.data[0]
data[1] => dcfifo_63k1:auto_generated.data[1]
data[2] => dcfifo_63k1:auto_generated.data[2]
data[3] => dcfifo_63k1:auto_generated.data[3]
data[4] => dcfifo_63k1:auto_generated.data[4]
data[5] => dcfifo_63k1:auto_generated.data[5]
data[6] => dcfifo_63k1:auto_generated.data[6]
data[7] => dcfifo_63k1:auto_generated.data[7]
data[8] => dcfifo_63k1:auto_generated.data[8]
data[9] => dcfifo_63k1:auto_generated.data[9]
data[10] => dcfifo_63k1:auto_generated.data[10]
data[11] => dcfifo_63k1:auto_generated.data[11]
data[12] => dcfifo_63k1:auto_generated.data[12]
data[13] => dcfifo_63k1:auto_generated.data[13]
data[14] => dcfifo_63k1:auto_generated.data[14]
data[15] => dcfifo_63k1:auto_generated.data[15]
q[0] <= dcfifo_63k1:auto_generated.q[0]
q[1] <= dcfifo_63k1:auto_generated.q[1]
q[2] <= dcfifo_63k1:auto_generated.q[2]
q[3] <= dcfifo_63k1:auto_generated.q[3]
q[4] <= dcfifo_63k1:auto_generated.q[4]
q[5] <= dcfifo_63k1:auto_generated.q[5]
q[6] <= dcfifo_63k1:auto_generated.q[6]
q[7] <= dcfifo_63k1:auto_generated.q[7]
q[8] <= dcfifo_63k1:auto_generated.q[8]
q[9] <= dcfifo_63k1:auto_generated.q[9]
q[10] <= dcfifo_63k1:auto_generated.q[10]
q[11] <= dcfifo_63k1:auto_generated.q[11]
q[12] <= dcfifo_63k1:auto_generated.q[12]
q[13] <= dcfifo_63k1:auto_generated.q[13]
q[14] <= dcfifo_63k1:auto_generated.q[14]
q[15] <= dcfifo_63k1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_63k1:auto_generated.rdclk
rdreq => dcfifo_63k1:auto_generated.rdreq
wrclk => dcfifo_63k1:auto_generated.wrclk
wrreq => dcfifo_63k1:auto_generated.wrreq
aclr => dcfifo_63k1:auto_generated.aclr
rdempty <= dcfifo_63k1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_63k1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_9o41:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_9o41:fifo_ram.data_a[0]
data[1] => altsyncram_9o41:fifo_ram.data_a[1]
data[2] => altsyncram_9o41:fifo_ram.data_a[2]
data[3] => altsyncram_9o41:fifo_ram.data_a[3]
data[4] => altsyncram_9o41:fifo_ram.data_a[4]
data[5] => altsyncram_9o41:fifo_ram.data_a[5]
data[6] => altsyncram_9o41:fifo_ram.data_a[6]
data[7] => altsyncram_9o41:fifo_ram.data_a[7]
data[8] => altsyncram_9o41:fifo_ram.data_a[8]
data[9] => altsyncram_9o41:fifo_ram.data_a[9]
data[10] => altsyncram_9o41:fifo_ram.data_a[10]
data[11] => altsyncram_9o41:fifo_ram.data_a[11]
data[12] => altsyncram_9o41:fifo_ram.data_a[12]
data[13] => altsyncram_9o41:fifo_ram.data_a[13]
data[14] => altsyncram_9o41:fifo_ram.data_a[14]
data[15] => altsyncram_9o41:fifo_ram.data_a[15]
q[0] <= altsyncram_9o41:fifo_ram.q_b[0]
q[1] <= altsyncram_9o41:fifo_ram.q_b[1]
q[2] <= altsyncram_9o41:fifo_ram.q_b[2]
q[3] <= altsyncram_9o41:fifo_ram.q_b[3]
q[4] <= altsyncram_9o41:fifo_ram.q_b[4]
q[5] <= altsyncram_9o41:fifo_ram.q_b[5]
q[6] <= altsyncram_9o41:fifo_ram.q_b[6]
q[7] <= altsyncram_9o41:fifo_ram.q_b[7]
q[8] <= altsyncram_9o41:fifo_ram.q_b[8]
q[9] <= altsyncram_9o41:fifo_ram.q_b[9]
q[10] <= altsyncram_9o41:fifo_ram.q_b[10]
q[11] <= altsyncram_9o41:fifo_ram.q_b[11]
q[12] <= altsyncram_9o41:fifo_ram.q_b[12]
q[13] <= altsyncram_9o41:fifo_ram.q_b[13]
q[14] <= altsyncram_9o41:fifo_ram.q_b[14]
q[15] <= altsyncram_9o41:fifo_ram.q_b[15]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_9o41:fifo_ram.clock1
rdclk => alt_synch_pipe_unl:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_9o41:fifo_ram.clock0
wrclk => alt_synch_pipe_vnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp
clock => dffpipe_fd9:dffpipe12.clock
clrn => dffpipe_fd9:dffpipe12.clrn
d[0] => dffpipe_fd9:dffpipe12.d[0]
d[1] => dffpipe_fd9:dffpipe12.d[1]
d[2] => dffpipe_fd9:dffpipe12.d[2]
d[3] => dffpipe_fd9:dffpipe12.d[3]
d[4] => dffpipe_fd9:dffpipe12.d[4]
d[5] => dffpipe_fd9:dffpipe12.d[5]
d[6] => dffpipe_fd9:dffpipe12.d[6]
q[0] <= dffpipe_fd9:dffpipe12.q[0]
q[1] <= dffpipe_fd9:dffpipe12.q[1]
q[2] <= dffpipe_fd9:dffpipe12.q[2]
q[3] <= dffpipe_fd9:dffpipe12.q[3]
q[4] <= dffpipe_fd9:dffpipe12.q[4]
q[5] <= dffpipe_fd9:dffpipe12.q[5]
q[6] <= dffpipe_fd9:dffpipe12.q[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
clock => dffpipe_gd9:dffpipe15.clock
clrn => dffpipe_gd9:dffpipe15.clrn
d[0] => dffpipe_gd9:dffpipe15.d[0]
d[1] => dffpipe_gd9:dffpipe15.d[1]
d[2] => dffpipe_gd9:dffpipe15.d[2]
d[3] => dffpipe_gd9:dffpipe15.d[3]
d[4] => dffpipe_gd9:dffpipe15.d[4]
d[5] => dffpipe_gd9:dffpipe15.d[5]
d[6] => dffpipe_gd9:dffpipe15.d[6]
q[0] <= dffpipe_gd9:dffpipe15.q[0]
q[1] <= dffpipe_gd9:dffpipe15.q[1]
q[2] <= dffpipe_gd9:dffpipe15.q[2]
q[3] <= dffpipe_gd9:dffpipe15.q[3]
q[4] <= dffpipe_gd9:dffpipe15.q[4]
q[5] <= dffpipe_gd9:dffpipe15.q[5]
q[6] <= dffpipe_gd9:dffpipe15.q[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component
data[0] => dcfifo_p2k1:auto_generated.data[0]
data[1] => dcfifo_p2k1:auto_generated.data[1]
data[2] => dcfifo_p2k1:auto_generated.data[2]
data[3] => dcfifo_p2k1:auto_generated.data[3]
data[4] => dcfifo_p2k1:auto_generated.data[4]
data[5] => dcfifo_p2k1:auto_generated.data[5]
data[6] => dcfifo_p2k1:auto_generated.data[6]
data[7] => dcfifo_p2k1:auto_generated.data[7]
data[8] => dcfifo_p2k1:auto_generated.data[8]
data[9] => dcfifo_p2k1:auto_generated.data[9]
data[10] => dcfifo_p2k1:auto_generated.data[10]
data[11] => dcfifo_p2k1:auto_generated.data[11]
data[12] => dcfifo_p2k1:auto_generated.data[12]
data[13] => dcfifo_p2k1:auto_generated.data[13]
data[14] => dcfifo_p2k1:auto_generated.data[14]
data[15] => dcfifo_p2k1:auto_generated.data[15]
data[16] => dcfifo_p2k1:auto_generated.data[16]
data[17] => dcfifo_p2k1:auto_generated.data[17]
data[18] => dcfifo_p2k1:auto_generated.data[18]
data[19] => dcfifo_p2k1:auto_generated.data[19]
data[20] => dcfifo_p2k1:auto_generated.data[20]
data[21] => dcfifo_p2k1:auto_generated.data[21]
q[0] <= dcfifo_p2k1:auto_generated.q[0]
q[1] <= dcfifo_p2k1:auto_generated.q[1]
q[2] <= dcfifo_p2k1:auto_generated.q[2]
q[3] <= dcfifo_p2k1:auto_generated.q[3]
q[4] <= dcfifo_p2k1:auto_generated.q[4]
q[5] <= dcfifo_p2k1:auto_generated.q[5]
q[6] <= dcfifo_p2k1:auto_generated.q[6]
q[7] <= dcfifo_p2k1:auto_generated.q[7]
q[8] <= dcfifo_p2k1:auto_generated.q[8]
q[9] <= dcfifo_p2k1:auto_generated.q[9]
q[10] <= dcfifo_p2k1:auto_generated.q[10]
q[11] <= dcfifo_p2k1:auto_generated.q[11]
q[12] <= dcfifo_p2k1:auto_generated.q[12]
q[13] <= dcfifo_p2k1:auto_generated.q[13]
q[14] <= dcfifo_p2k1:auto_generated.q[14]
q[15] <= dcfifo_p2k1:auto_generated.q[15]
q[16] <= dcfifo_p2k1:auto_generated.q[16]
q[17] <= dcfifo_p2k1:auto_generated.q[17]
q[18] <= dcfifo_p2k1:auto_generated.q[18]
q[19] <= dcfifo_p2k1:auto_generated.q[19]
q[20] <= dcfifo_p2k1:auto_generated.q[20]
q[21] <= dcfifo_p2k1:auto_generated.q[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_p2k1:auto_generated.rdclk
rdreq => dcfifo_p2k1:auto_generated.rdreq
wrclk => dcfifo_p2k1:auto_generated.wrclk
wrreq => dcfifo_p2k1:auto_generated.wrreq
aclr => dcfifo_p2k1:auto_generated.aclr
rdempty <= dcfifo_p2k1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_p2k1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
aclr => a_graycounter_p57:rdptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_g1p.aclr
aclr => altsyncram_vn41:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdptr_g[4].IN0
aclr => wrptr_g[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vn41:fifo_ram.data_a[0]
data[1] => altsyncram_vn41:fifo_ram.data_a[1]
data[2] => altsyncram_vn41:fifo_ram.data_a[2]
data[3] => altsyncram_vn41:fifo_ram.data_a[3]
data[4] => altsyncram_vn41:fifo_ram.data_a[4]
data[5] => altsyncram_vn41:fifo_ram.data_a[5]
data[6] => altsyncram_vn41:fifo_ram.data_a[6]
data[7] => altsyncram_vn41:fifo_ram.data_a[7]
data[8] => altsyncram_vn41:fifo_ram.data_a[8]
data[9] => altsyncram_vn41:fifo_ram.data_a[9]
data[10] => altsyncram_vn41:fifo_ram.data_a[10]
data[11] => altsyncram_vn41:fifo_ram.data_a[11]
data[12] => altsyncram_vn41:fifo_ram.data_a[12]
data[13] => altsyncram_vn41:fifo_ram.data_a[13]
data[14] => altsyncram_vn41:fifo_ram.data_a[14]
data[15] => altsyncram_vn41:fifo_ram.data_a[15]
data[16] => altsyncram_vn41:fifo_ram.data_a[16]
data[17] => altsyncram_vn41:fifo_ram.data_a[17]
data[18] => altsyncram_vn41:fifo_ram.data_a[18]
data[19] => altsyncram_vn41:fifo_ram.data_a[19]
data[20] => altsyncram_vn41:fifo_ram.data_a[20]
data[21] => altsyncram_vn41:fifo_ram.data_a[21]
q[0] <= altsyncram_vn41:fifo_ram.q_b[0]
q[1] <= altsyncram_vn41:fifo_ram.q_b[1]
q[2] <= altsyncram_vn41:fifo_ram.q_b[2]
q[3] <= altsyncram_vn41:fifo_ram.q_b[3]
q[4] <= altsyncram_vn41:fifo_ram.q_b[4]
q[5] <= altsyncram_vn41:fifo_ram.q_b[5]
q[6] <= altsyncram_vn41:fifo_ram.q_b[6]
q[7] <= altsyncram_vn41:fifo_ram.q_b[7]
q[8] <= altsyncram_vn41:fifo_ram.q_b[8]
q[9] <= altsyncram_vn41:fifo_ram.q_b[9]
q[10] <= altsyncram_vn41:fifo_ram.q_b[10]
q[11] <= altsyncram_vn41:fifo_ram.q_b[11]
q[12] <= altsyncram_vn41:fifo_ram.q_b[12]
q[13] <= altsyncram_vn41:fifo_ram.q_b[13]
q[14] <= altsyncram_vn41:fifo_ram.q_b[14]
q[15] <= altsyncram_vn41:fifo_ram.q_b[15]
q[16] <= altsyncram_vn41:fifo_ram.q_b[16]
q[17] <= altsyncram_vn41:fifo_ram.q_b[17]
q[18] <= altsyncram_vn41:fifo_ram.q_b[18]
q[19] <= altsyncram_vn41:fifo_ram.q_b[19]
q[20] <= altsyncram_vn41:fifo_ram.q_b[20]
q[21] <= altsyncram_vn41:fifo_ram.q_b[21]
rdclk => a_graycounter_p57:rdptr_g1p.clock
rdclk => altsyncram_vn41:fifo_ram.clock1
rdclk => alt_synch_pipe_snl:rs_dgwp.clock
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ljc:wrptr_g1p.clock
wrclk => altsyncram_vn41:fifo_ram.clock0
wrclk => alt_synch_pipe_tnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
clock => dffpipe_dd9:dffpipe12.clock
clrn => dffpipe_dd9:dffpipe12.clrn
d[0] => dffpipe_dd9:dffpipe12.d[0]
d[1] => dffpipe_dd9:dffpipe12.d[1]
d[2] => dffpipe_dd9:dffpipe12.d[2]
d[3] => dffpipe_dd9:dffpipe12.d[3]
d[4] => dffpipe_dd9:dffpipe12.d[4]
q[0] <= dffpipe_dd9:dffpipe12.q[0]
q[1] <= dffpipe_dd9:dffpipe12.q[1]
q[2] <= dffpipe_dd9:dffpipe12.q[2]
q[3] <= dffpipe_dd9:dffpipe12.q[3]
q[4] <= dffpipe_dd9:dffpipe12.q[4]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]
q[0] <= dffpipe_ed9:dffpipe15.q[0]
q[1] <= dffpipe_ed9:dffpipe15.q[1]
q[2] <= dffpipe_ed9:dffpipe15.q[2]
q[3] <= dffpipe_ed9:dffpipe15.q[3]
q[4] <= dffpipe_ed9:dffpipe15.q[4]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component
data[0] => dcfifo_iam1:auto_generated.data[0]
data[1] => dcfifo_iam1:auto_generated.data[1]
data[2] => dcfifo_iam1:auto_generated.data[2]
data[3] => dcfifo_iam1:auto_generated.data[3]
data[4] => dcfifo_iam1:auto_generated.data[4]
data[5] => dcfifo_iam1:auto_generated.data[5]
data[6] => dcfifo_iam1:auto_generated.data[6]
data[7] => dcfifo_iam1:auto_generated.data[7]
data[8] => dcfifo_iam1:auto_generated.data[8]
data[9] => dcfifo_iam1:auto_generated.data[9]
data[10] => dcfifo_iam1:auto_generated.data[10]
data[11] => dcfifo_iam1:auto_generated.data[11]
data[12] => dcfifo_iam1:auto_generated.data[12]
data[13] => dcfifo_iam1:auto_generated.data[13]
data[14] => dcfifo_iam1:auto_generated.data[14]
data[15] => dcfifo_iam1:auto_generated.data[15]
data[16] => dcfifo_iam1:auto_generated.data[16]
data[17] => dcfifo_iam1:auto_generated.data[17]
data[18] => dcfifo_iam1:auto_generated.data[18]
data[19] => dcfifo_iam1:auto_generated.data[19]
data[20] => dcfifo_iam1:auto_generated.data[20]
data[21] => dcfifo_iam1:auto_generated.data[21]
data[22] => dcfifo_iam1:auto_generated.data[22]
data[23] => dcfifo_iam1:auto_generated.data[23]
data[24] => dcfifo_iam1:auto_generated.data[24]
data[25] => dcfifo_iam1:auto_generated.data[25]
data[26] => dcfifo_iam1:auto_generated.data[26]
data[27] => dcfifo_iam1:auto_generated.data[27]
data[28] => dcfifo_iam1:auto_generated.data[28]
data[29] => dcfifo_iam1:auto_generated.data[29]
data[30] => dcfifo_iam1:auto_generated.data[30]
data[31] => dcfifo_iam1:auto_generated.data[31]
data[32] => dcfifo_iam1:auto_generated.data[32]
data[33] => dcfifo_iam1:auto_generated.data[33]
data[34] => dcfifo_iam1:auto_generated.data[34]
data[35] => dcfifo_iam1:auto_generated.data[35]
data[36] => dcfifo_iam1:auto_generated.data[36]
data[37] => dcfifo_iam1:auto_generated.data[37]
q[0] <= dcfifo_iam1:auto_generated.q[0]
q[1] <= dcfifo_iam1:auto_generated.q[1]
q[2] <= dcfifo_iam1:auto_generated.q[2]
q[3] <= dcfifo_iam1:auto_generated.q[3]
q[4] <= dcfifo_iam1:auto_generated.q[4]
q[5] <= dcfifo_iam1:auto_generated.q[5]
q[6] <= dcfifo_iam1:auto_generated.q[6]
q[7] <= dcfifo_iam1:auto_generated.q[7]
q[8] <= dcfifo_iam1:auto_generated.q[8]
q[9] <= dcfifo_iam1:auto_generated.q[9]
q[10] <= dcfifo_iam1:auto_generated.q[10]
q[11] <= dcfifo_iam1:auto_generated.q[11]
q[12] <= dcfifo_iam1:auto_generated.q[12]
q[13] <= dcfifo_iam1:auto_generated.q[13]
q[14] <= dcfifo_iam1:auto_generated.q[14]
q[15] <= dcfifo_iam1:auto_generated.q[15]
q[16] <= dcfifo_iam1:auto_generated.q[16]
q[17] <= dcfifo_iam1:auto_generated.q[17]
q[18] <= dcfifo_iam1:auto_generated.q[18]
q[19] <= dcfifo_iam1:auto_generated.q[19]
q[20] <= dcfifo_iam1:auto_generated.q[20]
q[21] <= dcfifo_iam1:auto_generated.q[21]
q[22] <= dcfifo_iam1:auto_generated.q[22]
q[23] <= dcfifo_iam1:auto_generated.q[23]
q[24] <= dcfifo_iam1:auto_generated.q[24]
q[25] <= dcfifo_iam1:auto_generated.q[25]
q[26] <= dcfifo_iam1:auto_generated.q[26]
q[27] <= dcfifo_iam1:auto_generated.q[27]
q[28] <= dcfifo_iam1:auto_generated.q[28]
q[29] <= dcfifo_iam1:auto_generated.q[29]
q[30] <= dcfifo_iam1:auto_generated.q[30]
q[31] <= dcfifo_iam1:auto_generated.q[31]
q[32] <= dcfifo_iam1:auto_generated.q[32]
q[33] <= dcfifo_iam1:auto_generated.q[33]
q[34] <= dcfifo_iam1:auto_generated.q[34]
q[35] <= dcfifo_iam1:auto_generated.q[35]
q[36] <= dcfifo_iam1:auto_generated.q[36]
q[37] <= dcfifo_iam1:auto_generated.q[37]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_iam1:auto_generated.rdclk
rdreq => dcfifo_iam1:auto_generated.rdreq
wrclk => dcfifo_iam1:auto_generated.wrclk
wrreq => dcfifo_iam1:auto_generated.wrreq
aclr => dcfifo_iam1:auto_generated.aclr
rdempty <= dcfifo_iam1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_iam1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_iam1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_iam1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_iam1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_iam1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_iam1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_iam1:auto_generated.wrusedw[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_ho41:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ho41:fifo_ram.data_a[0]
data[1] => altsyncram_ho41:fifo_ram.data_a[1]
data[2] => altsyncram_ho41:fifo_ram.data_a[2]
data[3] => altsyncram_ho41:fifo_ram.data_a[3]
data[4] => altsyncram_ho41:fifo_ram.data_a[4]
data[5] => altsyncram_ho41:fifo_ram.data_a[5]
data[6] => altsyncram_ho41:fifo_ram.data_a[6]
data[7] => altsyncram_ho41:fifo_ram.data_a[7]
data[8] => altsyncram_ho41:fifo_ram.data_a[8]
data[9] => altsyncram_ho41:fifo_ram.data_a[9]
data[10] => altsyncram_ho41:fifo_ram.data_a[10]
data[11] => altsyncram_ho41:fifo_ram.data_a[11]
data[12] => altsyncram_ho41:fifo_ram.data_a[12]
data[13] => altsyncram_ho41:fifo_ram.data_a[13]
data[14] => altsyncram_ho41:fifo_ram.data_a[14]
data[15] => altsyncram_ho41:fifo_ram.data_a[15]
data[16] => altsyncram_ho41:fifo_ram.data_a[16]
data[17] => altsyncram_ho41:fifo_ram.data_a[17]
data[18] => altsyncram_ho41:fifo_ram.data_a[18]
data[19] => altsyncram_ho41:fifo_ram.data_a[19]
data[20] => altsyncram_ho41:fifo_ram.data_a[20]
data[21] => altsyncram_ho41:fifo_ram.data_a[21]
data[22] => altsyncram_ho41:fifo_ram.data_a[22]
data[23] => altsyncram_ho41:fifo_ram.data_a[23]
data[24] => altsyncram_ho41:fifo_ram.data_a[24]
data[25] => altsyncram_ho41:fifo_ram.data_a[25]
data[26] => altsyncram_ho41:fifo_ram.data_a[26]
data[27] => altsyncram_ho41:fifo_ram.data_a[27]
data[28] => altsyncram_ho41:fifo_ram.data_a[28]
data[29] => altsyncram_ho41:fifo_ram.data_a[29]
data[30] => altsyncram_ho41:fifo_ram.data_a[30]
data[31] => altsyncram_ho41:fifo_ram.data_a[31]
data[32] => altsyncram_ho41:fifo_ram.data_a[32]
data[33] => altsyncram_ho41:fifo_ram.data_a[33]
data[34] => altsyncram_ho41:fifo_ram.data_a[34]
data[35] => altsyncram_ho41:fifo_ram.data_a[35]
data[36] => altsyncram_ho41:fifo_ram.data_a[36]
data[37] => altsyncram_ho41:fifo_ram.data_a[37]
q[0] <= altsyncram_ho41:fifo_ram.q_b[0]
q[1] <= altsyncram_ho41:fifo_ram.q_b[1]
q[2] <= altsyncram_ho41:fifo_ram.q_b[2]
q[3] <= altsyncram_ho41:fifo_ram.q_b[3]
q[4] <= altsyncram_ho41:fifo_ram.q_b[4]
q[5] <= altsyncram_ho41:fifo_ram.q_b[5]
q[6] <= altsyncram_ho41:fifo_ram.q_b[6]
q[7] <= altsyncram_ho41:fifo_ram.q_b[7]
q[8] <= altsyncram_ho41:fifo_ram.q_b[8]
q[9] <= altsyncram_ho41:fifo_ram.q_b[9]
q[10] <= altsyncram_ho41:fifo_ram.q_b[10]
q[11] <= altsyncram_ho41:fifo_ram.q_b[11]
q[12] <= altsyncram_ho41:fifo_ram.q_b[12]
q[13] <= altsyncram_ho41:fifo_ram.q_b[13]
q[14] <= altsyncram_ho41:fifo_ram.q_b[14]
q[15] <= altsyncram_ho41:fifo_ram.q_b[15]
q[16] <= altsyncram_ho41:fifo_ram.q_b[16]
q[17] <= altsyncram_ho41:fifo_ram.q_b[17]
q[18] <= altsyncram_ho41:fifo_ram.q_b[18]
q[19] <= altsyncram_ho41:fifo_ram.q_b[19]
q[20] <= altsyncram_ho41:fifo_ram.q_b[20]
q[21] <= altsyncram_ho41:fifo_ram.q_b[21]
q[22] <= altsyncram_ho41:fifo_ram.q_b[22]
q[23] <= altsyncram_ho41:fifo_ram.q_b[23]
q[24] <= altsyncram_ho41:fifo_ram.q_b[24]
q[25] <= altsyncram_ho41:fifo_ram.q_b[25]
q[26] <= altsyncram_ho41:fifo_ram.q_b[26]
q[27] <= altsyncram_ho41:fifo_ram.q_b[27]
q[28] <= altsyncram_ho41:fifo_ram.q_b[28]
q[29] <= altsyncram_ho41:fifo_ram.q_b[29]
q[30] <= altsyncram_ho41:fifo_ram.q_b[30]
q[31] <= altsyncram_ho41:fifo_ram.q_b[31]
q[32] <= altsyncram_ho41:fifo_ram.q_b[32]
q[33] <= altsyncram_ho41:fifo_ram.q_b[33]
q[34] <= altsyncram_ho41:fifo_ram.q_b[34]
q[35] <= altsyncram_ho41:fifo_ram.q_b[35]
q[36] <= altsyncram_ho41:fifo_ram.q_b[36]
q[37] <= altsyncram_ho41:fifo_ram.q_b[37]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_ho41:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_ho41:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_id9:ws_brp.clock
wrclk => dffpipe_id9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= dffpipe_8d9:wrfull_reg.q[0]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
aclr1 => ram_block5a32.CLR1
aclr1 => ram_block5a33.CLR1
aclr1 => ram_block5a34.CLR1
aclr1 => ram_block5a35.CLR1
aclr1 => ram_block5a36.CLR1
aclr1 => ram_block5a37.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[4] => ram_block5a36.PORTAADDR4
address_a[4] => ram_block5a37.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[5] => ram_block5a32.PORTAADDR5
address_a[5] => ram_block5a33.PORTAADDR5
address_a[5] => ram_block5a34.PORTAADDR5
address_a[5] => ram_block5a35.PORTAADDR5
address_a[5] => ram_block5a36.PORTAADDR5
address_a[5] => ram_block5a37.PORTAADDR5
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[4] => ram_block5a36.PORTBADDR4
address_b[4] => ram_block5a37.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[5] => ram_block5a32.PORTBADDR5
address_b[5] => ram_block5a33.PORTBADDR5
address_b[5] => ram_block5a34.PORTBADDR5
address_b[5] => ram_block5a35.PORTBADDR5
address_b[5] => ram_block5a36.PORTBADDR5
address_b[5] => ram_block5a37.PORTBADDR5
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
addressstall_b => ram_block5a36.PORTBADDRSTALL
addressstall_b => ram_block5a37.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
clock1 => ram_block5a36.CLK1
clock1 => ram_block5a37.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a28.ENA0
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a29.ENA0
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a30.ENA0
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a31.ENA0
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a32.ENA0
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a33.ENA0
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a34.ENA0
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a35.ENA0
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a36.ENA0
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a37.ENA0


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe6.clock
clrn => dffpipe_hd9:dffpipe6.clrn
d[0] => dffpipe_hd9:dffpipe6.d[0]
d[1] => dffpipe_hd9:dffpipe6.d[1]
d[2] => dffpipe_hd9:dffpipe6.d[2]
d[3] => dffpipe_hd9:dffpipe6.d[3]
d[4] => dffpipe_hd9:dffpipe6.d[4]
d[5] => dffpipe_hd9:dffpipe6.d[5]
d[6] => dffpipe_hd9:dffpipe6.d[6]
q[0] <= dffpipe_hd9:dffpipe6.q[0]
q[1] <= dffpipe_hd9:dffpipe6.q[1]
q[2] <= dffpipe_hd9:dffpipe6.q[2]
q[3] <= dffpipe_hd9:dffpipe6.q[3]
q[4] <= dffpipe_hd9:dffpipe6.q[4]
q[5] <= dffpipe_hd9:dffpipe6.q[5]
q[6] <= dffpipe_hd9:dffpipe6.q[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe9a[0].CLK
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_jd9:dffpipe11.clock
clrn => dffpipe_jd9:dffpipe11.clrn
d[0] => dffpipe_jd9:dffpipe11.d[0]
d[1] => dffpipe_jd9:dffpipe11.d[1]
d[2] => dffpipe_jd9:dffpipe11.d[2]
d[3] => dffpipe_jd9:dffpipe11.d[3]
d[4] => dffpipe_jd9:dffpipe11.d[4]
d[5] => dffpipe_jd9:dffpipe11.d[5]
d[6] => dffpipe_jd9:dffpipe11.d[6]
q[0] <= dffpipe_jd9:dffpipe11.q[0]
q[1] <= dffpipe_jd9:dffpipe11.q[1]
q[2] <= dffpipe_jd9:dffpipe11.q[2]
q[3] <= dffpipe_jd9:dffpipe11.q[3]
q[4] <= dffpipe_jd9:dffpipe11.q[4]
q[5] <= dffpipe_jd9:dffpipe11.q[5]
q[6] <= dffpipe_jd9:dffpipe11.q[6]


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|PILC|PLL:inst2
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|PILC|PLL:inst2|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PILC|PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|PILC|Input_Unit:inst23
Input <= <GND>


|PILC|Output_Unit:inst52
Output <= <VCC>


|PILC|Input_Unit:inst24
Input <= <GND>


|PILC|Output_Unit:inst46
Output <= <VCC>


|PILC|Input_Unit:inst29
Input <= <GND>


|PILC|Input_Unit:inst27
Input <= <GND>


|PILC|Input_Unit:inst28
Input <= <GND>


|PILC|Output_Unit:inst47
Output <= <VCC>


|PILC|Input_Unit:inst25
Input <= <GND>


|PILC|Input_Unit:inst41
Input <= <GND>


|PILC|Input_Unit:inst39
Input <= <GND>


|PILC|Input_Unit:inst26
Input <= <GND>


|PILC|Output_Unit:inst48
Output <= <VCC>


|PILC|Output_Unit:inst49
Output <= <VCC>


|PILC|Output_Unit:inst50
Output <= <VCC>


|PILC|Output_Unit:inst51
Output <= <VCC>


|PILC|Delay_Gategenerator:inst
CLK => Counter_3_sr[0].CLK
CLK => Counter_3_sr[1].CLK
CLK => Counter_2_sr[0].CLK
CLK => Counter_2_sr[1].CLK
CLK => Counter_1_sr[0].CLK
CLK => Counter_1_sr[1].CLK
CLK => Time1[0].CLK
CLK => Time1[1].CLK
CLK => Time1[2].CLK
CLK => Time1[3].CLK
CLK => Time1[4].CLK
CLK => Time1[5].CLK
CLK => Time1[6].CLK
CLK => Time1[7].CLK
CLK => Time1[8].CLK
CLK => Time1[9].CLK
CLK => Time1[10].CLK
CLK => Time1[11].CLK
CLK => Time1[12].CLK
CLK => Time1[13].CLK
CLK => Time1[14].CLK
CLK => Time1[15].CLK
CLK => Time1[16].CLK
CLK => Time1[17].CLK
CLK => Time1[18].CLK
CLK => Time1[19].CLK
CLK => Time1[20].CLK
CLK => Time1[21].CLK
CLK => Time1[22].CLK
CLK => Time1[23].CLK
CLK => Time1[24].CLK
CLK => Time1[25].CLK
CLK => Time1[26].CLK
CLK => Time1[27].CLK
CLK => Time1[28].CLK
CLK => Time1[29].CLK
CLK => Time1[30].CLK
CLK => Time1[31].CLK
CLK => Trigger_sr[0].CLK
CLK => Trigger_sr[1].CLK
CLK => Delay[0].CLK
CLK => Delay[1].CLK
CLK => Delay[2].CLK
CLK => Delay[3].CLK
CLK => Delay[4].CLK
CLK => Delay[5].CLK
CLK => Delay[6].CLK
CLK => Delay[7].CLK
CLK => Delay[8].CLK
CLK => Delay[9].CLK
CLK => Delay[10].CLK
CLK => Delay[11].CLK
CLK => Delay[12].CLK
CLK => Delay[13].CLK
CLK => Delay[14].CLK
CLK => Delay[15].CLK
CLK => Delay[16].CLK
CLK => Delay[17].CLK
CLK => Delay[18].CLK
CLK => Delay[19].CLK
CLK => Delay[20].CLK
CLK => Delay[21].CLK
CLK => Delay[22].CLK
CLK => Delay[23].CLK
CLK => Delay[24].CLK
CLK => Delay[25].CLK
CLK => Delay[26].CLK
CLK => Delay[27].CLK
CLK => Delay[28].CLK
CLK => Delay[29].CLK
CLK => Delay[30].CLK
CLK => Delay[31].CLK
CLK => Gate~reg0.CLK
CLK => Quantity[0].CLK
CLK => Quantity[1].CLK
CLK => Quantity[2].CLK
CLK => Quantity[3].CLK
CLK => Quantity[4].CLK
CLK => Quantity[5].CLK
CLK => Quantity[6].CLK
CLK => Quantity[7].CLK
CLK => Quantity[8].CLK
CLK => Quantity[9].CLK
CLK => Quantity[10].CLK
CLK => Quantity[11].CLK
CLK => Quantity[12].CLK
CLK => Quantity[13].CLK
CLK => Quantity[14].CLK
CLK => Quantity[15].CLK
CLK => Quantity[16].CLK
CLK => Quantity[17].CLK
CLK => Quantity[18].CLK
CLK => Quantity[19].CLK
CLK => Quantity[20].CLK
CLK => Quantity[21].CLK
CLK => Quantity[22].CLK
CLK => Quantity[23].CLK
CLK => Quantity[24].CLK
CLK => Quantity[25].CLK
CLK => Quantity[26].CLK
CLK => Quantity[27].CLK
CLK => Quantity[28].CLK
CLK => Quantity[29].CLK
CLK => Quantity[30].CLK
CLK => Quantity[31].CLK
CLK => Counter_3_Value_int[0].CLK
CLK => Counter_3_Value_int[1].CLK
CLK => Counter_3_Value_int[2].CLK
CLK => Counter_3_Value_int[3].CLK
CLK => Counter_3_Value_int[4].CLK
CLK => Counter_3_Value_int[5].CLK
CLK => Counter_3_Value_int[6].CLK
CLK => Counter_3_Value_int[7].CLK
CLK => Counter_3_Value_int[8].CLK
CLK => Counter_3_Value_int[9].CLK
CLK => Counter_3_Value_int[10].CLK
CLK => Counter_3_Value_int[11].CLK
CLK => Counter_3_Value_int[12].CLK
CLK => Counter_3_Value_int[13].CLK
CLK => Counter_3_Value_int[14].CLK
CLK => Counter_3_Value_int[15].CLK
CLK => Counter_3_Value_int[16].CLK
CLK => Counter_3_Value_int[17].CLK
CLK => Counter_3_Value_int[18].CLK
CLK => Counter_3_Value_int[19].CLK
CLK => Counter_3_Value_int[20].CLK
CLK => Counter_3_Value_int[21].CLK
CLK => Counter_3_Value_int[22].CLK
CLK => Counter_3_Value_int[23].CLK
CLK => Counter_3_Value_int[24].CLK
CLK => Counter_3_Value_int[25].CLK
CLK => Counter_3_Value_int[26].CLK
CLK => Counter_3_Value_int[27].CLK
CLK => Counter_3_Value_int[28].CLK
CLK => Counter_3_Value_int[29].CLK
CLK => Counter_3_Value_int[30].CLK
CLK => Counter_3_Value_int[31].CLK
CLK => Counter_2_Value_int[0].CLK
CLK => Counter_2_Value_int[1].CLK
CLK => Counter_2_Value_int[2].CLK
CLK => Counter_2_Value_int[3].CLK
CLK => Counter_2_Value_int[4].CLK
CLK => Counter_2_Value_int[5].CLK
CLK => Counter_2_Value_int[6].CLK
CLK => Counter_2_Value_int[7].CLK
CLK => Counter_2_Value_int[8].CLK
CLK => Counter_2_Value_int[9].CLK
CLK => Counter_2_Value_int[10].CLK
CLK => Counter_2_Value_int[11].CLK
CLK => Counter_2_Value_int[12].CLK
CLK => Counter_2_Value_int[13].CLK
CLK => Counter_2_Value_int[14].CLK
CLK => Counter_2_Value_int[15].CLK
CLK => Counter_2_Value_int[16].CLK
CLK => Counter_2_Value_int[17].CLK
CLK => Counter_2_Value_int[18].CLK
CLK => Counter_2_Value_int[19].CLK
CLK => Counter_2_Value_int[20].CLK
CLK => Counter_2_Value_int[21].CLK
CLK => Counter_2_Value_int[22].CLK
CLK => Counter_2_Value_int[23].CLK
CLK => Counter_2_Value_int[24].CLK
CLK => Counter_2_Value_int[25].CLK
CLK => Counter_2_Value_int[26].CLK
CLK => Counter_2_Value_int[27].CLK
CLK => Counter_2_Value_int[28].CLK
CLK => Counter_2_Value_int[29].CLK
CLK => Counter_2_Value_int[30].CLK
CLK => Counter_2_Value_int[31].CLK
CLK => Counter_1_Value_int[0].CLK
CLK => Counter_1_Value_int[1].CLK
CLK => Counter_1_Value_int[2].CLK
CLK => Counter_1_Value_int[3].CLK
CLK => Counter_1_Value_int[4].CLK
CLK => Counter_1_Value_int[5].CLK
CLK => Counter_1_Value_int[6].CLK
CLK => Counter_1_Value_int[7].CLK
CLK => Counter_1_Value_int[8].CLK
CLK => Counter_1_Value_int[9].CLK
CLK => Counter_1_Value_int[10].CLK
CLK => Counter_1_Value_int[11].CLK
CLK => Counter_1_Value_int[12].CLK
CLK => Counter_1_Value_int[13].CLK
CLK => Counter_1_Value_int[14].CLK
CLK => Counter_1_Value_int[15].CLK
CLK => Counter_1_Value_int[16].CLK
CLK => Counter_1_Value_int[17].CLK
CLK => Counter_1_Value_int[18].CLK
CLK => Counter_1_Value_int[19].CLK
CLK => Counter_1_Value_int[20].CLK
CLK => Counter_1_Value_int[21].CLK
CLK => Counter_1_Value_int[22].CLK
CLK => Counter_1_Value_int[23].CLK
CLK => Counter_1_Value_int[24].CLK
CLK => Counter_1_Value_int[25].CLK
CLK => Counter_1_Value_int[26].CLK
CLK => Counter_1_Value_int[27].CLK
CLK => Counter_1_Value_int[28].CLK
CLK => Counter_1_Value_int[29].CLK
CLK => Counter_1_Value_int[30].CLK
CLK => Counter_1_Value_int[31].CLK
CLK => Freerun_Gate_Start.CLK
CLK => Trigger_Gate_Start.CLK
CLK => Gate_State~1.DATAIN
Trigger => Trigger_sr[0].DATAIN
Gate <= Gate~reg0.DB_MAX_OUTPUT_PORT_TYPE
VFC_1 => Counter_1_sr.DATAA
VFC_2 => Counter_2_sr.DATAA
VFC_3 => Counter_3_sr.DATAA
Control[0] => Mux0.IN11
Control[0] => Mux1.IN9
Control[0] => Mux2.IN8
Control[0] => Mux3.IN8
Control[0] => Mux4.IN8
Control[0] => Mux5.IN8
Control[0] => Mux6.IN8
Control[0] => Mux7.IN8
Control[0] => Mux8.IN8
Control[0] => Mux9.IN8
Control[0] => Mux10.IN8
Control[0] => Mux11.IN8
Control[0] => Mux12.IN8
Control[0] => Mux13.IN8
Control[0] => Mux14.IN8
Control[0] => Mux15.IN8
Control[0] => Mux16.IN8
Control[0] => Mux17.IN8
Control[0] => Mux18.IN8
Control[0] => Mux19.IN8
Control[0] => Mux20.IN8
Control[0] => Mux21.IN8
Control[0] => Mux22.IN8
Control[0] => Mux23.IN8
Control[0] => Mux24.IN8
Control[0] => Mux25.IN8
Control[0] => Mux26.IN8
Control[0] => Mux27.IN8
Control[0] => Mux28.IN8
Control[0] => Mux29.IN8
Control[0] => Mux30.IN8
Control[0] => Mux31.IN8
Control[0] => Mux32.IN8
Control[0] => Mux33.IN8
Control[0] => Mux34.IN8
Control[0] => Mux35.IN8
Control[0] => Mux36.IN8
Control[0] => Mux37.IN8
Control[0] => Mux38.IN8
Control[0] => Mux39.IN8
Control[0] => Mux40.IN8
Control[0] => Mux41.IN8
Control[0] => Mux42.IN8
Control[0] => Mux43.IN8
Control[0] => Mux44.IN8
Control[0] => Mux45.IN8
Control[0] => Mux46.IN8
Control[0] => Mux47.IN8
Control[0] => Mux48.IN8
Control[0] => Mux49.IN8
Control[0] => Mux50.IN8
Control[0] => Mux51.IN8
Control[0] => Mux52.IN8
Control[0] => Mux53.IN8
Control[0] => Mux54.IN8
Control[0] => Mux55.IN8
Control[0] => Mux56.IN8
Control[0] => Mux57.IN8
Control[0] => Mux58.IN8
Control[0] => Mux59.IN8
Control[0] => Mux60.IN8
Control[0] => Mux61.IN8
Control[0] => Mux62.IN8
Control[0] => Mux63.IN8
Control[0] => Mux64.IN8
Control[0] => Mux65.IN8
Control[0] => Mux66.IN8
Control[0] => Mux67.IN8
Control[0] => Mux68.IN8
Control[0] => Mux69.IN8
Control[0] => Mux70.IN8
Control[0] => Mux71.IN8
Control[0] => Mux72.IN8
Control[0] => Mux73.IN8
Control[0] => Mux74.IN8
Control[0] => Mux75.IN8
Control[0] => Mux76.IN8
Control[0] => Mux77.IN8
Control[0] => Mux78.IN8
Control[0] => Mux79.IN8
Control[0] => Mux80.IN8
Control[0] => Mux81.IN8
Control[0] => Mux82.IN8
Control[0] => Mux83.IN8
Control[0] => Mux84.IN8
Control[0] => Mux85.IN8
Control[0] => Mux86.IN8
Control[0] => Mux87.IN8
Control[0] => Mux88.IN8
Control[0] => Mux89.IN8
Control[0] => Mux90.IN8
Control[0] => Mux91.IN8
Control[0] => Mux92.IN8
Control[0] => Mux93.IN8
Control[0] => Mux94.IN8
Control[0] => Mux95.IN8
Control[0] => Mux96.IN8
Control[0] => Mux97.IN8
Control[0] => Mux98.IN8
Control[0] => Mux99.IN8
Control[0] => Mux100.IN8
Control[0] => Mux101.IN8
Control[0] => Mux102.IN8
Control[0] => Mux103.IN8
Control[0] => Mux104.IN8
Control[0] => Mux105.IN8
Control[0] => Mux106.IN8
Control[0] => Mux107.IN8
Control[0] => Mux108.IN8
Control[0] => Mux109.IN8
Control[0] => Mux110.IN8
Control[0] => Mux111.IN8
Control[0] => Mux112.IN8
Control[0] => Mux113.IN8
Control[0] => Mux114.IN8
Control[0] => Mux115.IN8
Control[0] => Mux116.IN8
Control[0] => Mux117.IN8
Control[0] => Mux118.IN8
Control[0] => Mux119.IN8
Control[0] => Mux120.IN8
Control[0] => Mux121.IN8
Control[0] => Mux122.IN8
Control[0] => Mux123.IN8
Control[0] => Mux124.IN8
Control[0] => Mux125.IN8
Control[0] => Mux126.IN8
Control[0] => Mux127.IN8
Control[0] => Mux128.IN8
Control[0] => Mux129.IN8
Control[0] => Mux130.IN8
Control[0] => Mux131.IN8
Control[0] => Mux132.IN8
Control[0] => Mux133.IN8
Control[0] => Mux134.IN8
Control[0] => Mux135.IN263
Control[0] => Mux136.IN8
Control[0] => Mux137.IN8
Control[0] => Mux138.IN8
Control[0] => Mux139.IN8
Control[0] => Mux140.IN8
Control[0] => Mux141.IN8
Control[0] => Mux142.IN8
Control[0] => Mux143.IN8
Control[0] => Mux144.IN8
Control[0] => Mux145.IN8
Control[0] => Mux146.IN8
Control[0] => Mux147.IN8
Control[0] => Mux148.IN8
Control[0] => Mux149.IN8
Control[0] => Mux150.IN8
Control[0] => Mux151.IN8
Control[0] => Mux152.IN8
Control[0] => Mux153.IN8
Control[0] => Mux154.IN8
Control[0] => Mux155.IN8
Control[0] => Mux156.IN8
Control[0] => Mux157.IN8
Control[0] => Mux158.IN8
Control[0] => Mux159.IN8
Control[0] => Mux160.IN8
Control[0] => Mux161.IN8
Control[0] => Mux162.IN8
Control[0] => Mux163.IN8
Control[0] => Mux164.IN8
Control[0] => Mux165.IN8
Control[0] => Mux166.IN8
Control[0] => Mux167.IN8
Control[1] => Mux0.IN10
Control[1] => Mux1.IN8
Control[1] => Mux2.IN7
Control[1] => Mux3.IN7
Control[1] => Mux4.IN7
Control[1] => Mux5.IN7
Control[1] => Mux6.IN7
Control[1] => Mux7.IN7
Control[1] => Mux8.IN7
Control[1] => Mux9.IN7
Control[1] => Mux10.IN7
Control[1] => Mux11.IN7
Control[1] => Mux12.IN7
Control[1] => Mux13.IN7
Control[1] => Mux14.IN7
Control[1] => Mux15.IN7
Control[1] => Mux16.IN7
Control[1] => Mux17.IN7
Control[1] => Mux18.IN7
Control[1] => Mux19.IN7
Control[1] => Mux20.IN7
Control[1] => Mux21.IN7
Control[1] => Mux22.IN7
Control[1] => Mux23.IN7
Control[1] => Mux24.IN7
Control[1] => Mux25.IN7
Control[1] => Mux26.IN7
Control[1] => Mux27.IN7
Control[1] => Mux28.IN7
Control[1] => Mux29.IN7
Control[1] => Mux30.IN7
Control[1] => Mux31.IN7
Control[1] => Mux32.IN7
Control[1] => Mux33.IN7
Control[1] => Mux34.IN7
Control[1] => Mux35.IN7
Control[1] => Mux36.IN7
Control[1] => Mux37.IN7
Control[1] => Mux38.IN7
Control[1] => Mux39.IN7
Control[1] => Mux40.IN7
Control[1] => Mux41.IN7
Control[1] => Mux42.IN7
Control[1] => Mux43.IN7
Control[1] => Mux44.IN7
Control[1] => Mux45.IN7
Control[1] => Mux46.IN7
Control[1] => Mux47.IN7
Control[1] => Mux48.IN7
Control[1] => Mux49.IN7
Control[1] => Mux50.IN7
Control[1] => Mux51.IN7
Control[1] => Mux52.IN7
Control[1] => Mux53.IN7
Control[1] => Mux54.IN7
Control[1] => Mux55.IN7
Control[1] => Mux56.IN7
Control[1] => Mux57.IN7
Control[1] => Mux58.IN7
Control[1] => Mux59.IN7
Control[1] => Mux60.IN7
Control[1] => Mux61.IN7
Control[1] => Mux62.IN7
Control[1] => Mux63.IN7
Control[1] => Mux64.IN7
Control[1] => Mux65.IN7
Control[1] => Mux66.IN7
Control[1] => Mux67.IN7
Control[1] => Mux68.IN7
Control[1] => Mux69.IN7
Control[1] => Mux70.IN7
Control[1] => Mux71.IN7
Control[1] => Mux72.IN7
Control[1] => Mux73.IN7
Control[1] => Mux74.IN7
Control[1] => Mux75.IN7
Control[1] => Mux76.IN7
Control[1] => Mux77.IN7
Control[1] => Mux78.IN7
Control[1] => Mux79.IN7
Control[1] => Mux80.IN7
Control[1] => Mux81.IN7
Control[1] => Mux82.IN7
Control[1] => Mux83.IN7
Control[1] => Mux84.IN7
Control[1] => Mux85.IN7
Control[1] => Mux86.IN7
Control[1] => Mux87.IN7
Control[1] => Mux88.IN7
Control[1] => Mux89.IN7
Control[1] => Mux90.IN7
Control[1] => Mux91.IN7
Control[1] => Mux92.IN7
Control[1] => Mux93.IN7
Control[1] => Mux94.IN7
Control[1] => Mux95.IN7
Control[1] => Mux96.IN7
Control[1] => Mux97.IN7
Control[1] => Mux98.IN7
Control[1] => Mux99.IN7
Control[1] => Mux100.IN7
Control[1] => Mux101.IN7
Control[1] => Mux102.IN7
Control[1] => Mux103.IN7
Control[1] => Mux104.IN7
Control[1] => Mux105.IN7
Control[1] => Mux106.IN7
Control[1] => Mux107.IN7
Control[1] => Mux108.IN7
Control[1] => Mux109.IN7
Control[1] => Mux110.IN7
Control[1] => Mux111.IN7
Control[1] => Mux112.IN7
Control[1] => Mux113.IN7
Control[1] => Mux114.IN7
Control[1] => Mux115.IN7
Control[1] => Mux116.IN7
Control[1] => Mux117.IN7
Control[1] => Mux118.IN7
Control[1] => Mux119.IN7
Control[1] => Mux120.IN7
Control[1] => Mux121.IN7
Control[1] => Mux122.IN7
Control[1] => Mux123.IN7
Control[1] => Mux124.IN7
Control[1] => Mux125.IN7
Control[1] => Mux126.IN7
Control[1] => Mux127.IN7
Control[1] => Mux128.IN7
Control[1] => Mux129.IN7
Control[1] => Mux130.IN7
Control[1] => Mux131.IN7
Control[1] => Mux132.IN7
Control[1] => Mux133.IN7
Control[1] => Mux134.IN7
Control[1] => Mux135.IN262
Control[1] => Mux136.IN7
Control[1] => Mux137.IN7
Control[1] => Mux138.IN7
Control[1] => Mux139.IN7
Control[1] => Mux140.IN7
Control[1] => Mux141.IN7
Control[1] => Mux142.IN7
Control[1] => Mux143.IN7
Control[1] => Mux144.IN7
Control[1] => Mux145.IN7
Control[1] => Mux146.IN7
Control[1] => Mux147.IN7
Control[1] => Mux148.IN7
Control[1] => Mux149.IN7
Control[1] => Mux150.IN7
Control[1] => Mux151.IN7
Control[1] => Mux152.IN7
Control[1] => Mux153.IN7
Control[1] => Mux154.IN7
Control[1] => Mux155.IN7
Control[1] => Mux156.IN7
Control[1] => Mux157.IN7
Control[1] => Mux158.IN7
Control[1] => Mux159.IN7
Control[1] => Mux160.IN7
Control[1] => Mux161.IN7
Control[1] => Mux162.IN7
Control[1] => Mux163.IN7
Control[1] => Mux164.IN7
Control[1] => Mux165.IN7
Control[1] => Mux166.IN7
Control[1] => Mux167.IN7
Control[2] => Mux0.IN9
Control[2] => Mux1.IN7
Control[2] => Mux2.IN6
Control[2] => Mux3.IN6
Control[2] => Mux4.IN6
Control[2] => Mux5.IN6
Control[2] => Mux6.IN6
Control[2] => Mux7.IN6
Control[2] => Mux8.IN6
Control[2] => Mux9.IN6
Control[2] => Mux10.IN6
Control[2] => Mux11.IN6
Control[2] => Mux12.IN6
Control[2] => Mux13.IN6
Control[2] => Mux14.IN6
Control[2] => Mux15.IN6
Control[2] => Mux16.IN6
Control[2] => Mux17.IN6
Control[2] => Mux18.IN6
Control[2] => Mux19.IN6
Control[2] => Mux20.IN6
Control[2] => Mux21.IN6
Control[2] => Mux22.IN6
Control[2] => Mux23.IN6
Control[2] => Mux24.IN6
Control[2] => Mux25.IN6
Control[2] => Mux26.IN6
Control[2] => Mux27.IN6
Control[2] => Mux28.IN6
Control[2] => Mux29.IN6
Control[2] => Mux30.IN6
Control[2] => Mux31.IN6
Control[2] => Mux32.IN6
Control[2] => Mux33.IN6
Control[2] => Mux34.IN6
Control[2] => Mux35.IN6
Control[2] => Mux36.IN6
Control[2] => Mux37.IN6
Control[2] => Mux38.IN6
Control[2] => Mux39.IN6
Control[2] => Mux40.IN6
Control[2] => Mux41.IN6
Control[2] => Mux42.IN6
Control[2] => Mux43.IN6
Control[2] => Mux44.IN6
Control[2] => Mux45.IN6
Control[2] => Mux46.IN6
Control[2] => Mux47.IN6
Control[2] => Mux48.IN6
Control[2] => Mux49.IN6
Control[2] => Mux50.IN6
Control[2] => Mux51.IN6
Control[2] => Mux52.IN6
Control[2] => Mux53.IN6
Control[2] => Mux54.IN6
Control[2] => Mux55.IN6
Control[2] => Mux56.IN6
Control[2] => Mux57.IN6
Control[2] => Mux58.IN6
Control[2] => Mux59.IN6
Control[2] => Mux60.IN6
Control[2] => Mux61.IN6
Control[2] => Mux62.IN6
Control[2] => Mux63.IN6
Control[2] => Mux64.IN6
Control[2] => Mux65.IN6
Control[2] => Mux66.IN6
Control[2] => Mux67.IN6
Control[2] => Mux68.IN6
Control[2] => Mux69.IN6
Control[2] => Mux70.IN6
Control[2] => Mux71.IN6
Control[2] => Mux72.IN6
Control[2] => Mux73.IN6
Control[2] => Mux74.IN6
Control[2] => Mux75.IN6
Control[2] => Mux76.IN6
Control[2] => Mux77.IN6
Control[2] => Mux78.IN6
Control[2] => Mux79.IN6
Control[2] => Mux80.IN6
Control[2] => Mux81.IN6
Control[2] => Mux82.IN6
Control[2] => Mux83.IN6
Control[2] => Mux84.IN6
Control[2] => Mux85.IN6
Control[2] => Mux86.IN6
Control[2] => Mux87.IN6
Control[2] => Mux88.IN6
Control[2] => Mux89.IN6
Control[2] => Mux90.IN6
Control[2] => Mux91.IN6
Control[2] => Mux92.IN6
Control[2] => Mux93.IN6
Control[2] => Mux94.IN6
Control[2] => Mux95.IN6
Control[2] => Mux96.IN6
Control[2] => Mux97.IN6
Control[2] => Mux98.IN6
Control[2] => Mux99.IN6
Control[2] => Mux100.IN6
Control[2] => Mux101.IN6
Control[2] => Mux102.IN6
Control[2] => Mux103.IN6
Control[2] => Mux104.IN6
Control[2] => Mux105.IN6
Control[2] => Mux106.IN6
Control[2] => Mux107.IN6
Control[2] => Mux108.IN6
Control[2] => Mux109.IN6
Control[2] => Mux110.IN6
Control[2] => Mux111.IN6
Control[2] => Mux112.IN6
Control[2] => Mux113.IN6
Control[2] => Mux114.IN6
Control[2] => Mux115.IN6
Control[2] => Mux116.IN6
Control[2] => Mux117.IN6
Control[2] => Mux118.IN6
Control[2] => Mux119.IN6
Control[2] => Mux120.IN6
Control[2] => Mux121.IN6
Control[2] => Mux122.IN6
Control[2] => Mux123.IN6
Control[2] => Mux124.IN6
Control[2] => Mux125.IN6
Control[2] => Mux126.IN6
Control[2] => Mux127.IN6
Control[2] => Mux128.IN6
Control[2] => Mux129.IN6
Control[2] => Mux130.IN6
Control[2] => Mux131.IN6
Control[2] => Mux132.IN6
Control[2] => Mux133.IN6
Control[2] => Mux134.IN6
Control[2] => Mux135.IN261
Control[2] => Mux136.IN6
Control[2] => Mux137.IN6
Control[2] => Mux138.IN6
Control[2] => Mux139.IN6
Control[2] => Mux140.IN6
Control[2] => Mux141.IN6
Control[2] => Mux142.IN6
Control[2] => Mux143.IN6
Control[2] => Mux144.IN6
Control[2] => Mux145.IN6
Control[2] => Mux146.IN6
Control[2] => Mux147.IN6
Control[2] => Mux148.IN6
Control[2] => Mux149.IN6
Control[2] => Mux150.IN6
Control[2] => Mux151.IN6
Control[2] => Mux152.IN6
Control[2] => Mux153.IN6
Control[2] => Mux154.IN6
Control[2] => Mux155.IN6
Control[2] => Mux156.IN6
Control[2] => Mux157.IN6
Control[2] => Mux158.IN6
Control[2] => Mux159.IN6
Control[2] => Mux160.IN6
Control[2] => Mux161.IN6
Control[2] => Mux162.IN6
Control[2] => Mux163.IN6
Control[2] => Mux164.IN6
Control[2] => Mux165.IN6
Control[2] => Mux166.IN6
Control[2] => Mux167.IN6
Control[3] => Mux0.IN8
Control[3] => Mux1.IN6
Control[3] => Mux2.IN5
Control[3] => Mux3.IN5
Control[3] => Mux4.IN5
Control[3] => Mux5.IN5
Control[3] => Mux6.IN5
Control[3] => Mux7.IN5
Control[3] => Mux8.IN5
Control[3] => Mux9.IN5
Control[3] => Mux10.IN5
Control[3] => Mux11.IN5
Control[3] => Mux12.IN5
Control[3] => Mux13.IN5
Control[3] => Mux14.IN5
Control[3] => Mux15.IN5
Control[3] => Mux16.IN5
Control[3] => Mux17.IN5
Control[3] => Mux18.IN5
Control[3] => Mux19.IN5
Control[3] => Mux20.IN5
Control[3] => Mux21.IN5
Control[3] => Mux22.IN5
Control[3] => Mux23.IN5
Control[3] => Mux24.IN5
Control[3] => Mux25.IN5
Control[3] => Mux26.IN5
Control[3] => Mux27.IN5
Control[3] => Mux28.IN5
Control[3] => Mux29.IN5
Control[3] => Mux30.IN5
Control[3] => Mux31.IN5
Control[3] => Mux32.IN5
Control[3] => Mux33.IN5
Control[3] => Mux34.IN5
Control[3] => Mux35.IN5
Control[3] => Mux36.IN5
Control[3] => Mux37.IN5
Control[3] => Mux38.IN5
Control[3] => Mux39.IN5
Control[3] => Mux40.IN5
Control[3] => Mux41.IN5
Control[3] => Mux42.IN5
Control[3] => Mux43.IN5
Control[3] => Mux44.IN5
Control[3] => Mux45.IN5
Control[3] => Mux46.IN5
Control[3] => Mux47.IN5
Control[3] => Mux48.IN5
Control[3] => Mux49.IN5
Control[3] => Mux50.IN5
Control[3] => Mux51.IN5
Control[3] => Mux52.IN5
Control[3] => Mux53.IN5
Control[3] => Mux54.IN5
Control[3] => Mux55.IN5
Control[3] => Mux56.IN5
Control[3] => Mux57.IN5
Control[3] => Mux58.IN5
Control[3] => Mux59.IN5
Control[3] => Mux60.IN5
Control[3] => Mux61.IN5
Control[3] => Mux62.IN5
Control[3] => Mux63.IN5
Control[3] => Mux64.IN5
Control[3] => Mux65.IN5
Control[3] => Mux66.IN5
Control[3] => Mux67.IN5
Control[3] => Mux68.IN5
Control[3] => Mux69.IN5
Control[3] => Mux70.IN5
Control[3] => Mux71.IN5
Control[3] => Mux72.IN5
Control[3] => Mux73.IN5
Control[3] => Mux74.IN5
Control[3] => Mux75.IN5
Control[3] => Mux76.IN5
Control[3] => Mux77.IN5
Control[3] => Mux78.IN5
Control[3] => Mux79.IN5
Control[3] => Mux80.IN5
Control[3] => Mux81.IN5
Control[3] => Mux82.IN5
Control[3] => Mux83.IN5
Control[3] => Mux84.IN5
Control[3] => Mux85.IN5
Control[3] => Mux86.IN5
Control[3] => Mux87.IN5
Control[3] => Mux88.IN5
Control[3] => Mux89.IN5
Control[3] => Mux90.IN5
Control[3] => Mux91.IN5
Control[3] => Mux92.IN5
Control[3] => Mux93.IN5
Control[3] => Mux94.IN5
Control[3] => Mux95.IN5
Control[3] => Mux96.IN5
Control[3] => Mux97.IN5
Control[3] => Mux98.IN5
Control[3] => Mux99.IN5
Control[3] => Mux100.IN5
Control[3] => Mux101.IN5
Control[3] => Mux102.IN5
Control[3] => Mux103.IN5
Control[3] => Mux104.IN5
Control[3] => Mux105.IN5
Control[3] => Mux106.IN5
Control[3] => Mux107.IN5
Control[3] => Mux108.IN5
Control[3] => Mux109.IN5
Control[3] => Mux110.IN5
Control[3] => Mux111.IN5
Control[3] => Mux112.IN5
Control[3] => Mux113.IN5
Control[3] => Mux114.IN5
Control[3] => Mux115.IN5
Control[3] => Mux116.IN5
Control[3] => Mux117.IN5
Control[3] => Mux118.IN5
Control[3] => Mux119.IN5
Control[3] => Mux120.IN5
Control[3] => Mux121.IN5
Control[3] => Mux122.IN5
Control[3] => Mux123.IN5
Control[3] => Mux124.IN5
Control[3] => Mux125.IN5
Control[3] => Mux126.IN5
Control[3] => Mux127.IN5
Control[3] => Mux128.IN5
Control[3] => Mux129.IN5
Control[3] => Mux130.IN5
Control[3] => Mux131.IN5
Control[3] => Mux132.IN5
Control[3] => Mux133.IN5
Control[3] => Mux134.IN5
Control[3] => Mux135.IN260
Control[3] => Mux136.IN5
Control[3] => Mux137.IN5
Control[3] => Mux138.IN5
Control[3] => Mux139.IN5
Control[3] => Mux140.IN5
Control[3] => Mux141.IN5
Control[3] => Mux142.IN5
Control[3] => Mux143.IN5
Control[3] => Mux144.IN5
Control[3] => Mux145.IN5
Control[3] => Mux146.IN5
Control[3] => Mux147.IN5
Control[3] => Mux148.IN5
Control[3] => Mux149.IN5
Control[3] => Mux150.IN5
Control[3] => Mux151.IN5
Control[3] => Mux152.IN5
Control[3] => Mux153.IN5
Control[3] => Mux154.IN5
Control[3] => Mux155.IN5
Control[3] => Mux156.IN5
Control[3] => Mux157.IN5
Control[3] => Mux158.IN5
Control[3] => Mux159.IN5
Control[3] => Mux160.IN5
Control[3] => Mux161.IN5
Control[3] => Mux162.IN5
Control[3] => Mux163.IN5
Control[3] => Mux164.IN5
Control[3] => Mux165.IN5
Control[3] => Mux166.IN5
Control[3] => Mux167.IN5
Control[4] => Mux0.IN7
Control[4] => Mux1.IN5
Control[4] => Mux2.IN4
Control[4] => Mux3.IN4
Control[4] => Mux4.IN4
Control[4] => Mux5.IN4
Control[4] => Mux6.IN4
Control[4] => Mux7.IN4
Control[4] => Mux8.IN4
Control[4] => Mux9.IN4
Control[4] => Mux10.IN4
Control[4] => Mux11.IN4
Control[4] => Mux12.IN4
Control[4] => Mux13.IN4
Control[4] => Mux14.IN4
Control[4] => Mux15.IN4
Control[4] => Mux16.IN4
Control[4] => Mux17.IN4
Control[4] => Mux18.IN4
Control[4] => Mux19.IN4
Control[4] => Mux20.IN4
Control[4] => Mux21.IN4
Control[4] => Mux22.IN4
Control[4] => Mux23.IN4
Control[4] => Mux24.IN4
Control[4] => Mux25.IN4
Control[4] => Mux26.IN4
Control[4] => Mux27.IN4
Control[4] => Mux28.IN4
Control[4] => Mux29.IN4
Control[4] => Mux30.IN4
Control[4] => Mux31.IN4
Control[4] => Mux32.IN4
Control[4] => Mux33.IN4
Control[4] => Mux34.IN4
Control[4] => Mux35.IN4
Control[4] => Mux36.IN4
Control[4] => Mux37.IN4
Control[4] => Mux38.IN4
Control[4] => Mux39.IN4
Control[4] => Mux40.IN4
Control[4] => Mux41.IN4
Control[4] => Mux42.IN4
Control[4] => Mux43.IN4
Control[4] => Mux44.IN4
Control[4] => Mux45.IN4
Control[4] => Mux46.IN4
Control[4] => Mux47.IN4
Control[4] => Mux48.IN4
Control[4] => Mux49.IN4
Control[4] => Mux50.IN4
Control[4] => Mux51.IN4
Control[4] => Mux52.IN4
Control[4] => Mux53.IN4
Control[4] => Mux54.IN4
Control[4] => Mux55.IN4
Control[4] => Mux56.IN4
Control[4] => Mux57.IN4
Control[4] => Mux58.IN4
Control[4] => Mux59.IN4
Control[4] => Mux60.IN4
Control[4] => Mux61.IN4
Control[4] => Mux62.IN4
Control[4] => Mux63.IN4
Control[4] => Mux64.IN4
Control[4] => Mux65.IN4
Control[4] => Mux66.IN4
Control[4] => Mux67.IN4
Control[4] => Mux68.IN4
Control[4] => Mux69.IN4
Control[4] => Mux70.IN4
Control[4] => Mux71.IN4
Control[4] => Mux72.IN4
Control[4] => Mux73.IN4
Control[4] => Mux74.IN4
Control[4] => Mux75.IN4
Control[4] => Mux76.IN4
Control[4] => Mux77.IN4
Control[4] => Mux78.IN4
Control[4] => Mux79.IN4
Control[4] => Mux80.IN4
Control[4] => Mux81.IN4
Control[4] => Mux82.IN4
Control[4] => Mux83.IN4
Control[4] => Mux84.IN4
Control[4] => Mux85.IN4
Control[4] => Mux86.IN4
Control[4] => Mux87.IN4
Control[4] => Mux88.IN4
Control[4] => Mux89.IN4
Control[4] => Mux90.IN4
Control[4] => Mux91.IN4
Control[4] => Mux92.IN4
Control[4] => Mux93.IN4
Control[4] => Mux94.IN4
Control[4] => Mux95.IN4
Control[4] => Mux96.IN4
Control[4] => Mux97.IN4
Control[4] => Mux98.IN4
Control[4] => Mux99.IN4
Control[4] => Mux100.IN4
Control[4] => Mux101.IN4
Control[4] => Mux102.IN4
Control[4] => Mux103.IN4
Control[4] => Mux104.IN4
Control[4] => Mux105.IN4
Control[4] => Mux106.IN4
Control[4] => Mux107.IN4
Control[4] => Mux108.IN4
Control[4] => Mux109.IN4
Control[4] => Mux110.IN4
Control[4] => Mux111.IN4
Control[4] => Mux112.IN4
Control[4] => Mux113.IN4
Control[4] => Mux114.IN4
Control[4] => Mux115.IN4
Control[4] => Mux116.IN4
Control[4] => Mux117.IN4
Control[4] => Mux118.IN4
Control[4] => Mux119.IN4
Control[4] => Mux120.IN4
Control[4] => Mux121.IN4
Control[4] => Mux122.IN4
Control[4] => Mux123.IN4
Control[4] => Mux124.IN4
Control[4] => Mux125.IN4
Control[4] => Mux126.IN4
Control[4] => Mux127.IN4
Control[4] => Mux128.IN4
Control[4] => Mux129.IN4
Control[4] => Mux130.IN4
Control[4] => Mux131.IN4
Control[4] => Mux132.IN4
Control[4] => Mux133.IN4
Control[4] => Mux134.IN4
Control[4] => Mux135.IN259
Control[4] => Mux136.IN4
Control[4] => Mux137.IN4
Control[4] => Mux138.IN4
Control[4] => Mux139.IN4
Control[4] => Mux140.IN4
Control[4] => Mux141.IN4
Control[4] => Mux142.IN4
Control[4] => Mux143.IN4
Control[4] => Mux144.IN4
Control[4] => Mux145.IN4
Control[4] => Mux146.IN4
Control[4] => Mux147.IN4
Control[4] => Mux148.IN4
Control[4] => Mux149.IN4
Control[4] => Mux150.IN4
Control[4] => Mux151.IN4
Control[4] => Mux152.IN4
Control[4] => Mux153.IN4
Control[4] => Mux154.IN4
Control[4] => Mux155.IN4
Control[4] => Mux156.IN4
Control[4] => Mux157.IN4
Control[4] => Mux158.IN4
Control[4] => Mux159.IN4
Control[4] => Mux160.IN4
Control[4] => Mux161.IN4
Control[4] => Mux162.IN4
Control[4] => Mux163.IN4
Control[4] => Mux164.IN4
Control[4] => Mux165.IN4
Control[4] => Mux166.IN4
Control[4] => Mux167.IN4
Control[5] => Mux0.IN6
Control[5] => Mux1.IN4
Control[5] => Mux2.IN3
Control[5] => Mux3.IN3
Control[5] => Mux4.IN3
Control[5] => Mux5.IN3
Control[5] => Mux6.IN3
Control[5] => Mux7.IN3
Control[5] => Mux8.IN3
Control[5] => Mux9.IN3
Control[5] => Mux10.IN3
Control[5] => Mux11.IN3
Control[5] => Mux12.IN3
Control[5] => Mux13.IN3
Control[5] => Mux14.IN3
Control[5] => Mux15.IN3
Control[5] => Mux16.IN3
Control[5] => Mux17.IN3
Control[5] => Mux18.IN3
Control[5] => Mux19.IN3
Control[5] => Mux20.IN3
Control[5] => Mux21.IN3
Control[5] => Mux22.IN3
Control[5] => Mux23.IN3
Control[5] => Mux24.IN3
Control[5] => Mux25.IN3
Control[5] => Mux26.IN3
Control[5] => Mux27.IN3
Control[5] => Mux28.IN3
Control[5] => Mux29.IN3
Control[5] => Mux30.IN3
Control[5] => Mux31.IN3
Control[5] => Mux32.IN3
Control[5] => Mux33.IN3
Control[5] => Mux34.IN3
Control[5] => Mux35.IN3
Control[5] => Mux36.IN3
Control[5] => Mux37.IN3
Control[5] => Mux38.IN3
Control[5] => Mux39.IN3
Control[5] => Mux40.IN3
Control[5] => Mux41.IN3
Control[5] => Mux42.IN3
Control[5] => Mux43.IN3
Control[5] => Mux44.IN3
Control[5] => Mux45.IN3
Control[5] => Mux46.IN3
Control[5] => Mux47.IN3
Control[5] => Mux48.IN3
Control[5] => Mux49.IN3
Control[5] => Mux50.IN3
Control[5] => Mux51.IN3
Control[5] => Mux52.IN3
Control[5] => Mux53.IN3
Control[5] => Mux54.IN3
Control[5] => Mux55.IN3
Control[5] => Mux56.IN3
Control[5] => Mux57.IN3
Control[5] => Mux58.IN3
Control[5] => Mux59.IN3
Control[5] => Mux60.IN3
Control[5] => Mux61.IN3
Control[5] => Mux62.IN3
Control[5] => Mux63.IN3
Control[5] => Mux64.IN3
Control[5] => Mux65.IN3
Control[5] => Mux66.IN3
Control[5] => Mux67.IN3
Control[5] => Mux68.IN3
Control[5] => Mux69.IN3
Control[5] => Mux70.IN3
Control[5] => Mux71.IN3
Control[5] => Mux72.IN3
Control[5] => Mux73.IN3
Control[5] => Mux74.IN3
Control[5] => Mux75.IN3
Control[5] => Mux76.IN3
Control[5] => Mux77.IN3
Control[5] => Mux78.IN3
Control[5] => Mux79.IN3
Control[5] => Mux80.IN3
Control[5] => Mux81.IN3
Control[5] => Mux82.IN3
Control[5] => Mux83.IN3
Control[5] => Mux84.IN3
Control[5] => Mux85.IN3
Control[5] => Mux86.IN3
Control[5] => Mux87.IN3
Control[5] => Mux88.IN3
Control[5] => Mux89.IN3
Control[5] => Mux90.IN3
Control[5] => Mux91.IN3
Control[5] => Mux92.IN3
Control[5] => Mux93.IN3
Control[5] => Mux94.IN3
Control[5] => Mux95.IN3
Control[5] => Mux96.IN3
Control[5] => Mux97.IN3
Control[5] => Mux98.IN3
Control[5] => Mux99.IN3
Control[5] => Mux100.IN3
Control[5] => Mux101.IN3
Control[5] => Mux102.IN3
Control[5] => Mux103.IN3
Control[5] => Mux104.IN3
Control[5] => Mux105.IN3
Control[5] => Mux106.IN3
Control[5] => Mux107.IN3
Control[5] => Mux108.IN3
Control[5] => Mux109.IN3
Control[5] => Mux110.IN3
Control[5] => Mux111.IN3
Control[5] => Mux112.IN3
Control[5] => Mux113.IN3
Control[5] => Mux114.IN3
Control[5] => Mux115.IN3
Control[5] => Mux116.IN3
Control[5] => Mux117.IN3
Control[5] => Mux118.IN3
Control[5] => Mux119.IN3
Control[5] => Mux120.IN3
Control[5] => Mux121.IN3
Control[5] => Mux122.IN3
Control[5] => Mux123.IN3
Control[5] => Mux124.IN3
Control[5] => Mux125.IN3
Control[5] => Mux126.IN3
Control[5] => Mux127.IN3
Control[5] => Mux128.IN3
Control[5] => Mux129.IN3
Control[5] => Mux130.IN3
Control[5] => Mux131.IN3
Control[5] => Mux132.IN3
Control[5] => Mux133.IN3
Control[5] => Mux134.IN3
Control[5] => Mux135.IN258
Control[5] => Mux136.IN3
Control[5] => Mux137.IN3
Control[5] => Mux138.IN3
Control[5] => Mux139.IN3
Control[5] => Mux140.IN3
Control[5] => Mux141.IN3
Control[5] => Mux142.IN3
Control[5] => Mux143.IN3
Control[5] => Mux144.IN3
Control[5] => Mux145.IN3
Control[5] => Mux146.IN3
Control[5] => Mux147.IN3
Control[5] => Mux148.IN3
Control[5] => Mux149.IN3
Control[5] => Mux150.IN3
Control[5] => Mux151.IN3
Control[5] => Mux152.IN3
Control[5] => Mux153.IN3
Control[5] => Mux154.IN3
Control[5] => Mux155.IN3
Control[5] => Mux156.IN3
Control[5] => Mux157.IN3
Control[5] => Mux158.IN3
Control[5] => Mux159.IN3
Control[5] => Mux160.IN3
Control[5] => Mux161.IN3
Control[5] => Mux162.IN3
Control[5] => Mux163.IN3
Control[5] => Mux164.IN3
Control[5] => Mux165.IN3
Control[5] => Mux166.IN3
Control[5] => Mux167.IN3
Control[6] => Mux0.IN5
Control[6] => Mux1.IN3
Control[6] => Mux2.IN2
Control[6] => Mux3.IN2
Control[6] => Mux4.IN2
Control[6] => Mux5.IN2
Control[6] => Mux6.IN2
Control[6] => Mux7.IN2
Control[6] => Mux8.IN2
Control[6] => Mux9.IN2
Control[6] => Mux10.IN2
Control[6] => Mux11.IN2
Control[6] => Mux12.IN2
Control[6] => Mux13.IN2
Control[6] => Mux14.IN2
Control[6] => Mux15.IN2
Control[6] => Mux16.IN2
Control[6] => Mux17.IN2
Control[6] => Mux18.IN2
Control[6] => Mux19.IN2
Control[6] => Mux20.IN2
Control[6] => Mux21.IN2
Control[6] => Mux22.IN2
Control[6] => Mux23.IN2
Control[6] => Mux24.IN2
Control[6] => Mux25.IN2
Control[6] => Mux26.IN2
Control[6] => Mux27.IN2
Control[6] => Mux28.IN2
Control[6] => Mux29.IN2
Control[6] => Mux30.IN2
Control[6] => Mux31.IN2
Control[6] => Mux32.IN2
Control[6] => Mux33.IN2
Control[6] => Mux34.IN2
Control[6] => Mux35.IN2
Control[6] => Mux36.IN2
Control[6] => Mux37.IN2
Control[6] => Mux38.IN2
Control[6] => Mux39.IN2
Control[6] => Mux40.IN2
Control[6] => Mux41.IN2
Control[6] => Mux42.IN2
Control[6] => Mux43.IN2
Control[6] => Mux44.IN2
Control[6] => Mux45.IN2
Control[6] => Mux46.IN2
Control[6] => Mux47.IN2
Control[6] => Mux48.IN2
Control[6] => Mux49.IN2
Control[6] => Mux50.IN2
Control[6] => Mux51.IN2
Control[6] => Mux52.IN2
Control[6] => Mux53.IN2
Control[6] => Mux54.IN2
Control[6] => Mux55.IN2
Control[6] => Mux56.IN2
Control[6] => Mux57.IN2
Control[6] => Mux58.IN2
Control[6] => Mux59.IN2
Control[6] => Mux60.IN2
Control[6] => Mux61.IN2
Control[6] => Mux62.IN2
Control[6] => Mux63.IN2
Control[6] => Mux64.IN2
Control[6] => Mux65.IN2
Control[6] => Mux66.IN2
Control[6] => Mux67.IN2
Control[6] => Mux68.IN2
Control[6] => Mux69.IN2
Control[6] => Mux70.IN2
Control[6] => Mux71.IN2
Control[6] => Mux72.IN2
Control[6] => Mux73.IN2
Control[6] => Mux74.IN2
Control[6] => Mux75.IN2
Control[6] => Mux76.IN2
Control[6] => Mux77.IN2
Control[6] => Mux78.IN2
Control[6] => Mux79.IN2
Control[6] => Mux80.IN2
Control[6] => Mux81.IN2
Control[6] => Mux82.IN2
Control[6] => Mux83.IN2
Control[6] => Mux84.IN2
Control[6] => Mux85.IN2
Control[6] => Mux86.IN2
Control[6] => Mux87.IN2
Control[6] => Mux88.IN2
Control[6] => Mux89.IN2
Control[6] => Mux90.IN2
Control[6] => Mux91.IN2
Control[6] => Mux92.IN2
Control[6] => Mux93.IN2
Control[6] => Mux94.IN2
Control[6] => Mux95.IN2
Control[6] => Mux96.IN2
Control[6] => Mux97.IN2
Control[6] => Mux98.IN2
Control[6] => Mux99.IN2
Control[6] => Mux100.IN2
Control[6] => Mux101.IN2
Control[6] => Mux102.IN2
Control[6] => Mux103.IN2
Control[6] => Mux104.IN2
Control[6] => Mux105.IN2
Control[6] => Mux106.IN2
Control[6] => Mux107.IN2
Control[6] => Mux108.IN2
Control[6] => Mux109.IN2
Control[6] => Mux110.IN2
Control[6] => Mux111.IN2
Control[6] => Mux112.IN2
Control[6] => Mux113.IN2
Control[6] => Mux114.IN2
Control[6] => Mux115.IN2
Control[6] => Mux116.IN2
Control[6] => Mux117.IN2
Control[6] => Mux118.IN2
Control[6] => Mux119.IN2
Control[6] => Mux120.IN2
Control[6] => Mux121.IN2
Control[6] => Mux122.IN2
Control[6] => Mux123.IN2
Control[6] => Mux124.IN2
Control[6] => Mux125.IN2
Control[6] => Mux126.IN2
Control[6] => Mux127.IN2
Control[6] => Mux128.IN2
Control[6] => Mux129.IN2
Control[6] => Mux130.IN2
Control[6] => Mux131.IN2
Control[6] => Mux132.IN2
Control[6] => Mux133.IN2
Control[6] => Mux134.IN2
Control[6] => Mux135.IN257
Control[6] => Mux136.IN2
Control[6] => Mux137.IN2
Control[6] => Mux138.IN2
Control[6] => Mux139.IN2
Control[6] => Mux140.IN2
Control[6] => Mux141.IN2
Control[6] => Mux142.IN2
Control[6] => Mux143.IN2
Control[6] => Mux144.IN2
Control[6] => Mux145.IN2
Control[6] => Mux146.IN2
Control[6] => Mux147.IN2
Control[6] => Mux148.IN2
Control[6] => Mux149.IN2
Control[6] => Mux150.IN2
Control[6] => Mux151.IN2
Control[6] => Mux152.IN2
Control[6] => Mux153.IN2
Control[6] => Mux154.IN2
Control[6] => Mux155.IN2
Control[6] => Mux156.IN2
Control[6] => Mux157.IN2
Control[6] => Mux158.IN2
Control[6] => Mux159.IN2
Control[6] => Mux160.IN2
Control[6] => Mux161.IN2
Control[6] => Mux162.IN2
Control[6] => Mux163.IN2
Control[6] => Mux164.IN2
Control[6] => Mux165.IN2
Control[6] => Mux166.IN2
Control[6] => Mux167.IN2
Control[7] => Mux0.IN4
Control[7] => Mux1.IN2
Control[7] => Mux2.IN1
Control[7] => Mux3.IN1
Control[7] => Mux4.IN1
Control[7] => Mux5.IN1
Control[7] => Mux6.IN1
Control[7] => Mux7.IN1
Control[7] => Mux8.IN1
Control[7] => Mux9.IN1
Control[7] => Mux10.IN1
Control[7] => Mux11.IN1
Control[7] => Mux12.IN1
Control[7] => Mux13.IN1
Control[7] => Mux14.IN1
Control[7] => Mux15.IN1
Control[7] => Mux16.IN1
Control[7] => Mux17.IN1
Control[7] => Mux18.IN1
Control[7] => Mux19.IN1
Control[7] => Mux20.IN1
Control[7] => Mux21.IN1
Control[7] => Mux22.IN1
Control[7] => Mux23.IN1
Control[7] => Mux24.IN1
Control[7] => Mux25.IN1
Control[7] => Mux26.IN1
Control[7] => Mux27.IN1
Control[7] => Mux28.IN1
Control[7] => Mux29.IN1
Control[7] => Mux30.IN1
Control[7] => Mux31.IN1
Control[7] => Mux32.IN1
Control[7] => Mux33.IN1
Control[7] => Mux34.IN1
Control[7] => Mux35.IN1
Control[7] => Mux36.IN1
Control[7] => Mux37.IN1
Control[7] => Mux38.IN1
Control[7] => Mux39.IN1
Control[7] => Mux40.IN1
Control[7] => Mux41.IN1
Control[7] => Mux42.IN1
Control[7] => Mux43.IN1
Control[7] => Mux44.IN1
Control[7] => Mux45.IN1
Control[7] => Mux46.IN1
Control[7] => Mux47.IN1
Control[7] => Mux48.IN1
Control[7] => Mux49.IN1
Control[7] => Mux50.IN1
Control[7] => Mux51.IN1
Control[7] => Mux52.IN1
Control[7] => Mux53.IN1
Control[7] => Mux54.IN1
Control[7] => Mux55.IN1
Control[7] => Mux56.IN1
Control[7] => Mux57.IN1
Control[7] => Mux58.IN1
Control[7] => Mux59.IN1
Control[7] => Mux60.IN1
Control[7] => Mux61.IN1
Control[7] => Mux62.IN1
Control[7] => Mux63.IN1
Control[7] => Mux64.IN1
Control[7] => Mux65.IN1
Control[7] => Mux66.IN1
Control[7] => Mux67.IN1
Control[7] => Mux68.IN1
Control[7] => Mux69.IN1
Control[7] => Mux70.IN1
Control[7] => Mux71.IN1
Control[7] => Mux72.IN1
Control[7] => Mux73.IN1
Control[7] => Mux74.IN1
Control[7] => Mux75.IN1
Control[7] => Mux76.IN1
Control[7] => Mux77.IN1
Control[7] => Mux78.IN1
Control[7] => Mux79.IN1
Control[7] => Mux80.IN1
Control[7] => Mux81.IN1
Control[7] => Mux82.IN1
Control[7] => Mux83.IN1
Control[7] => Mux84.IN1
Control[7] => Mux85.IN1
Control[7] => Mux86.IN1
Control[7] => Mux87.IN1
Control[7] => Mux88.IN1
Control[7] => Mux89.IN1
Control[7] => Mux90.IN1
Control[7] => Mux91.IN1
Control[7] => Mux92.IN1
Control[7] => Mux93.IN1
Control[7] => Mux94.IN1
Control[7] => Mux95.IN1
Control[7] => Mux96.IN1
Control[7] => Mux97.IN1
Control[7] => Mux98.IN1
Control[7] => Mux99.IN1
Control[7] => Mux100.IN1
Control[7] => Mux101.IN1
Control[7] => Mux102.IN1
Control[7] => Mux103.IN1
Control[7] => Mux104.IN1
Control[7] => Mux105.IN1
Control[7] => Mux106.IN1
Control[7] => Mux107.IN1
Control[7] => Mux108.IN1
Control[7] => Mux109.IN1
Control[7] => Mux110.IN1
Control[7] => Mux111.IN1
Control[7] => Mux112.IN1
Control[7] => Mux113.IN1
Control[7] => Mux114.IN1
Control[7] => Mux115.IN1
Control[7] => Mux116.IN1
Control[7] => Mux117.IN1
Control[7] => Mux118.IN1
Control[7] => Mux119.IN1
Control[7] => Mux120.IN1
Control[7] => Mux121.IN1
Control[7] => Mux122.IN1
Control[7] => Mux123.IN1
Control[7] => Mux124.IN1
Control[7] => Mux125.IN1
Control[7] => Mux126.IN1
Control[7] => Mux127.IN1
Control[7] => Mux128.IN1
Control[7] => Mux129.IN1
Control[7] => Mux130.IN1
Control[7] => Mux131.IN1
Control[7] => Mux132.IN1
Control[7] => Mux133.IN1
Control[7] => Mux134.IN1
Control[7] => Mux135.IN256
Control[7] => Mux136.IN1
Control[7] => Mux137.IN1
Control[7] => Mux138.IN1
Control[7] => Mux139.IN1
Control[7] => Mux140.IN1
Control[7] => Mux141.IN1
Control[7] => Mux142.IN1
Control[7] => Mux143.IN1
Control[7] => Mux144.IN1
Control[7] => Mux145.IN1
Control[7] => Mux146.IN1
Control[7] => Mux147.IN1
Control[7] => Mux148.IN1
Control[7] => Mux149.IN1
Control[7] => Mux150.IN1
Control[7] => Mux151.IN1
Control[7] => Mux152.IN1
Control[7] => Mux153.IN1
Control[7] => Mux154.IN1
Control[7] => Mux155.IN1
Control[7] => Mux156.IN1
Control[7] => Mux157.IN1
Control[7] => Mux158.IN1
Control[7] => Mux159.IN1
Control[7] => Mux160.IN1
Control[7] => Mux161.IN1
Control[7] => Mux162.IN1
Control[7] => Mux163.IN1
Control[7] => Mux164.IN1
Control[7] => Mux165.IN1
Control[7] => Mux166.IN1
Control[7] => Mux167.IN1
Control[8] => ~NO_FANOUT~
Control[9] => ~NO_FANOUT~
Control[10] => ~NO_FANOUT~
Control[11] => ~NO_FANOUT~
Control[12] => ~NO_FANOUT~
Control[13] => ~NO_FANOUT~
Control[14] => ~NO_FANOUT~
Control[15] => ~NO_FANOUT~
Control[16] => ~NO_FANOUT~
Control[17] => ~NO_FANOUT~
Control[18] => ~NO_FANOUT~
Control[19] => ~NO_FANOUT~
Control[20] => ~NO_FANOUT~
Control[21] => ~NO_FANOUT~
Control[22] => ~NO_FANOUT~
Control[23] => ~NO_FANOUT~
Control[24] => ~NO_FANOUT~
Control[25] => ~NO_FANOUT~
Control[26] => ~NO_FANOUT~
Control[27] => ~NO_FANOUT~
Control[28] => ~NO_FANOUT~
Control[29] => ~NO_FANOUT~
Control[30] => ~NO_FANOUT~
Control[31] => ~NO_FANOUT~
Gate_Time[0] => Mult0.IN38
Gate_Time[1] => Mult0.IN37
Gate_Time[2] => Mult0.IN36
Gate_Time[3] => Mult0.IN35
Gate_Time[4] => Mult0.IN34
Gate_Time[5] => Mult0.IN33
Gate_Time[6] => Mult0.IN32
Gate_Time[7] => Mult0.IN31
Gate_Time[8] => Mult0.IN30
Gate_Time[9] => Mult0.IN29
Gate_Time[10] => Mult0.IN28
Gate_Time[11] => Mult0.IN27
Gate_Time[12] => Mult0.IN26
Gate_Time[13] => Mult0.IN25
Gate_Time[14] => Mult0.IN24
Gate_Time[15] => Mult0.IN23
Gate_Time[16] => Mult0.IN22
Gate_Time[17] => Mult0.IN21
Gate_Time[18] => Mult0.IN20
Gate_Time[19] => Mult0.IN19
Gate_Time[20] => Mult0.IN18
Gate_Time[21] => Mult0.IN17
Gate_Time[22] => Mult0.IN16
Gate_Time[23] => Mult0.IN15
Gate_Time[24] => Mult0.IN14
Gate_Time[25] => Mult0.IN13
Gate_Time[26] => Mult0.IN12
Gate_Time[27] => Mult0.IN11
Gate_Time[28] => Mult0.IN10
Gate_Time[29] => Mult0.IN9
Gate_Time[30] => Mult0.IN8
Gate_Time[31] => ~NO_FANOUT~
Gate_quantity[0] => Quantity.DATAB
Gate_quantity[1] => Quantity.DATAB
Gate_quantity[2] => Quantity.DATAB
Gate_quantity[3] => Quantity.DATAB
Gate_quantity[4] => Quantity.DATAB
Gate_quantity[5] => Quantity.DATAB
Gate_quantity[6] => Quantity.DATAB
Gate_quantity[7] => Quantity.DATAB
Gate_quantity[8] => Quantity.DATAB
Gate_quantity[9] => Quantity.DATAB
Gate_quantity[10] => Quantity.DATAB
Gate_quantity[11] => Quantity.DATAB
Gate_quantity[12] => Quantity.DATAB
Gate_quantity[13] => Quantity.DATAB
Gate_quantity[14] => Quantity.DATAB
Gate_quantity[15] => Quantity.DATAB
Gate_quantity[16] => Quantity.DATAB
Gate_quantity[17] => Quantity.DATAB
Gate_quantity[18] => Quantity.DATAB
Gate_quantity[19] => Quantity.DATAB
Gate_quantity[20] => Quantity.DATAB
Gate_quantity[21] => Quantity.DATAB
Gate_quantity[22] => Quantity.DATAB
Gate_quantity[23] => Quantity.DATAB
Gate_quantity[24] => Quantity.DATAB
Gate_quantity[25] => Quantity.DATAB
Gate_quantity[26] => Quantity.DATAB
Gate_quantity[27] => Quantity.DATAB
Gate_quantity[28] => Quantity.DATAB
Gate_quantity[29] => Quantity.DATAB
Gate_quantity[30] => Quantity.DATAB
Gate_quantity[31] => ~NO_FANOUT~
Gate_Delay[0] => Mult1.IN38
Gate_Delay[1] => Mult1.IN37
Gate_Delay[2] => Mult1.IN36
Gate_Delay[3] => Mult1.IN35
Gate_Delay[4] => Mult1.IN34
Gate_Delay[5] => Mult1.IN33
Gate_Delay[6] => Mult1.IN32
Gate_Delay[7] => Mult1.IN31
Gate_Delay[8] => Mult1.IN30
Gate_Delay[9] => Mult1.IN29
Gate_Delay[10] => Mult1.IN28
Gate_Delay[11] => Mult1.IN27
Gate_Delay[12] => Mult1.IN26
Gate_Delay[13] => Mult1.IN25
Gate_Delay[14] => Mult1.IN24
Gate_Delay[15] => Mult1.IN23
Gate_Delay[16] => Mult1.IN22
Gate_Delay[17] => Mult1.IN21
Gate_Delay[18] => Mult1.IN20
Gate_Delay[19] => Mult1.IN19
Gate_Delay[20] => Mult1.IN18
Gate_Delay[21] => Mult1.IN17
Gate_Delay[22] => Mult1.IN16
Gate_Delay[23] => Mult1.IN15
Gate_Delay[24] => Mult1.IN14
Gate_Delay[25] => Mult1.IN13
Gate_Delay[26] => Mult1.IN12
Gate_Delay[27] => Mult1.IN11
Gate_Delay[28] => Mult1.IN10
Gate_Delay[29] => Mult1.IN9
Gate_Delay[30] => Mult1.IN8
Gate_Delay[31] => ~NO_FANOUT~
VFC_1_Data[0] <= Counter_1_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[1] <= Counter_1_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[2] <= Counter_1_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[3] <= Counter_1_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[4] <= Counter_1_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[5] <= Counter_1_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[6] <= Counter_1_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[7] <= Counter_1_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[8] <= Counter_1_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[9] <= Counter_1_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[10] <= Counter_1_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[11] <= Counter_1_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[12] <= Counter_1_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[13] <= Counter_1_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[14] <= Counter_1_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[15] <= Counter_1_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[16] <= Counter_1_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[17] <= Counter_1_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[18] <= Counter_1_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[19] <= Counter_1_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[20] <= Counter_1_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[21] <= Counter_1_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[22] <= Counter_1_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[23] <= Counter_1_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[24] <= Counter_1_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[25] <= Counter_1_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[26] <= Counter_1_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[27] <= Counter_1_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[28] <= Counter_1_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[29] <= Counter_1_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[30] <= Counter_1_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[31] <= Counter_1_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[0] <= Counter_2_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[1] <= Counter_2_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[2] <= Counter_2_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[3] <= Counter_2_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[4] <= Counter_2_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[5] <= Counter_2_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[6] <= Counter_2_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[7] <= Counter_2_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[8] <= Counter_2_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[9] <= Counter_2_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[10] <= Counter_2_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[11] <= Counter_2_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[12] <= Counter_2_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[13] <= Counter_2_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[14] <= Counter_2_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[15] <= Counter_2_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[16] <= Counter_2_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[17] <= Counter_2_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[18] <= Counter_2_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[19] <= Counter_2_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[20] <= Counter_2_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[21] <= Counter_2_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[22] <= Counter_2_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[23] <= Counter_2_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[24] <= Counter_2_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[25] <= Counter_2_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[26] <= Counter_2_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[27] <= Counter_2_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[28] <= Counter_2_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[29] <= Counter_2_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[30] <= Counter_2_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[31] <= Counter_2_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[0] <= Counter_3_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[1] <= Counter_3_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[2] <= Counter_3_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[3] <= Counter_3_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[4] <= Counter_3_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[5] <= Counter_3_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[6] <= Counter_3_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[7] <= Counter_3_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[8] <= Counter_3_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[9] <= Counter_3_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[10] <= Counter_3_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[11] <= Counter_3_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[12] <= Counter_3_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[13] <= Counter_3_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[14] <= Counter_3_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[15] <= Counter_3_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[16] <= Counter_3_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[17] <= Counter_3_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[18] <= Counter_3_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[19] <= Counter_3_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[20] <= Counter_3_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[21] <= Counter_3_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[22] <= Counter_3_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[23] <= Counter_3_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[24] <= Counter_3_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[25] <= Counter_3_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[26] <= Counter_3_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[27] <= Counter_3_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[28] <= Counter_3_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[29] <= Counter_3_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[30] <= Counter_3_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[31] <= Counter_3_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[0] <= Quantity[0].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[1] <= Quantity[1].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[2] <= Quantity[2].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[3] <= Quantity[3].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[4] <= Quantity[4].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[5] <= Quantity[5].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[6] <= Quantity[6].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[7] <= Quantity[7].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[8] <= Quantity[8].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[9] <= Quantity[9].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[10] <= Quantity[10].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[11] <= Quantity[11].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[12] <= Quantity[12].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[13] <= Quantity[13].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[14] <= Quantity[14].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[15] <= Quantity[15].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[16] <= Quantity[16].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[17] <= Quantity[17].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[18] <= Quantity[18].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[19] <= Quantity[19].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[20] <= Quantity[20].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[21] <= Quantity[21].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[22] <= Quantity[22].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[23] <= Quantity[23].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[24] <= Quantity[24].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[25] <= Quantity[25].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[26] <= Quantity[26].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[27] <= Quantity[27].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[28] <= Quantity[28].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[29] <= Quantity[29].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[30] <= Quantity[30].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[31] <= Quantity[31].DB_MAX_OUTPUT_PORT_TYPE


|PILC|mux:inst3
Control[0] => Mux0.IN261
Control[1] => Mux0.IN260
Control[2] => Mux0.IN259
Control[3] => Mux0.IN258
Control[4] => Mux0.IN257
Control[5] => Mux0.IN256
Control[6] => Mux0.IN255
Control[7] => Mux0.IN254
Control[8] => ~NO_FANOUT~
Control[9] => ~NO_FANOUT~
Control[10] => ~NO_FANOUT~
Control[11] => ~NO_FANOUT~
Control[12] => ~NO_FANOUT~
Control[13] => ~NO_FANOUT~
Control[14] => ~NO_FANOUT~
Control[15] => ~NO_FANOUT~
Control[16] => ~NO_FANOUT~
Control[17] => ~NO_FANOUT~
Control[18] => ~NO_FANOUT~
Control[19] => ~NO_FANOUT~
Control[20] => ~NO_FANOUT~
Control[21] => ~NO_FANOUT~
Control[22] => ~NO_FANOUT~
Control[23] => ~NO_FANOUT~
Control[24] => ~NO_FANOUT~
Control[25] => ~NO_FANOUT~
Control[26] => ~NO_FANOUT~
Control[27] => ~NO_FANOUT~
Control[28] => ~NO_FANOUT~
Control[29] => ~NO_FANOUT~
Control[30] => ~NO_FANOUT~
Control[31] => ~NO_FANOUT~
in1 => Mux0.IN262
in2 => Mux0.IN263
out0 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PILC|Delay_Gategenerator:inst4
CLK => Counter_3_sr[0].CLK
CLK => Counter_3_sr[1].CLK
CLK => Counter_2_sr[0].CLK
CLK => Counter_2_sr[1].CLK
CLK => Counter_1_sr[0].CLK
CLK => Counter_1_sr[1].CLK
CLK => Time1[0].CLK
CLK => Time1[1].CLK
CLK => Time1[2].CLK
CLK => Time1[3].CLK
CLK => Time1[4].CLK
CLK => Time1[5].CLK
CLK => Time1[6].CLK
CLK => Time1[7].CLK
CLK => Time1[8].CLK
CLK => Time1[9].CLK
CLK => Time1[10].CLK
CLK => Time1[11].CLK
CLK => Time1[12].CLK
CLK => Time1[13].CLK
CLK => Time1[14].CLK
CLK => Time1[15].CLK
CLK => Time1[16].CLK
CLK => Time1[17].CLK
CLK => Time1[18].CLK
CLK => Time1[19].CLK
CLK => Time1[20].CLK
CLK => Time1[21].CLK
CLK => Time1[22].CLK
CLK => Time1[23].CLK
CLK => Time1[24].CLK
CLK => Time1[25].CLK
CLK => Time1[26].CLK
CLK => Time1[27].CLK
CLK => Time1[28].CLK
CLK => Time1[29].CLK
CLK => Time1[30].CLK
CLK => Time1[31].CLK
CLK => Trigger_sr[0].CLK
CLK => Trigger_sr[1].CLK
CLK => Delay[0].CLK
CLK => Delay[1].CLK
CLK => Delay[2].CLK
CLK => Delay[3].CLK
CLK => Delay[4].CLK
CLK => Delay[5].CLK
CLK => Delay[6].CLK
CLK => Delay[7].CLK
CLK => Delay[8].CLK
CLK => Delay[9].CLK
CLK => Delay[10].CLK
CLK => Delay[11].CLK
CLK => Delay[12].CLK
CLK => Delay[13].CLK
CLK => Delay[14].CLK
CLK => Delay[15].CLK
CLK => Delay[16].CLK
CLK => Delay[17].CLK
CLK => Delay[18].CLK
CLK => Delay[19].CLK
CLK => Delay[20].CLK
CLK => Delay[21].CLK
CLK => Delay[22].CLK
CLK => Delay[23].CLK
CLK => Delay[24].CLK
CLK => Delay[25].CLK
CLK => Delay[26].CLK
CLK => Delay[27].CLK
CLK => Delay[28].CLK
CLK => Delay[29].CLK
CLK => Delay[30].CLK
CLK => Delay[31].CLK
CLK => Gate~reg0.CLK
CLK => Quantity[0].CLK
CLK => Quantity[1].CLK
CLK => Quantity[2].CLK
CLK => Quantity[3].CLK
CLK => Quantity[4].CLK
CLK => Quantity[5].CLK
CLK => Quantity[6].CLK
CLK => Quantity[7].CLK
CLK => Quantity[8].CLK
CLK => Quantity[9].CLK
CLK => Quantity[10].CLK
CLK => Quantity[11].CLK
CLK => Quantity[12].CLK
CLK => Quantity[13].CLK
CLK => Quantity[14].CLK
CLK => Quantity[15].CLK
CLK => Quantity[16].CLK
CLK => Quantity[17].CLK
CLK => Quantity[18].CLK
CLK => Quantity[19].CLK
CLK => Quantity[20].CLK
CLK => Quantity[21].CLK
CLK => Quantity[22].CLK
CLK => Quantity[23].CLK
CLK => Quantity[24].CLK
CLK => Quantity[25].CLK
CLK => Quantity[26].CLK
CLK => Quantity[27].CLK
CLK => Quantity[28].CLK
CLK => Quantity[29].CLK
CLK => Quantity[30].CLK
CLK => Quantity[31].CLK
CLK => Counter_3_Value_int[0].CLK
CLK => Counter_3_Value_int[1].CLK
CLK => Counter_3_Value_int[2].CLK
CLK => Counter_3_Value_int[3].CLK
CLK => Counter_3_Value_int[4].CLK
CLK => Counter_3_Value_int[5].CLK
CLK => Counter_3_Value_int[6].CLK
CLK => Counter_3_Value_int[7].CLK
CLK => Counter_3_Value_int[8].CLK
CLK => Counter_3_Value_int[9].CLK
CLK => Counter_3_Value_int[10].CLK
CLK => Counter_3_Value_int[11].CLK
CLK => Counter_3_Value_int[12].CLK
CLK => Counter_3_Value_int[13].CLK
CLK => Counter_3_Value_int[14].CLK
CLK => Counter_3_Value_int[15].CLK
CLK => Counter_3_Value_int[16].CLK
CLK => Counter_3_Value_int[17].CLK
CLK => Counter_3_Value_int[18].CLK
CLK => Counter_3_Value_int[19].CLK
CLK => Counter_3_Value_int[20].CLK
CLK => Counter_3_Value_int[21].CLK
CLK => Counter_3_Value_int[22].CLK
CLK => Counter_3_Value_int[23].CLK
CLK => Counter_3_Value_int[24].CLK
CLK => Counter_3_Value_int[25].CLK
CLK => Counter_3_Value_int[26].CLK
CLK => Counter_3_Value_int[27].CLK
CLK => Counter_3_Value_int[28].CLK
CLK => Counter_3_Value_int[29].CLK
CLK => Counter_3_Value_int[30].CLK
CLK => Counter_3_Value_int[31].CLK
CLK => Counter_2_Value_int[0].CLK
CLK => Counter_2_Value_int[1].CLK
CLK => Counter_2_Value_int[2].CLK
CLK => Counter_2_Value_int[3].CLK
CLK => Counter_2_Value_int[4].CLK
CLK => Counter_2_Value_int[5].CLK
CLK => Counter_2_Value_int[6].CLK
CLK => Counter_2_Value_int[7].CLK
CLK => Counter_2_Value_int[8].CLK
CLK => Counter_2_Value_int[9].CLK
CLK => Counter_2_Value_int[10].CLK
CLK => Counter_2_Value_int[11].CLK
CLK => Counter_2_Value_int[12].CLK
CLK => Counter_2_Value_int[13].CLK
CLK => Counter_2_Value_int[14].CLK
CLK => Counter_2_Value_int[15].CLK
CLK => Counter_2_Value_int[16].CLK
CLK => Counter_2_Value_int[17].CLK
CLK => Counter_2_Value_int[18].CLK
CLK => Counter_2_Value_int[19].CLK
CLK => Counter_2_Value_int[20].CLK
CLK => Counter_2_Value_int[21].CLK
CLK => Counter_2_Value_int[22].CLK
CLK => Counter_2_Value_int[23].CLK
CLK => Counter_2_Value_int[24].CLK
CLK => Counter_2_Value_int[25].CLK
CLK => Counter_2_Value_int[26].CLK
CLK => Counter_2_Value_int[27].CLK
CLK => Counter_2_Value_int[28].CLK
CLK => Counter_2_Value_int[29].CLK
CLK => Counter_2_Value_int[30].CLK
CLK => Counter_2_Value_int[31].CLK
CLK => Counter_1_Value_int[0].CLK
CLK => Counter_1_Value_int[1].CLK
CLK => Counter_1_Value_int[2].CLK
CLK => Counter_1_Value_int[3].CLK
CLK => Counter_1_Value_int[4].CLK
CLK => Counter_1_Value_int[5].CLK
CLK => Counter_1_Value_int[6].CLK
CLK => Counter_1_Value_int[7].CLK
CLK => Counter_1_Value_int[8].CLK
CLK => Counter_1_Value_int[9].CLK
CLK => Counter_1_Value_int[10].CLK
CLK => Counter_1_Value_int[11].CLK
CLK => Counter_1_Value_int[12].CLK
CLK => Counter_1_Value_int[13].CLK
CLK => Counter_1_Value_int[14].CLK
CLK => Counter_1_Value_int[15].CLK
CLK => Counter_1_Value_int[16].CLK
CLK => Counter_1_Value_int[17].CLK
CLK => Counter_1_Value_int[18].CLK
CLK => Counter_1_Value_int[19].CLK
CLK => Counter_1_Value_int[20].CLK
CLK => Counter_1_Value_int[21].CLK
CLK => Counter_1_Value_int[22].CLK
CLK => Counter_1_Value_int[23].CLK
CLK => Counter_1_Value_int[24].CLK
CLK => Counter_1_Value_int[25].CLK
CLK => Counter_1_Value_int[26].CLK
CLK => Counter_1_Value_int[27].CLK
CLK => Counter_1_Value_int[28].CLK
CLK => Counter_1_Value_int[29].CLK
CLK => Counter_1_Value_int[30].CLK
CLK => Counter_1_Value_int[31].CLK
CLK => Freerun_Gate_Start.CLK
CLK => Trigger_Gate_Start.CLK
CLK => Gate_State~1.DATAIN
Trigger => Trigger_sr[0].DATAIN
Gate <= Gate~reg0.DB_MAX_OUTPUT_PORT_TYPE
VFC_1 => Counter_1_sr.DATAA
VFC_2 => Counter_2_sr.DATAA
VFC_3 => Counter_3_sr.DATAA
Control[0] => Mux0.IN11
Control[0] => Mux1.IN9
Control[0] => Mux2.IN8
Control[0] => Mux3.IN8
Control[0] => Mux4.IN8
Control[0] => Mux5.IN8
Control[0] => Mux6.IN8
Control[0] => Mux7.IN8
Control[0] => Mux8.IN8
Control[0] => Mux9.IN8
Control[0] => Mux10.IN8
Control[0] => Mux11.IN8
Control[0] => Mux12.IN8
Control[0] => Mux13.IN8
Control[0] => Mux14.IN8
Control[0] => Mux15.IN8
Control[0] => Mux16.IN8
Control[0] => Mux17.IN8
Control[0] => Mux18.IN8
Control[0] => Mux19.IN8
Control[0] => Mux20.IN8
Control[0] => Mux21.IN8
Control[0] => Mux22.IN8
Control[0] => Mux23.IN8
Control[0] => Mux24.IN8
Control[0] => Mux25.IN8
Control[0] => Mux26.IN8
Control[0] => Mux27.IN8
Control[0] => Mux28.IN8
Control[0] => Mux29.IN8
Control[0] => Mux30.IN8
Control[0] => Mux31.IN8
Control[0] => Mux32.IN8
Control[0] => Mux33.IN8
Control[0] => Mux34.IN8
Control[0] => Mux35.IN8
Control[0] => Mux36.IN8
Control[0] => Mux37.IN8
Control[0] => Mux38.IN8
Control[0] => Mux39.IN8
Control[0] => Mux40.IN8
Control[0] => Mux41.IN8
Control[0] => Mux42.IN8
Control[0] => Mux43.IN8
Control[0] => Mux44.IN8
Control[0] => Mux45.IN8
Control[0] => Mux46.IN8
Control[0] => Mux47.IN8
Control[0] => Mux48.IN8
Control[0] => Mux49.IN8
Control[0] => Mux50.IN8
Control[0] => Mux51.IN8
Control[0] => Mux52.IN8
Control[0] => Mux53.IN8
Control[0] => Mux54.IN8
Control[0] => Mux55.IN8
Control[0] => Mux56.IN8
Control[0] => Mux57.IN8
Control[0] => Mux58.IN8
Control[0] => Mux59.IN8
Control[0] => Mux60.IN8
Control[0] => Mux61.IN8
Control[0] => Mux62.IN8
Control[0] => Mux63.IN8
Control[0] => Mux64.IN8
Control[0] => Mux65.IN8
Control[0] => Mux66.IN8
Control[0] => Mux67.IN8
Control[0] => Mux68.IN8
Control[0] => Mux69.IN8
Control[0] => Mux70.IN8
Control[0] => Mux71.IN8
Control[0] => Mux72.IN8
Control[0] => Mux73.IN8
Control[0] => Mux74.IN8
Control[0] => Mux75.IN8
Control[0] => Mux76.IN8
Control[0] => Mux77.IN8
Control[0] => Mux78.IN8
Control[0] => Mux79.IN8
Control[0] => Mux80.IN8
Control[0] => Mux81.IN8
Control[0] => Mux82.IN8
Control[0] => Mux83.IN8
Control[0] => Mux84.IN8
Control[0] => Mux85.IN8
Control[0] => Mux86.IN8
Control[0] => Mux87.IN8
Control[0] => Mux88.IN8
Control[0] => Mux89.IN8
Control[0] => Mux90.IN8
Control[0] => Mux91.IN8
Control[0] => Mux92.IN8
Control[0] => Mux93.IN8
Control[0] => Mux94.IN8
Control[0] => Mux95.IN8
Control[0] => Mux96.IN8
Control[0] => Mux97.IN8
Control[0] => Mux98.IN8
Control[0] => Mux99.IN8
Control[0] => Mux100.IN8
Control[0] => Mux101.IN8
Control[0] => Mux102.IN8
Control[0] => Mux103.IN8
Control[0] => Mux104.IN8
Control[0] => Mux105.IN8
Control[0] => Mux106.IN8
Control[0] => Mux107.IN8
Control[0] => Mux108.IN8
Control[0] => Mux109.IN8
Control[0] => Mux110.IN8
Control[0] => Mux111.IN8
Control[0] => Mux112.IN8
Control[0] => Mux113.IN8
Control[0] => Mux114.IN8
Control[0] => Mux115.IN8
Control[0] => Mux116.IN8
Control[0] => Mux117.IN8
Control[0] => Mux118.IN8
Control[0] => Mux119.IN8
Control[0] => Mux120.IN8
Control[0] => Mux121.IN8
Control[0] => Mux122.IN8
Control[0] => Mux123.IN8
Control[0] => Mux124.IN8
Control[0] => Mux125.IN8
Control[0] => Mux126.IN8
Control[0] => Mux127.IN8
Control[0] => Mux128.IN8
Control[0] => Mux129.IN8
Control[0] => Mux130.IN8
Control[0] => Mux131.IN8
Control[0] => Mux132.IN8
Control[0] => Mux133.IN8
Control[0] => Mux134.IN8
Control[0] => Mux135.IN263
Control[0] => Mux136.IN8
Control[0] => Mux137.IN8
Control[0] => Mux138.IN8
Control[0] => Mux139.IN8
Control[0] => Mux140.IN8
Control[0] => Mux141.IN8
Control[0] => Mux142.IN8
Control[0] => Mux143.IN8
Control[0] => Mux144.IN8
Control[0] => Mux145.IN8
Control[0] => Mux146.IN8
Control[0] => Mux147.IN8
Control[0] => Mux148.IN8
Control[0] => Mux149.IN8
Control[0] => Mux150.IN8
Control[0] => Mux151.IN8
Control[0] => Mux152.IN8
Control[0] => Mux153.IN8
Control[0] => Mux154.IN8
Control[0] => Mux155.IN8
Control[0] => Mux156.IN8
Control[0] => Mux157.IN8
Control[0] => Mux158.IN8
Control[0] => Mux159.IN8
Control[0] => Mux160.IN8
Control[0] => Mux161.IN8
Control[0] => Mux162.IN8
Control[0] => Mux163.IN8
Control[0] => Mux164.IN8
Control[0] => Mux165.IN8
Control[0] => Mux166.IN8
Control[0] => Mux167.IN8
Control[1] => Mux0.IN10
Control[1] => Mux1.IN8
Control[1] => Mux2.IN7
Control[1] => Mux3.IN7
Control[1] => Mux4.IN7
Control[1] => Mux5.IN7
Control[1] => Mux6.IN7
Control[1] => Mux7.IN7
Control[1] => Mux8.IN7
Control[1] => Mux9.IN7
Control[1] => Mux10.IN7
Control[1] => Mux11.IN7
Control[1] => Mux12.IN7
Control[1] => Mux13.IN7
Control[1] => Mux14.IN7
Control[1] => Mux15.IN7
Control[1] => Mux16.IN7
Control[1] => Mux17.IN7
Control[1] => Mux18.IN7
Control[1] => Mux19.IN7
Control[1] => Mux20.IN7
Control[1] => Mux21.IN7
Control[1] => Mux22.IN7
Control[1] => Mux23.IN7
Control[1] => Mux24.IN7
Control[1] => Mux25.IN7
Control[1] => Mux26.IN7
Control[1] => Mux27.IN7
Control[1] => Mux28.IN7
Control[1] => Mux29.IN7
Control[1] => Mux30.IN7
Control[1] => Mux31.IN7
Control[1] => Mux32.IN7
Control[1] => Mux33.IN7
Control[1] => Mux34.IN7
Control[1] => Mux35.IN7
Control[1] => Mux36.IN7
Control[1] => Mux37.IN7
Control[1] => Mux38.IN7
Control[1] => Mux39.IN7
Control[1] => Mux40.IN7
Control[1] => Mux41.IN7
Control[1] => Mux42.IN7
Control[1] => Mux43.IN7
Control[1] => Mux44.IN7
Control[1] => Mux45.IN7
Control[1] => Mux46.IN7
Control[1] => Mux47.IN7
Control[1] => Mux48.IN7
Control[1] => Mux49.IN7
Control[1] => Mux50.IN7
Control[1] => Mux51.IN7
Control[1] => Mux52.IN7
Control[1] => Mux53.IN7
Control[1] => Mux54.IN7
Control[1] => Mux55.IN7
Control[1] => Mux56.IN7
Control[1] => Mux57.IN7
Control[1] => Mux58.IN7
Control[1] => Mux59.IN7
Control[1] => Mux60.IN7
Control[1] => Mux61.IN7
Control[1] => Mux62.IN7
Control[1] => Mux63.IN7
Control[1] => Mux64.IN7
Control[1] => Mux65.IN7
Control[1] => Mux66.IN7
Control[1] => Mux67.IN7
Control[1] => Mux68.IN7
Control[1] => Mux69.IN7
Control[1] => Mux70.IN7
Control[1] => Mux71.IN7
Control[1] => Mux72.IN7
Control[1] => Mux73.IN7
Control[1] => Mux74.IN7
Control[1] => Mux75.IN7
Control[1] => Mux76.IN7
Control[1] => Mux77.IN7
Control[1] => Mux78.IN7
Control[1] => Mux79.IN7
Control[1] => Mux80.IN7
Control[1] => Mux81.IN7
Control[1] => Mux82.IN7
Control[1] => Mux83.IN7
Control[1] => Mux84.IN7
Control[1] => Mux85.IN7
Control[1] => Mux86.IN7
Control[1] => Mux87.IN7
Control[1] => Mux88.IN7
Control[1] => Mux89.IN7
Control[1] => Mux90.IN7
Control[1] => Mux91.IN7
Control[1] => Mux92.IN7
Control[1] => Mux93.IN7
Control[1] => Mux94.IN7
Control[1] => Mux95.IN7
Control[1] => Mux96.IN7
Control[1] => Mux97.IN7
Control[1] => Mux98.IN7
Control[1] => Mux99.IN7
Control[1] => Mux100.IN7
Control[1] => Mux101.IN7
Control[1] => Mux102.IN7
Control[1] => Mux103.IN7
Control[1] => Mux104.IN7
Control[1] => Mux105.IN7
Control[1] => Mux106.IN7
Control[1] => Mux107.IN7
Control[1] => Mux108.IN7
Control[1] => Mux109.IN7
Control[1] => Mux110.IN7
Control[1] => Mux111.IN7
Control[1] => Mux112.IN7
Control[1] => Mux113.IN7
Control[1] => Mux114.IN7
Control[1] => Mux115.IN7
Control[1] => Mux116.IN7
Control[1] => Mux117.IN7
Control[1] => Mux118.IN7
Control[1] => Mux119.IN7
Control[1] => Mux120.IN7
Control[1] => Mux121.IN7
Control[1] => Mux122.IN7
Control[1] => Mux123.IN7
Control[1] => Mux124.IN7
Control[1] => Mux125.IN7
Control[1] => Mux126.IN7
Control[1] => Mux127.IN7
Control[1] => Mux128.IN7
Control[1] => Mux129.IN7
Control[1] => Mux130.IN7
Control[1] => Mux131.IN7
Control[1] => Mux132.IN7
Control[1] => Mux133.IN7
Control[1] => Mux134.IN7
Control[1] => Mux135.IN262
Control[1] => Mux136.IN7
Control[1] => Mux137.IN7
Control[1] => Mux138.IN7
Control[1] => Mux139.IN7
Control[1] => Mux140.IN7
Control[1] => Mux141.IN7
Control[1] => Mux142.IN7
Control[1] => Mux143.IN7
Control[1] => Mux144.IN7
Control[1] => Mux145.IN7
Control[1] => Mux146.IN7
Control[1] => Mux147.IN7
Control[1] => Mux148.IN7
Control[1] => Mux149.IN7
Control[1] => Mux150.IN7
Control[1] => Mux151.IN7
Control[1] => Mux152.IN7
Control[1] => Mux153.IN7
Control[1] => Mux154.IN7
Control[1] => Mux155.IN7
Control[1] => Mux156.IN7
Control[1] => Mux157.IN7
Control[1] => Mux158.IN7
Control[1] => Mux159.IN7
Control[1] => Mux160.IN7
Control[1] => Mux161.IN7
Control[1] => Mux162.IN7
Control[1] => Mux163.IN7
Control[1] => Mux164.IN7
Control[1] => Mux165.IN7
Control[1] => Mux166.IN7
Control[1] => Mux167.IN7
Control[2] => Mux0.IN9
Control[2] => Mux1.IN7
Control[2] => Mux2.IN6
Control[2] => Mux3.IN6
Control[2] => Mux4.IN6
Control[2] => Mux5.IN6
Control[2] => Mux6.IN6
Control[2] => Mux7.IN6
Control[2] => Mux8.IN6
Control[2] => Mux9.IN6
Control[2] => Mux10.IN6
Control[2] => Mux11.IN6
Control[2] => Mux12.IN6
Control[2] => Mux13.IN6
Control[2] => Mux14.IN6
Control[2] => Mux15.IN6
Control[2] => Mux16.IN6
Control[2] => Mux17.IN6
Control[2] => Mux18.IN6
Control[2] => Mux19.IN6
Control[2] => Mux20.IN6
Control[2] => Mux21.IN6
Control[2] => Mux22.IN6
Control[2] => Mux23.IN6
Control[2] => Mux24.IN6
Control[2] => Mux25.IN6
Control[2] => Mux26.IN6
Control[2] => Mux27.IN6
Control[2] => Mux28.IN6
Control[2] => Mux29.IN6
Control[2] => Mux30.IN6
Control[2] => Mux31.IN6
Control[2] => Mux32.IN6
Control[2] => Mux33.IN6
Control[2] => Mux34.IN6
Control[2] => Mux35.IN6
Control[2] => Mux36.IN6
Control[2] => Mux37.IN6
Control[2] => Mux38.IN6
Control[2] => Mux39.IN6
Control[2] => Mux40.IN6
Control[2] => Mux41.IN6
Control[2] => Mux42.IN6
Control[2] => Mux43.IN6
Control[2] => Mux44.IN6
Control[2] => Mux45.IN6
Control[2] => Mux46.IN6
Control[2] => Mux47.IN6
Control[2] => Mux48.IN6
Control[2] => Mux49.IN6
Control[2] => Mux50.IN6
Control[2] => Mux51.IN6
Control[2] => Mux52.IN6
Control[2] => Mux53.IN6
Control[2] => Mux54.IN6
Control[2] => Mux55.IN6
Control[2] => Mux56.IN6
Control[2] => Mux57.IN6
Control[2] => Mux58.IN6
Control[2] => Mux59.IN6
Control[2] => Mux60.IN6
Control[2] => Mux61.IN6
Control[2] => Mux62.IN6
Control[2] => Mux63.IN6
Control[2] => Mux64.IN6
Control[2] => Mux65.IN6
Control[2] => Mux66.IN6
Control[2] => Mux67.IN6
Control[2] => Mux68.IN6
Control[2] => Mux69.IN6
Control[2] => Mux70.IN6
Control[2] => Mux71.IN6
Control[2] => Mux72.IN6
Control[2] => Mux73.IN6
Control[2] => Mux74.IN6
Control[2] => Mux75.IN6
Control[2] => Mux76.IN6
Control[2] => Mux77.IN6
Control[2] => Mux78.IN6
Control[2] => Mux79.IN6
Control[2] => Mux80.IN6
Control[2] => Mux81.IN6
Control[2] => Mux82.IN6
Control[2] => Mux83.IN6
Control[2] => Mux84.IN6
Control[2] => Mux85.IN6
Control[2] => Mux86.IN6
Control[2] => Mux87.IN6
Control[2] => Mux88.IN6
Control[2] => Mux89.IN6
Control[2] => Mux90.IN6
Control[2] => Mux91.IN6
Control[2] => Mux92.IN6
Control[2] => Mux93.IN6
Control[2] => Mux94.IN6
Control[2] => Mux95.IN6
Control[2] => Mux96.IN6
Control[2] => Mux97.IN6
Control[2] => Mux98.IN6
Control[2] => Mux99.IN6
Control[2] => Mux100.IN6
Control[2] => Mux101.IN6
Control[2] => Mux102.IN6
Control[2] => Mux103.IN6
Control[2] => Mux104.IN6
Control[2] => Mux105.IN6
Control[2] => Mux106.IN6
Control[2] => Mux107.IN6
Control[2] => Mux108.IN6
Control[2] => Mux109.IN6
Control[2] => Mux110.IN6
Control[2] => Mux111.IN6
Control[2] => Mux112.IN6
Control[2] => Mux113.IN6
Control[2] => Mux114.IN6
Control[2] => Mux115.IN6
Control[2] => Mux116.IN6
Control[2] => Mux117.IN6
Control[2] => Mux118.IN6
Control[2] => Mux119.IN6
Control[2] => Mux120.IN6
Control[2] => Mux121.IN6
Control[2] => Mux122.IN6
Control[2] => Mux123.IN6
Control[2] => Mux124.IN6
Control[2] => Mux125.IN6
Control[2] => Mux126.IN6
Control[2] => Mux127.IN6
Control[2] => Mux128.IN6
Control[2] => Mux129.IN6
Control[2] => Mux130.IN6
Control[2] => Mux131.IN6
Control[2] => Mux132.IN6
Control[2] => Mux133.IN6
Control[2] => Mux134.IN6
Control[2] => Mux135.IN261
Control[2] => Mux136.IN6
Control[2] => Mux137.IN6
Control[2] => Mux138.IN6
Control[2] => Mux139.IN6
Control[2] => Mux140.IN6
Control[2] => Mux141.IN6
Control[2] => Mux142.IN6
Control[2] => Mux143.IN6
Control[2] => Mux144.IN6
Control[2] => Mux145.IN6
Control[2] => Mux146.IN6
Control[2] => Mux147.IN6
Control[2] => Mux148.IN6
Control[2] => Mux149.IN6
Control[2] => Mux150.IN6
Control[2] => Mux151.IN6
Control[2] => Mux152.IN6
Control[2] => Mux153.IN6
Control[2] => Mux154.IN6
Control[2] => Mux155.IN6
Control[2] => Mux156.IN6
Control[2] => Mux157.IN6
Control[2] => Mux158.IN6
Control[2] => Mux159.IN6
Control[2] => Mux160.IN6
Control[2] => Mux161.IN6
Control[2] => Mux162.IN6
Control[2] => Mux163.IN6
Control[2] => Mux164.IN6
Control[2] => Mux165.IN6
Control[2] => Mux166.IN6
Control[2] => Mux167.IN6
Control[3] => Mux0.IN8
Control[3] => Mux1.IN6
Control[3] => Mux2.IN5
Control[3] => Mux3.IN5
Control[3] => Mux4.IN5
Control[3] => Mux5.IN5
Control[3] => Mux6.IN5
Control[3] => Mux7.IN5
Control[3] => Mux8.IN5
Control[3] => Mux9.IN5
Control[3] => Mux10.IN5
Control[3] => Mux11.IN5
Control[3] => Mux12.IN5
Control[3] => Mux13.IN5
Control[3] => Mux14.IN5
Control[3] => Mux15.IN5
Control[3] => Mux16.IN5
Control[3] => Mux17.IN5
Control[3] => Mux18.IN5
Control[3] => Mux19.IN5
Control[3] => Mux20.IN5
Control[3] => Mux21.IN5
Control[3] => Mux22.IN5
Control[3] => Mux23.IN5
Control[3] => Mux24.IN5
Control[3] => Mux25.IN5
Control[3] => Mux26.IN5
Control[3] => Mux27.IN5
Control[3] => Mux28.IN5
Control[3] => Mux29.IN5
Control[3] => Mux30.IN5
Control[3] => Mux31.IN5
Control[3] => Mux32.IN5
Control[3] => Mux33.IN5
Control[3] => Mux34.IN5
Control[3] => Mux35.IN5
Control[3] => Mux36.IN5
Control[3] => Mux37.IN5
Control[3] => Mux38.IN5
Control[3] => Mux39.IN5
Control[3] => Mux40.IN5
Control[3] => Mux41.IN5
Control[3] => Mux42.IN5
Control[3] => Mux43.IN5
Control[3] => Mux44.IN5
Control[3] => Mux45.IN5
Control[3] => Mux46.IN5
Control[3] => Mux47.IN5
Control[3] => Mux48.IN5
Control[3] => Mux49.IN5
Control[3] => Mux50.IN5
Control[3] => Mux51.IN5
Control[3] => Mux52.IN5
Control[3] => Mux53.IN5
Control[3] => Mux54.IN5
Control[3] => Mux55.IN5
Control[3] => Mux56.IN5
Control[3] => Mux57.IN5
Control[3] => Mux58.IN5
Control[3] => Mux59.IN5
Control[3] => Mux60.IN5
Control[3] => Mux61.IN5
Control[3] => Mux62.IN5
Control[3] => Mux63.IN5
Control[3] => Mux64.IN5
Control[3] => Mux65.IN5
Control[3] => Mux66.IN5
Control[3] => Mux67.IN5
Control[3] => Mux68.IN5
Control[3] => Mux69.IN5
Control[3] => Mux70.IN5
Control[3] => Mux71.IN5
Control[3] => Mux72.IN5
Control[3] => Mux73.IN5
Control[3] => Mux74.IN5
Control[3] => Mux75.IN5
Control[3] => Mux76.IN5
Control[3] => Mux77.IN5
Control[3] => Mux78.IN5
Control[3] => Mux79.IN5
Control[3] => Mux80.IN5
Control[3] => Mux81.IN5
Control[3] => Mux82.IN5
Control[3] => Mux83.IN5
Control[3] => Mux84.IN5
Control[3] => Mux85.IN5
Control[3] => Mux86.IN5
Control[3] => Mux87.IN5
Control[3] => Mux88.IN5
Control[3] => Mux89.IN5
Control[3] => Mux90.IN5
Control[3] => Mux91.IN5
Control[3] => Mux92.IN5
Control[3] => Mux93.IN5
Control[3] => Mux94.IN5
Control[3] => Mux95.IN5
Control[3] => Mux96.IN5
Control[3] => Mux97.IN5
Control[3] => Mux98.IN5
Control[3] => Mux99.IN5
Control[3] => Mux100.IN5
Control[3] => Mux101.IN5
Control[3] => Mux102.IN5
Control[3] => Mux103.IN5
Control[3] => Mux104.IN5
Control[3] => Mux105.IN5
Control[3] => Mux106.IN5
Control[3] => Mux107.IN5
Control[3] => Mux108.IN5
Control[3] => Mux109.IN5
Control[3] => Mux110.IN5
Control[3] => Mux111.IN5
Control[3] => Mux112.IN5
Control[3] => Mux113.IN5
Control[3] => Mux114.IN5
Control[3] => Mux115.IN5
Control[3] => Mux116.IN5
Control[3] => Mux117.IN5
Control[3] => Mux118.IN5
Control[3] => Mux119.IN5
Control[3] => Mux120.IN5
Control[3] => Mux121.IN5
Control[3] => Mux122.IN5
Control[3] => Mux123.IN5
Control[3] => Mux124.IN5
Control[3] => Mux125.IN5
Control[3] => Mux126.IN5
Control[3] => Mux127.IN5
Control[3] => Mux128.IN5
Control[3] => Mux129.IN5
Control[3] => Mux130.IN5
Control[3] => Mux131.IN5
Control[3] => Mux132.IN5
Control[3] => Mux133.IN5
Control[3] => Mux134.IN5
Control[3] => Mux135.IN260
Control[3] => Mux136.IN5
Control[3] => Mux137.IN5
Control[3] => Mux138.IN5
Control[3] => Mux139.IN5
Control[3] => Mux140.IN5
Control[3] => Mux141.IN5
Control[3] => Mux142.IN5
Control[3] => Mux143.IN5
Control[3] => Mux144.IN5
Control[3] => Mux145.IN5
Control[3] => Mux146.IN5
Control[3] => Mux147.IN5
Control[3] => Mux148.IN5
Control[3] => Mux149.IN5
Control[3] => Mux150.IN5
Control[3] => Mux151.IN5
Control[3] => Mux152.IN5
Control[3] => Mux153.IN5
Control[3] => Mux154.IN5
Control[3] => Mux155.IN5
Control[3] => Mux156.IN5
Control[3] => Mux157.IN5
Control[3] => Mux158.IN5
Control[3] => Mux159.IN5
Control[3] => Mux160.IN5
Control[3] => Mux161.IN5
Control[3] => Mux162.IN5
Control[3] => Mux163.IN5
Control[3] => Mux164.IN5
Control[3] => Mux165.IN5
Control[3] => Mux166.IN5
Control[3] => Mux167.IN5
Control[4] => Mux0.IN7
Control[4] => Mux1.IN5
Control[4] => Mux2.IN4
Control[4] => Mux3.IN4
Control[4] => Mux4.IN4
Control[4] => Mux5.IN4
Control[4] => Mux6.IN4
Control[4] => Mux7.IN4
Control[4] => Mux8.IN4
Control[4] => Mux9.IN4
Control[4] => Mux10.IN4
Control[4] => Mux11.IN4
Control[4] => Mux12.IN4
Control[4] => Mux13.IN4
Control[4] => Mux14.IN4
Control[4] => Mux15.IN4
Control[4] => Mux16.IN4
Control[4] => Mux17.IN4
Control[4] => Mux18.IN4
Control[4] => Mux19.IN4
Control[4] => Mux20.IN4
Control[4] => Mux21.IN4
Control[4] => Mux22.IN4
Control[4] => Mux23.IN4
Control[4] => Mux24.IN4
Control[4] => Mux25.IN4
Control[4] => Mux26.IN4
Control[4] => Mux27.IN4
Control[4] => Mux28.IN4
Control[4] => Mux29.IN4
Control[4] => Mux30.IN4
Control[4] => Mux31.IN4
Control[4] => Mux32.IN4
Control[4] => Mux33.IN4
Control[4] => Mux34.IN4
Control[4] => Mux35.IN4
Control[4] => Mux36.IN4
Control[4] => Mux37.IN4
Control[4] => Mux38.IN4
Control[4] => Mux39.IN4
Control[4] => Mux40.IN4
Control[4] => Mux41.IN4
Control[4] => Mux42.IN4
Control[4] => Mux43.IN4
Control[4] => Mux44.IN4
Control[4] => Mux45.IN4
Control[4] => Mux46.IN4
Control[4] => Mux47.IN4
Control[4] => Mux48.IN4
Control[4] => Mux49.IN4
Control[4] => Mux50.IN4
Control[4] => Mux51.IN4
Control[4] => Mux52.IN4
Control[4] => Mux53.IN4
Control[4] => Mux54.IN4
Control[4] => Mux55.IN4
Control[4] => Mux56.IN4
Control[4] => Mux57.IN4
Control[4] => Mux58.IN4
Control[4] => Mux59.IN4
Control[4] => Mux60.IN4
Control[4] => Mux61.IN4
Control[4] => Mux62.IN4
Control[4] => Mux63.IN4
Control[4] => Mux64.IN4
Control[4] => Mux65.IN4
Control[4] => Mux66.IN4
Control[4] => Mux67.IN4
Control[4] => Mux68.IN4
Control[4] => Mux69.IN4
Control[4] => Mux70.IN4
Control[4] => Mux71.IN4
Control[4] => Mux72.IN4
Control[4] => Mux73.IN4
Control[4] => Mux74.IN4
Control[4] => Mux75.IN4
Control[4] => Mux76.IN4
Control[4] => Mux77.IN4
Control[4] => Mux78.IN4
Control[4] => Mux79.IN4
Control[4] => Mux80.IN4
Control[4] => Mux81.IN4
Control[4] => Mux82.IN4
Control[4] => Mux83.IN4
Control[4] => Mux84.IN4
Control[4] => Mux85.IN4
Control[4] => Mux86.IN4
Control[4] => Mux87.IN4
Control[4] => Mux88.IN4
Control[4] => Mux89.IN4
Control[4] => Mux90.IN4
Control[4] => Mux91.IN4
Control[4] => Mux92.IN4
Control[4] => Mux93.IN4
Control[4] => Mux94.IN4
Control[4] => Mux95.IN4
Control[4] => Mux96.IN4
Control[4] => Mux97.IN4
Control[4] => Mux98.IN4
Control[4] => Mux99.IN4
Control[4] => Mux100.IN4
Control[4] => Mux101.IN4
Control[4] => Mux102.IN4
Control[4] => Mux103.IN4
Control[4] => Mux104.IN4
Control[4] => Mux105.IN4
Control[4] => Mux106.IN4
Control[4] => Mux107.IN4
Control[4] => Mux108.IN4
Control[4] => Mux109.IN4
Control[4] => Mux110.IN4
Control[4] => Mux111.IN4
Control[4] => Mux112.IN4
Control[4] => Mux113.IN4
Control[4] => Mux114.IN4
Control[4] => Mux115.IN4
Control[4] => Mux116.IN4
Control[4] => Mux117.IN4
Control[4] => Mux118.IN4
Control[4] => Mux119.IN4
Control[4] => Mux120.IN4
Control[4] => Mux121.IN4
Control[4] => Mux122.IN4
Control[4] => Mux123.IN4
Control[4] => Mux124.IN4
Control[4] => Mux125.IN4
Control[4] => Mux126.IN4
Control[4] => Mux127.IN4
Control[4] => Mux128.IN4
Control[4] => Mux129.IN4
Control[4] => Mux130.IN4
Control[4] => Mux131.IN4
Control[4] => Mux132.IN4
Control[4] => Mux133.IN4
Control[4] => Mux134.IN4
Control[4] => Mux135.IN259
Control[4] => Mux136.IN4
Control[4] => Mux137.IN4
Control[4] => Mux138.IN4
Control[4] => Mux139.IN4
Control[4] => Mux140.IN4
Control[4] => Mux141.IN4
Control[4] => Mux142.IN4
Control[4] => Mux143.IN4
Control[4] => Mux144.IN4
Control[4] => Mux145.IN4
Control[4] => Mux146.IN4
Control[4] => Mux147.IN4
Control[4] => Mux148.IN4
Control[4] => Mux149.IN4
Control[4] => Mux150.IN4
Control[4] => Mux151.IN4
Control[4] => Mux152.IN4
Control[4] => Mux153.IN4
Control[4] => Mux154.IN4
Control[4] => Mux155.IN4
Control[4] => Mux156.IN4
Control[4] => Mux157.IN4
Control[4] => Mux158.IN4
Control[4] => Mux159.IN4
Control[4] => Mux160.IN4
Control[4] => Mux161.IN4
Control[4] => Mux162.IN4
Control[4] => Mux163.IN4
Control[4] => Mux164.IN4
Control[4] => Mux165.IN4
Control[4] => Mux166.IN4
Control[4] => Mux167.IN4
Control[5] => Mux0.IN6
Control[5] => Mux1.IN4
Control[5] => Mux2.IN3
Control[5] => Mux3.IN3
Control[5] => Mux4.IN3
Control[5] => Mux5.IN3
Control[5] => Mux6.IN3
Control[5] => Mux7.IN3
Control[5] => Mux8.IN3
Control[5] => Mux9.IN3
Control[5] => Mux10.IN3
Control[5] => Mux11.IN3
Control[5] => Mux12.IN3
Control[5] => Mux13.IN3
Control[5] => Mux14.IN3
Control[5] => Mux15.IN3
Control[5] => Mux16.IN3
Control[5] => Mux17.IN3
Control[5] => Mux18.IN3
Control[5] => Mux19.IN3
Control[5] => Mux20.IN3
Control[5] => Mux21.IN3
Control[5] => Mux22.IN3
Control[5] => Mux23.IN3
Control[5] => Mux24.IN3
Control[5] => Mux25.IN3
Control[5] => Mux26.IN3
Control[5] => Mux27.IN3
Control[5] => Mux28.IN3
Control[5] => Mux29.IN3
Control[5] => Mux30.IN3
Control[5] => Mux31.IN3
Control[5] => Mux32.IN3
Control[5] => Mux33.IN3
Control[5] => Mux34.IN3
Control[5] => Mux35.IN3
Control[5] => Mux36.IN3
Control[5] => Mux37.IN3
Control[5] => Mux38.IN3
Control[5] => Mux39.IN3
Control[5] => Mux40.IN3
Control[5] => Mux41.IN3
Control[5] => Mux42.IN3
Control[5] => Mux43.IN3
Control[5] => Mux44.IN3
Control[5] => Mux45.IN3
Control[5] => Mux46.IN3
Control[5] => Mux47.IN3
Control[5] => Mux48.IN3
Control[5] => Mux49.IN3
Control[5] => Mux50.IN3
Control[5] => Mux51.IN3
Control[5] => Mux52.IN3
Control[5] => Mux53.IN3
Control[5] => Mux54.IN3
Control[5] => Mux55.IN3
Control[5] => Mux56.IN3
Control[5] => Mux57.IN3
Control[5] => Mux58.IN3
Control[5] => Mux59.IN3
Control[5] => Mux60.IN3
Control[5] => Mux61.IN3
Control[5] => Mux62.IN3
Control[5] => Mux63.IN3
Control[5] => Mux64.IN3
Control[5] => Mux65.IN3
Control[5] => Mux66.IN3
Control[5] => Mux67.IN3
Control[5] => Mux68.IN3
Control[5] => Mux69.IN3
Control[5] => Mux70.IN3
Control[5] => Mux71.IN3
Control[5] => Mux72.IN3
Control[5] => Mux73.IN3
Control[5] => Mux74.IN3
Control[5] => Mux75.IN3
Control[5] => Mux76.IN3
Control[5] => Mux77.IN3
Control[5] => Mux78.IN3
Control[5] => Mux79.IN3
Control[5] => Mux80.IN3
Control[5] => Mux81.IN3
Control[5] => Mux82.IN3
Control[5] => Mux83.IN3
Control[5] => Mux84.IN3
Control[5] => Mux85.IN3
Control[5] => Mux86.IN3
Control[5] => Mux87.IN3
Control[5] => Mux88.IN3
Control[5] => Mux89.IN3
Control[5] => Mux90.IN3
Control[5] => Mux91.IN3
Control[5] => Mux92.IN3
Control[5] => Mux93.IN3
Control[5] => Mux94.IN3
Control[5] => Mux95.IN3
Control[5] => Mux96.IN3
Control[5] => Mux97.IN3
Control[5] => Mux98.IN3
Control[5] => Mux99.IN3
Control[5] => Mux100.IN3
Control[5] => Mux101.IN3
Control[5] => Mux102.IN3
Control[5] => Mux103.IN3
Control[5] => Mux104.IN3
Control[5] => Mux105.IN3
Control[5] => Mux106.IN3
Control[5] => Mux107.IN3
Control[5] => Mux108.IN3
Control[5] => Mux109.IN3
Control[5] => Mux110.IN3
Control[5] => Mux111.IN3
Control[5] => Mux112.IN3
Control[5] => Mux113.IN3
Control[5] => Mux114.IN3
Control[5] => Mux115.IN3
Control[5] => Mux116.IN3
Control[5] => Mux117.IN3
Control[5] => Mux118.IN3
Control[5] => Mux119.IN3
Control[5] => Mux120.IN3
Control[5] => Mux121.IN3
Control[5] => Mux122.IN3
Control[5] => Mux123.IN3
Control[5] => Mux124.IN3
Control[5] => Mux125.IN3
Control[5] => Mux126.IN3
Control[5] => Mux127.IN3
Control[5] => Mux128.IN3
Control[5] => Mux129.IN3
Control[5] => Mux130.IN3
Control[5] => Mux131.IN3
Control[5] => Mux132.IN3
Control[5] => Mux133.IN3
Control[5] => Mux134.IN3
Control[5] => Mux135.IN258
Control[5] => Mux136.IN3
Control[5] => Mux137.IN3
Control[5] => Mux138.IN3
Control[5] => Mux139.IN3
Control[5] => Mux140.IN3
Control[5] => Mux141.IN3
Control[5] => Mux142.IN3
Control[5] => Mux143.IN3
Control[5] => Mux144.IN3
Control[5] => Mux145.IN3
Control[5] => Mux146.IN3
Control[5] => Mux147.IN3
Control[5] => Mux148.IN3
Control[5] => Mux149.IN3
Control[5] => Mux150.IN3
Control[5] => Mux151.IN3
Control[5] => Mux152.IN3
Control[5] => Mux153.IN3
Control[5] => Mux154.IN3
Control[5] => Mux155.IN3
Control[5] => Mux156.IN3
Control[5] => Mux157.IN3
Control[5] => Mux158.IN3
Control[5] => Mux159.IN3
Control[5] => Mux160.IN3
Control[5] => Mux161.IN3
Control[5] => Mux162.IN3
Control[5] => Mux163.IN3
Control[5] => Mux164.IN3
Control[5] => Mux165.IN3
Control[5] => Mux166.IN3
Control[5] => Mux167.IN3
Control[6] => Mux0.IN5
Control[6] => Mux1.IN3
Control[6] => Mux2.IN2
Control[6] => Mux3.IN2
Control[6] => Mux4.IN2
Control[6] => Mux5.IN2
Control[6] => Mux6.IN2
Control[6] => Mux7.IN2
Control[6] => Mux8.IN2
Control[6] => Mux9.IN2
Control[6] => Mux10.IN2
Control[6] => Mux11.IN2
Control[6] => Mux12.IN2
Control[6] => Mux13.IN2
Control[6] => Mux14.IN2
Control[6] => Mux15.IN2
Control[6] => Mux16.IN2
Control[6] => Mux17.IN2
Control[6] => Mux18.IN2
Control[6] => Mux19.IN2
Control[6] => Mux20.IN2
Control[6] => Mux21.IN2
Control[6] => Mux22.IN2
Control[6] => Mux23.IN2
Control[6] => Mux24.IN2
Control[6] => Mux25.IN2
Control[6] => Mux26.IN2
Control[6] => Mux27.IN2
Control[6] => Mux28.IN2
Control[6] => Mux29.IN2
Control[6] => Mux30.IN2
Control[6] => Mux31.IN2
Control[6] => Mux32.IN2
Control[6] => Mux33.IN2
Control[6] => Mux34.IN2
Control[6] => Mux35.IN2
Control[6] => Mux36.IN2
Control[6] => Mux37.IN2
Control[6] => Mux38.IN2
Control[6] => Mux39.IN2
Control[6] => Mux40.IN2
Control[6] => Mux41.IN2
Control[6] => Mux42.IN2
Control[6] => Mux43.IN2
Control[6] => Mux44.IN2
Control[6] => Mux45.IN2
Control[6] => Mux46.IN2
Control[6] => Mux47.IN2
Control[6] => Mux48.IN2
Control[6] => Mux49.IN2
Control[6] => Mux50.IN2
Control[6] => Mux51.IN2
Control[6] => Mux52.IN2
Control[6] => Mux53.IN2
Control[6] => Mux54.IN2
Control[6] => Mux55.IN2
Control[6] => Mux56.IN2
Control[6] => Mux57.IN2
Control[6] => Mux58.IN2
Control[6] => Mux59.IN2
Control[6] => Mux60.IN2
Control[6] => Mux61.IN2
Control[6] => Mux62.IN2
Control[6] => Mux63.IN2
Control[6] => Mux64.IN2
Control[6] => Mux65.IN2
Control[6] => Mux66.IN2
Control[6] => Mux67.IN2
Control[6] => Mux68.IN2
Control[6] => Mux69.IN2
Control[6] => Mux70.IN2
Control[6] => Mux71.IN2
Control[6] => Mux72.IN2
Control[6] => Mux73.IN2
Control[6] => Mux74.IN2
Control[6] => Mux75.IN2
Control[6] => Mux76.IN2
Control[6] => Mux77.IN2
Control[6] => Mux78.IN2
Control[6] => Mux79.IN2
Control[6] => Mux80.IN2
Control[6] => Mux81.IN2
Control[6] => Mux82.IN2
Control[6] => Mux83.IN2
Control[6] => Mux84.IN2
Control[6] => Mux85.IN2
Control[6] => Mux86.IN2
Control[6] => Mux87.IN2
Control[6] => Mux88.IN2
Control[6] => Mux89.IN2
Control[6] => Mux90.IN2
Control[6] => Mux91.IN2
Control[6] => Mux92.IN2
Control[6] => Mux93.IN2
Control[6] => Mux94.IN2
Control[6] => Mux95.IN2
Control[6] => Mux96.IN2
Control[6] => Mux97.IN2
Control[6] => Mux98.IN2
Control[6] => Mux99.IN2
Control[6] => Mux100.IN2
Control[6] => Mux101.IN2
Control[6] => Mux102.IN2
Control[6] => Mux103.IN2
Control[6] => Mux104.IN2
Control[6] => Mux105.IN2
Control[6] => Mux106.IN2
Control[6] => Mux107.IN2
Control[6] => Mux108.IN2
Control[6] => Mux109.IN2
Control[6] => Mux110.IN2
Control[6] => Mux111.IN2
Control[6] => Mux112.IN2
Control[6] => Mux113.IN2
Control[6] => Mux114.IN2
Control[6] => Mux115.IN2
Control[6] => Mux116.IN2
Control[6] => Mux117.IN2
Control[6] => Mux118.IN2
Control[6] => Mux119.IN2
Control[6] => Mux120.IN2
Control[6] => Mux121.IN2
Control[6] => Mux122.IN2
Control[6] => Mux123.IN2
Control[6] => Mux124.IN2
Control[6] => Mux125.IN2
Control[6] => Mux126.IN2
Control[6] => Mux127.IN2
Control[6] => Mux128.IN2
Control[6] => Mux129.IN2
Control[6] => Mux130.IN2
Control[6] => Mux131.IN2
Control[6] => Mux132.IN2
Control[6] => Mux133.IN2
Control[6] => Mux134.IN2
Control[6] => Mux135.IN257
Control[6] => Mux136.IN2
Control[6] => Mux137.IN2
Control[6] => Mux138.IN2
Control[6] => Mux139.IN2
Control[6] => Mux140.IN2
Control[6] => Mux141.IN2
Control[6] => Mux142.IN2
Control[6] => Mux143.IN2
Control[6] => Mux144.IN2
Control[6] => Mux145.IN2
Control[6] => Mux146.IN2
Control[6] => Mux147.IN2
Control[6] => Mux148.IN2
Control[6] => Mux149.IN2
Control[6] => Mux150.IN2
Control[6] => Mux151.IN2
Control[6] => Mux152.IN2
Control[6] => Mux153.IN2
Control[6] => Mux154.IN2
Control[6] => Mux155.IN2
Control[6] => Mux156.IN2
Control[6] => Mux157.IN2
Control[6] => Mux158.IN2
Control[6] => Mux159.IN2
Control[6] => Mux160.IN2
Control[6] => Mux161.IN2
Control[6] => Mux162.IN2
Control[6] => Mux163.IN2
Control[6] => Mux164.IN2
Control[6] => Mux165.IN2
Control[6] => Mux166.IN2
Control[6] => Mux167.IN2
Control[7] => Mux0.IN4
Control[7] => Mux1.IN2
Control[7] => Mux2.IN1
Control[7] => Mux3.IN1
Control[7] => Mux4.IN1
Control[7] => Mux5.IN1
Control[7] => Mux6.IN1
Control[7] => Mux7.IN1
Control[7] => Mux8.IN1
Control[7] => Mux9.IN1
Control[7] => Mux10.IN1
Control[7] => Mux11.IN1
Control[7] => Mux12.IN1
Control[7] => Mux13.IN1
Control[7] => Mux14.IN1
Control[7] => Mux15.IN1
Control[7] => Mux16.IN1
Control[7] => Mux17.IN1
Control[7] => Mux18.IN1
Control[7] => Mux19.IN1
Control[7] => Mux20.IN1
Control[7] => Mux21.IN1
Control[7] => Mux22.IN1
Control[7] => Mux23.IN1
Control[7] => Mux24.IN1
Control[7] => Mux25.IN1
Control[7] => Mux26.IN1
Control[7] => Mux27.IN1
Control[7] => Mux28.IN1
Control[7] => Mux29.IN1
Control[7] => Mux30.IN1
Control[7] => Mux31.IN1
Control[7] => Mux32.IN1
Control[7] => Mux33.IN1
Control[7] => Mux34.IN1
Control[7] => Mux35.IN1
Control[7] => Mux36.IN1
Control[7] => Mux37.IN1
Control[7] => Mux38.IN1
Control[7] => Mux39.IN1
Control[7] => Mux40.IN1
Control[7] => Mux41.IN1
Control[7] => Mux42.IN1
Control[7] => Mux43.IN1
Control[7] => Mux44.IN1
Control[7] => Mux45.IN1
Control[7] => Mux46.IN1
Control[7] => Mux47.IN1
Control[7] => Mux48.IN1
Control[7] => Mux49.IN1
Control[7] => Mux50.IN1
Control[7] => Mux51.IN1
Control[7] => Mux52.IN1
Control[7] => Mux53.IN1
Control[7] => Mux54.IN1
Control[7] => Mux55.IN1
Control[7] => Mux56.IN1
Control[7] => Mux57.IN1
Control[7] => Mux58.IN1
Control[7] => Mux59.IN1
Control[7] => Mux60.IN1
Control[7] => Mux61.IN1
Control[7] => Mux62.IN1
Control[7] => Mux63.IN1
Control[7] => Mux64.IN1
Control[7] => Mux65.IN1
Control[7] => Mux66.IN1
Control[7] => Mux67.IN1
Control[7] => Mux68.IN1
Control[7] => Mux69.IN1
Control[7] => Mux70.IN1
Control[7] => Mux71.IN1
Control[7] => Mux72.IN1
Control[7] => Mux73.IN1
Control[7] => Mux74.IN1
Control[7] => Mux75.IN1
Control[7] => Mux76.IN1
Control[7] => Mux77.IN1
Control[7] => Mux78.IN1
Control[7] => Mux79.IN1
Control[7] => Mux80.IN1
Control[7] => Mux81.IN1
Control[7] => Mux82.IN1
Control[7] => Mux83.IN1
Control[7] => Mux84.IN1
Control[7] => Mux85.IN1
Control[7] => Mux86.IN1
Control[7] => Mux87.IN1
Control[7] => Mux88.IN1
Control[7] => Mux89.IN1
Control[7] => Mux90.IN1
Control[7] => Mux91.IN1
Control[7] => Mux92.IN1
Control[7] => Mux93.IN1
Control[7] => Mux94.IN1
Control[7] => Mux95.IN1
Control[7] => Mux96.IN1
Control[7] => Mux97.IN1
Control[7] => Mux98.IN1
Control[7] => Mux99.IN1
Control[7] => Mux100.IN1
Control[7] => Mux101.IN1
Control[7] => Mux102.IN1
Control[7] => Mux103.IN1
Control[7] => Mux104.IN1
Control[7] => Mux105.IN1
Control[7] => Mux106.IN1
Control[7] => Mux107.IN1
Control[7] => Mux108.IN1
Control[7] => Mux109.IN1
Control[7] => Mux110.IN1
Control[7] => Mux111.IN1
Control[7] => Mux112.IN1
Control[7] => Mux113.IN1
Control[7] => Mux114.IN1
Control[7] => Mux115.IN1
Control[7] => Mux116.IN1
Control[7] => Mux117.IN1
Control[7] => Mux118.IN1
Control[7] => Mux119.IN1
Control[7] => Mux120.IN1
Control[7] => Mux121.IN1
Control[7] => Mux122.IN1
Control[7] => Mux123.IN1
Control[7] => Mux124.IN1
Control[7] => Mux125.IN1
Control[7] => Mux126.IN1
Control[7] => Mux127.IN1
Control[7] => Mux128.IN1
Control[7] => Mux129.IN1
Control[7] => Mux130.IN1
Control[7] => Mux131.IN1
Control[7] => Mux132.IN1
Control[7] => Mux133.IN1
Control[7] => Mux134.IN1
Control[7] => Mux135.IN256
Control[7] => Mux136.IN1
Control[7] => Mux137.IN1
Control[7] => Mux138.IN1
Control[7] => Mux139.IN1
Control[7] => Mux140.IN1
Control[7] => Mux141.IN1
Control[7] => Mux142.IN1
Control[7] => Mux143.IN1
Control[7] => Mux144.IN1
Control[7] => Mux145.IN1
Control[7] => Mux146.IN1
Control[7] => Mux147.IN1
Control[7] => Mux148.IN1
Control[7] => Mux149.IN1
Control[7] => Mux150.IN1
Control[7] => Mux151.IN1
Control[7] => Mux152.IN1
Control[7] => Mux153.IN1
Control[7] => Mux154.IN1
Control[7] => Mux155.IN1
Control[7] => Mux156.IN1
Control[7] => Mux157.IN1
Control[7] => Mux158.IN1
Control[7] => Mux159.IN1
Control[7] => Mux160.IN1
Control[7] => Mux161.IN1
Control[7] => Mux162.IN1
Control[7] => Mux163.IN1
Control[7] => Mux164.IN1
Control[7] => Mux165.IN1
Control[7] => Mux166.IN1
Control[7] => Mux167.IN1
Control[8] => ~NO_FANOUT~
Control[9] => ~NO_FANOUT~
Control[10] => ~NO_FANOUT~
Control[11] => ~NO_FANOUT~
Control[12] => ~NO_FANOUT~
Control[13] => ~NO_FANOUT~
Control[14] => ~NO_FANOUT~
Control[15] => ~NO_FANOUT~
Control[16] => ~NO_FANOUT~
Control[17] => ~NO_FANOUT~
Control[18] => ~NO_FANOUT~
Control[19] => ~NO_FANOUT~
Control[20] => ~NO_FANOUT~
Control[21] => ~NO_FANOUT~
Control[22] => ~NO_FANOUT~
Control[23] => ~NO_FANOUT~
Control[24] => ~NO_FANOUT~
Control[25] => ~NO_FANOUT~
Control[26] => ~NO_FANOUT~
Control[27] => ~NO_FANOUT~
Control[28] => ~NO_FANOUT~
Control[29] => ~NO_FANOUT~
Control[30] => ~NO_FANOUT~
Control[31] => ~NO_FANOUT~
Gate_Time[0] => Mult0.IN38
Gate_Time[1] => Mult0.IN37
Gate_Time[2] => Mult0.IN36
Gate_Time[3] => Mult0.IN35
Gate_Time[4] => Mult0.IN34
Gate_Time[5] => Mult0.IN33
Gate_Time[6] => Mult0.IN32
Gate_Time[7] => Mult0.IN31
Gate_Time[8] => Mult0.IN30
Gate_Time[9] => Mult0.IN29
Gate_Time[10] => Mult0.IN28
Gate_Time[11] => Mult0.IN27
Gate_Time[12] => Mult0.IN26
Gate_Time[13] => Mult0.IN25
Gate_Time[14] => Mult0.IN24
Gate_Time[15] => Mult0.IN23
Gate_Time[16] => Mult0.IN22
Gate_Time[17] => Mult0.IN21
Gate_Time[18] => Mult0.IN20
Gate_Time[19] => Mult0.IN19
Gate_Time[20] => Mult0.IN18
Gate_Time[21] => Mult0.IN17
Gate_Time[22] => Mult0.IN16
Gate_Time[23] => Mult0.IN15
Gate_Time[24] => Mult0.IN14
Gate_Time[25] => Mult0.IN13
Gate_Time[26] => Mult0.IN12
Gate_Time[27] => Mult0.IN11
Gate_Time[28] => Mult0.IN10
Gate_Time[29] => Mult0.IN9
Gate_Time[30] => Mult0.IN8
Gate_Time[31] => ~NO_FANOUT~
Gate_quantity[0] => Quantity.DATAB
Gate_quantity[1] => Quantity.DATAB
Gate_quantity[2] => Quantity.DATAB
Gate_quantity[3] => Quantity.DATAB
Gate_quantity[4] => Quantity.DATAB
Gate_quantity[5] => Quantity.DATAB
Gate_quantity[6] => Quantity.DATAB
Gate_quantity[7] => Quantity.DATAB
Gate_quantity[8] => Quantity.DATAB
Gate_quantity[9] => Quantity.DATAB
Gate_quantity[10] => Quantity.DATAB
Gate_quantity[11] => Quantity.DATAB
Gate_quantity[12] => Quantity.DATAB
Gate_quantity[13] => Quantity.DATAB
Gate_quantity[14] => Quantity.DATAB
Gate_quantity[15] => Quantity.DATAB
Gate_quantity[16] => Quantity.DATAB
Gate_quantity[17] => Quantity.DATAB
Gate_quantity[18] => Quantity.DATAB
Gate_quantity[19] => Quantity.DATAB
Gate_quantity[20] => Quantity.DATAB
Gate_quantity[21] => Quantity.DATAB
Gate_quantity[22] => Quantity.DATAB
Gate_quantity[23] => Quantity.DATAB
Gate_quantity[24] => Quantity.DATAB
Gate_quantity[25] => Quantity.DATAB
Gate_quantity[26] => Quantity.DATAB
Gate_quantity[27] => Quantity.DATAB
Gate_quantity[28] => Quantity.DATAB
Gate_quantity[29] => Quantity.DATAB
Gate_quantity[30] => Quantity.DATAB
Gate_quantity[31] => ~NO_FANOUT~
Gate_Delay[0] => Mult1.IN38
Gate_Delay[1] => Mult1.IN37
Gate_Delay[2] => Mult1.IN36
Gate_Delay[3] => Mult1.IN35
Gate_Delay[4] => Mult1.IN34
Gate_Delay[5] => Mult1.IN33
Gate_Delay[6] => Mult1.IN32
Gate_Delay[7] => Mult1.IN31
Gate_Delay[8] => Mult1.IN30
Gate_Delay[9] => Mult1.IN29
Gate_Delay[10] => Mult1.IN28
Gate_Delay[11] => Mult1.IN27
Gate_Delay[12] => Mult1.IN26
Gate_Delay[13] => Mult1.IN25
Gate_Delay[14] => Mult1.IN24
Gate_Delay[15] => Mult1.IN23
Gate_Delay[16] => Mult1.IN22
Gate_Delay[17] => Mult1.IN21
Gate_Delay[18] => Mult1.IN20
Gate_Delay[19] => Mult1.IN19
Gate_Delay[20] => Mult1.IN18
Gate_Delay[21] => Mult1.IN17
Gate_Delay[22] => Mult1.IN16
Gate_Delay[23] => Mult1.IN15
Gate_Delay[24] => Mult1.IN14
Gate_Delay[25] => Mult1.IN13
Gate_Delay[26] => Mult1.IN12
Gate_Delay[27] => Mult1.IN11
Gate_Delay[28] => Mult1.IN10
Gate_Delay[29] => Mult1.IN9
Gate_Delay[30] => Mult1.IN8
Gate_Delay[31] => ~NO_FANOUT~
VFC_1_Data[0] <= Counter_1_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[1] <= Counter_1_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[2] <= Counter_1_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[3] <= Counter_1_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[4] <= Counter_1_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[5] <= Counter_1_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[6] <= Counter_1_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[7] <= Counter_1_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[8] <= Counter_1_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[9] <= Counter_1_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[10] <= Counter_1_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[11] <= Counter_1_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[12] <= Counter_1_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[13] <= Counter_1_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[14] <= Counter_1_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[15] <= Counter_1_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[16] <= Counter_1_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[17] <= Counter_1_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[18] <= Counter_1_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[19] <= Counter_1_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[20] <= Counter_1_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[21] <= Counter_1_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[22] <= Counter_1_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[23] <= Counter_1_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[24] <= Counter_1_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[25] <= Counter_1_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[26] <= Counter_1_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[27] <= Counter_1_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[28] <= Counter_1_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[29] <= Counter_1_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[30] <= Counter_1_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_1_Data[31] <= Counter_1_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[0] <= Counter_2_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[1] <= Counter_2_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[2] <= Counter_2_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[3] <= Counter_2_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[4] <= Counter_2_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[5] <= Counter_2_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[6] <= Counter_2_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[7] <= Counter_2_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[8] <= Counter_2_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[9] <= Counter_2_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[10] <= Counter_2_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[11] <= Counter_2_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[12] <= Counter_2_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[13] <= Counter_2_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[14] <= Counter_2_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[15] <= Counter_2_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[16] <= Counter_2_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[17] <= Counter_2_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[18] <= Counter_2_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[19] <= Counter_2_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[20] <= Counter_2_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[21] <= Counter_2_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[22] <= Counter_2_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[23] <= Counter_2_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[24] <= Counter_2_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[25] <= Counter_2_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[26] <= Counter_2_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[27] <= Counter_2_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[28] <= Counter_2_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[29] <= Counter_2_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[30] <= Counter_2_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_2_Data[31] <= Counter_2_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[0] <= Counter_3_Value_int[0].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[1] <= Counter_3_Value_int[1].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[2] <= Counter_3_Value_int[2].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[3] <= Counter_3_Value_int[3].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[4] <= Counter_3_Value_int[4].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[5] <= Counter_3_Value_int[5].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[6] <= Counter_3_Value_int[6].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[7] <= Counter_3_Value_int[7].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[8] <= Counter_3_Value_int[8].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[9] <= Counter_3_Value_int[9].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[10] <= Counter_3_Value_int[10].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[11] <= Counter_3_Value_int[11].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[12] <= Counter_3_Value_int[12].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[13] <= Counter_3_Value_int[13].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[14] <= Counter_3_Value_int[14].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[15] <= Counter_3_Value_int[15].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[16] <= Counter_3_Value_int[16].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[17] <= Counter_3_Value_int[17].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[18] <= Counter_3_Value_int[18].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[19] <= Counter_3_Value_int[19].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[20] <= Counter_3_Value_int[20].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[21] <= Counter_3_Value_int[21].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[22] <= Counter_3_Value_int[22].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[23] <= Counter_3_Value_int[23].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[24] <= Counter_3_Value_int[24].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[25] <= Counter_3_Value_int[25].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[26] <= Counter_3_Value_int[26].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[27] <= Counter_3_Value_int[27].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[28] <= Counter_3_Value_int[28].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[29] <= Counter_3_Value_int[29].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[30] <= Counter_3_Value_int[30].DB_MAX_OUTPUT_PORT_TYPE
VFC_3_Data[31] <= Counter_3_Value_int[31].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[0] <= Quantity[0].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[1] <= Quantity[1].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[2] <= Quantity[2].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[3] <= Quantity[3].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[4] <= Quantity[4].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[5] <= Quantity[5].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[6] <= Quantity[6].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[7] <= Quantity[7].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[8] <= Quantity[8].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[9] <= Quantity[9].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[10] <= Quantity[10].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[11] <= Quantity[11].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[12] <= Quantity[12].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[13] <= Quantity[13].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[14] <= Quantity[14].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[15] <= Quantity[15].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[16] <= Quantity[16].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[17] <= Quantity[17].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[18] <= Quantity[18].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[19] <= Quantity[19].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[20] <= Quantity[20].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[21] <= Quantity[21].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[22] <= Quantity[22].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[23] <= Quantity[23].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[24] <= Quantity[24].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[25] <= Quantity[25].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[26] <= Quantity[26].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[27] <= Quantity[27].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[28] <= Quantity[28].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[29] <= Quantity[29].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[30] <= Quantity[30].DB_MAX_OUTPUT_PORT_TYPE
Gate_remain[31] <= Quantity[31].DB_MAX_OUTPUT_PORT_TYPE


