<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>input_1</name>
        <type>Signed</type>
        <fractionWidth>4</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer5_out_0</name>
        <type>Signed</type>
        <fractionWidth>12</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer5_out_0_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer5_out_1</name>
        <type>Signed</type>
        <fractionWidth>12</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer5_out_1_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>15</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>119</latency>
    <II>64</II>
  </modelParameters>
</AdditionalInfo>
