<stg><name>spiking_binam_Pipeline_VITIS_LOOP_79_7</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_spikes, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %bin_start_V_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %bin_start_V

]]></Node>
<StgValue><ssdm name="bin_start_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %threshW_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %threshW

]]></Node>
<StgValue><ssdm name="threshW_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body78:0 %i = load i9 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body78:1 %icmp_ln79 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body78:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body78:3 %i_1 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body78:4 %br_ln79 = br i1 %icmp_ln79, void %for.body78.split, void %for.inc96.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body78.split:3 %lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
for.body78.split:4 %zext_ln1031 = zext i5 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1031"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:5 %v_V_addr = getelementptr i7 %v_V, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:6 %v_V_1_addr = getelementptr i7 %v_V_1, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:7 %v_V_2_addr = getelementptr i7 %v_V_2, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:8 %v_V_3_addr = getelementptr i7 %v_V_3, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:9 %v_V_4_addr = getelementptr i7 %v_V_4, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_4_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:10 %v_V_5_addr = getelementptr i7 %v_V_5, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_5_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:11 %v_V_6_addr = getelementptr i7 %v_V_6, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_6_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:12 %v_V_7_addr = getelementptr i7 %v_V_7, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:14 %v_V_load = load i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:15 %v_V_1_load = load i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="v_V_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:16 %v_V_2_load = load i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="v_V_2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:17 %v_V_3_load = load i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="v_V_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:18 %v_V_4_load = load i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="v_V_4_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:19 %v_V_5_load = load i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="v_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:20 %v_V_6_load = load i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="v_V_6_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:21 %v_V_7_load = load i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="v_V_7_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:0 %store_ln79 = store i9 %i_1, i9 %i_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc93:1 %br_ln79 = br void %for.body78

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
for.body78.split:0 %trunc_ln79 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body78.split:1 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body78.split:2 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="9">
<![CDATA[
for.body78.split:13 %trunc_ln1031 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln1031"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:14 %v_V_load = load i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:15 %v_V_1_load = load i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="v_V_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:16 %v_V_2_load = load i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="v_V_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:17 %v_V_3_load = load i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="v_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:18 %v_V_4_load = load i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="v_V_4_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:19 %v_V_5_load = load i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="v_V_5_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:20 %v_V_6_load = load i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="v_V_6_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:21 %v_V_7_load = load i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="v_V_7_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="3">
<![CDATA[
for.body78.split:22 %tmp_6 = mux i7 @_ssdm_op_Mux.ap_auto.8i7.i3, i7 %v_V_load, i7 %v_V_1_load, i7 %v_V_2_load, i7 %v_V_3_load, i7 %v_V_4_load, i7 %v_V_5_load, i7 %v_V_6_load, i7 %v_V_7_load, i3 %trunc_ln1031

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body78.split:23 %icmp_ln1031 = icmp_ugt  i7 %threshW_read, i7 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body78.split:24 %br_ln81 = br i1 %icmp_ln1031, void %if.then82, void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then82:3 %switch_ln83 = switch i3 %trunc_ln1031, void %arrayidx91.case.7, i3 0, void %arrayidx91.case.0, i3 1, void %arrayidx91.case.1, i3 2, void %arrayidx91.case.2, i3 3, void %arrayidx91.case.3, i3 4, void %arrayidx91.case.4, i3 5, void %arrayidx91.case.5, i3 6, void %arrayidx91.case.6

]]></Node>
<StgValue><ssdm name="switch_ln83"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.6:0 %store_ln83 = store i7 0, i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.6:1 %ref_timer_V_6_addr = getelementptr i3 %ref_timer_V_6, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.6:2 %store_ln84 = store i3 5, i5 %ref_timer_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.6:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.5:0 %store_ln83 = store i7 0, i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.5:1 %ref_timer_V_5_addr = getelementptr i3 %ref_timer_V_5, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_5_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.5:2 %store_ln84 = store i3 5, i5 %ref_timer_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.5:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.4:0 %store_ln83 = store i7 0, i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.4:1 %ref_timer_V_4_addr = getelementptr i3 %ref_timer_V_4, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.4:2 %store_ln84 = store i3 5, i5 %ref_timer_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.4:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.3:0 %store_ln83 = store i7 0, i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.3:1 %ref_timer_V_3_addr = getelementptr i3 %ref_timer_V_3, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.3:2 %store_ln84 = store i3 5, i5 %ref_timer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.3:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.2:0 %store_ln83 = store i7 0, i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.2:1 %ref_timer_V_2_addr = getelementptr i3 %ref_timer_V_2, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.2:2 %store_ln84 = store i3 5, i5 %ref_timer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.2:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.1:0 %store_ln83 = store i7 0, i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.1:1 %ref_timer_V_1_addr = getelementptr i3 %ref_timer_V_1, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_1_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.1:2 %store_ln84 = store i3 5, i5 %ref_timer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.1:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.0:0 %store_ln83 = store i7 0, i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.0:1 %ref_timer_V_addr = getelementptr i3 %ref_timer_V, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.0:2 %store_ln84 = store i3 5, i5 %ref_timer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.0:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.7:0 %store_ln83 = store i7 0, i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.7:1 %ref_timer_V_7_addr = getelementptr i3 %ref_timer_V_7, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.7:2 %store_ln84 = store i3 5, i5 %ref_timer_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.7:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.inc96.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then82:0 %or_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i8.i8, i12 %bin_start_V_read, i8 0, i8 %trunc_ln79

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="28">
<![CDATA[
if.then82:1 %zext_ln82 = zext i28 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then82:2 %write_ln82 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_spikes, i32 %zext_ln82

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.exit:0 %br_ln85 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="110" name="ref_timer_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="ref_timer_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="ref_timer_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="ref_timer_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="ref_timer_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="ref_timer_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="ref_timer_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="ref_timer_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ref_timer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="v_V_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="v_V_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="v_V_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="v_V_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="v_V_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="v_V_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="v_V_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="v_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="threshW" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="threshW"/></StgValue>
</port>
<port id="127" name="bin_start_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bin_start_V"/></StgValue>
</port>
<port id="128" name="out_spikes" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_spikes"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="130" from="StgValue_129" to="i_2" fromId="129" toId="6">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="7">
</dataflow>
<dataflow id="133" from="out_spikes" to="specinterface_ln0" fromId="128" toId="7">
</dataflow>
<dataflow id="135" from="empty_8" to="specinterface_ln0" fromId="134" toId="7">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="140" from="empty_9" to="specinterface_ln0" fromId="139" toId="7">
</dataflow>
<dataflow id="141" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="142" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="144" from="empty_3" to="specinterface_ln0" fromId="143" toId="7">
</dataflow>
<dataflow id="145" from="empty_3" to="specinterface_ln0" fromId="143" toId="7">
</dataflow>
<dataflow id="146" from="empty_3" to="specinterface_ln0" fromId="143" toId="7">
</dataflow>
<dataflow id="147" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="149" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="150" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="151" from="empty_3" to="specinterface_ln0" fromId="143" toId="7">
</dataflow>
<dataflow id="152" from="empty_3" to="specinterface_ln0" fromId="143" toId="7">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="7">
</dataflow>
<dataflow id="155" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="7">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.i12" to="bin_start_V_read" fromId="156" toId="8">
</dataflow>
<dataflow id="158" from="bin_start_V" to="bin_start_V_read" fromId="127" toId="8">
</dataflow>
<dataflow id="160" from="_ssdm_op_Read.ap_auto.i7" to="threshW_read" fromId="159" toId="9">
</dataflow>
<dataflow id="161" from="threshW" to="threshW_read" fromId="126" toId="9">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="10">
</dataflow>
<dataflow id="164" from="i_2" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="165" from="i_2" to="i" fromId="6" toId="12">
</dataflow>
<dataflow id="166" from="i" to="icmp_ln79" fromId="12" toId="13">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln79" fromId="167" toId="13">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="169" toId="14">
</dataflow>
<dataflow id="172" from="StgValue_171" to="empty" fromId="171" toId="14">
</dataflow>
<dataflow id="173" from="StgValue_171" to="empty" fromId="171" toId="14">
</dataflow>
<dataflow id="174" from="StgValue_171" to="empty" fromId="171" toId="14">
</dataflow>
<dataflow id="175" from="i" to="i_1" fromId="12" toId="15">
</dataflow>
<dataflow id="177" from="StgValue_176" to="i_1" fromId="176" toId="15">
</dataflow>
<dataflow id="178" from="icmp_ln79" to="br_ln79" fromId="13" toId="16">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="lshr_ln2" fromId="179" toId="17">
</dataflow>
<dataflow id="181" from="i" to="lshr_ln2" fromId="12" toId="17">
</dataflow>
<dataflow id="183" from="StgValue_182" to="lshr_ln2" fromId="182" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_184" to="lshr_ln2" fromId="184" toId="17">
</dataflow>
<dataflow id="186" from="lshr_ln2" to="zext_ln1031" fromId="17" toId="18">
</dataflow>
<dataflow id="187" from="v_V" to="v_V_addr" fromId="125" toId="19">
</dataflow>
<dataflow id="189" from="StgValue_188" to="v_V_addr" fromId="188" toId="19">
</dataflow>
<dataflow id="190" from="zext_ln1031" to="v_V_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="191" from="v_V_1" to="v_V_1_addr" fromId="124" toId="20">
</dataflow>
<dataflow id="192" from="StgValue_188" to="v_V_1_addr" fromId="188" toId="20">
</dataflow>
<dataflow id="193" from="zext_ln1031" to="v_V_1_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="194" from="v_V_2" to="v_V_2_addr" fromId="123" toId="21">
</dataflow>
<dataflow id="195" from="StgValue_188" to="v_V_2_addr" fromId="188" toId="21">
</dataflow>
<dataflow id="196" from="zext_ln1031" to="v_V_2_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="197" from="v_V_3" to="v_V_3_addr" fromId="122" toId="22">
</dataflow>
<dataflow id="198" from="StgValue_188" to="v_V_3_addr" fromId="188" toId="22">
</dataflow>
<dataflow id="199" from="zext_ln1031" to="v_V_3_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="200" from="v_V_4" to="v_V_4_addr" fromId="121" toId="23">
</dataflow>
<dataflow id="201" from="StgValue_188" to="v_V_4_addr" fromId="188" toId="23">
</dataflow>
<dataflow id="202" from="zext_ln1031" to="v_V_4_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="203" from="v_V_5" to="v_V_5_addr" fromId="120" toId="24">
</dataflow>
<dataflow id="204" from="StgValue_188" to="v_V_5_addr" fromId="188" toId="24">
</dataflow>
<dataflow id="205" from="zext_ln1031" to="v_V_5_addr" fromId="18" toId="24">
</dataflow>
<dataflow id="206" from="v_V_6" to="v_V_6_addr" fromId="119" toId="25">
</dataflow>
<dataflow id="207" from="StgValue_188" to="v_V_6_addr" fromId="188" toId="25">
</dataflow>
<dataflow id="208" from="zext_ln1031" to="v_V_6_addr" fromId="18" toId="25">
</dataflow>
<dataflow id="209" from="v_V_7" to="v_V_7_addr" fromId="118" toId="26">
</dataflow>
<dataflow id="210" from="StgValue_188" to="v_V_7_addr" fromId="188" toId="26">
</dataflow>
<dataflow id="211" from="zext_ln1031" to="v_V_7_addr" fromId="18" toId="26">
</dataflow>
<dataflow id="212" from="v_V_addr" to="v_V_load" fromId="19" toId="27">
</dataflow>
<dataflow id="213" from="v_V_1_addr" to="v_V_1_load" fromId="20" toId="28">
</dataflow>
<dataflow id="214" from="v_V_2_addr" to="v_V_2_load" fromId="21" toId="29">
</dataflow>
<dataflow id="215" from="v_V_3_addr" to="v_V_3_load" fromId="22" toId="30">
</dataflow>
<dataflow id="216" from="v_V_4_addr" to="v_V_4_load" fromId="23" toId="31">
</dataflow>
<dataflow id="217" from="v_V_5_addr" to="v_V_5_load" fromId="24" toId="32">
</dataflow>
<dataflow id="218" from="v_V_6_addr" to="v_V_6_load" fromId="25" toId="33">
</dataflow>
<dataflow id="219" from="v_V_7_addr" to="v_V_7_load" fromId="26" toId="34">
</dataflow>
<dataflow id="220" from="i_1" to="store_ln79" fromId="15" toId="35">
</dataflow>
<dataflow id="221" from="i_2" to="store_ln79" fromId="6" toId="35">
</dataflow>
<dataflow id="222" from="i" to="trunc_ln79" fromId="12" toId="37">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecPipeline" to="specpipeline_ln80" fromId="223" toId="38">
</dataflow>
<dataflow id="225" from="StgValue_129" to="specpipeline_ln80" fromId="129" toId="38">
</dataflow>
<dataflow id="226" from="StgValue_136" to="specpipeline_ln80" fromId="136" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_136" to="specpipeline_ln80" fromId="136" toId="38">
</dataflow>
<dataflow id="228" from="StgValue_136" to="specpipeline_ln80" fromId="136" toId="38">
</dataflow>
<dataflow id="229" from="empty_3" to="specpipeline_ln80" fromId="143" toId="38">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecLoopName" to="specloopname_ln79" fromId="230" toId="39">
</dataflow>
<dataflow id="233" from="empty_7" to="specloopname_ln79" fromId="232" toId="39">
</dataflow>
<dataflow id="234" from="i" to="trunc_ln1031" fromId="12" toId="40">
</dataflow>
<dataflow id="235" from="v_V_addr" to="v_V_load" fromId="19" toId="41">
</dataflow>
<dataflow id="236" from="v_V_1_addr" to="v_V_1_load" fromId="20" toId="42">
</dataflow>
<dataflow id="237" from="v_V_2_addr" to="v_V_2_load" fromId="21" toId="43">
</dataflow>
<dataflow id="238" from="v_V_3_addr" to="v_V_3_load" fromId="22" toId="44">
</dataflow>
<dataflow id="239" from="v_V_4_addr" to="v_V_4_load" fromId="23" toId="45">
</dataflow>
<dataflow id="240" from="v_V_5_addr" to="v_V_5_load" fromId="24" toId="46">
</dataflow>
<dataflow id="241" from="v_V_6_addr" to="v_V_6_load" fromId="25" toId="47">
</dataflow>
<dataflow id="242" from="v_V_7_addr" to="v_V_7_load" fromId="26" toId="48">
</dataflow>
<dataflow id="244" from="_ssdm_op_Mux.ap_auto.8i7.i3" to="tmp_6" fromId="243" toId="49">
</dataflow>
<dataflow id="245" from="v_V_load" to="tmp_6" fromId="41" toId="49">
</dataflow>
<dataflow id="246" from="v_V_1_load" to="tmp_6" fromId="42" toId="49">
</dataflow>
<dataflow id="247" from="v_V_2_load" to="tmp_6" fromId="43" toId="49">
</dataflow>
<dataflow id="248" from="v_V_3_load" to="tmp_6" fromId="44" toId="49">
</dataflow>
<dataflow id="249" from="v_V_4_load" to="tmp_6" fromId="45" toId="49">
</dataflow>
<dataflow id="250" from="v_V_5_load" to="tmp_6" fromId="46" toId="49">
</dataflow>
<dataflow id="251" from="v_V_6_load" to="tmp_6" fromId="47" toId="49">
</dataflow>
<dataflow id="252" from="v_V_7_load" to="tmp_6" fromId="48" toId="49">
</dataflow>
<dataflow id="253" from="trunc_ln1031" to="tmp_6" fromId="40" toId="49">
</dataflow>
<dataflow id="254" from="threshW_read" to="icmp_ln1031" fromId="9" toId="50">
</dataflow>
<dataflow id="255" from="tmp_6" to="icmp_ln1031" fromId="49" toId="50">
</dataflow>
<dataflow id="256" from="icmp_ln1031" to="br_ln81" fromId="50" toId="51">
</dataflow>
<dataflow id="257" from="trunc_ln1031" to="switch_ln83" fromId="40" toId="52">
</dataflow>
<dataflow id="259" from="StgValue_258" to="switch_ln83" fromId="258" toId="52">
</dataflow>
<dataflow id="261" from="StgValue_260" to="switch_ln83" fromId="260" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_262" to="switch_ln83" fromId="262" toId="52">
</dataflow>
<dataflow id="265" from="StgValue_264" to="switch_ln83" fromId="264" toId="52">
</dataflow>
<dataflow id="267" from="StgValue_266" to="switch_ln83" fromId="266" toId="52">
</dataflow>
<dataflow id="269" from="StgValue_268" to="switch_ln83" fromId="268" toId="52">
</dataflow>
<dataflow id="271" from="StgValue_270" to="switch_ln83" fromId="270" toId="52">
</dataflow>
<dataflow id="273" from="StgValue_272" to="store_ln83" fromId="272" toId="53">
</dataflow>
<dataflow id="274" from="v_V_6_addr" to="store_ln83" fromId="25" toId="53">
</dataflow>
<dataflow id="275" from="ref_timer_V_6" to="ref_timer_V_6_addr" fromId="111" toId="54">
</dataflow>
<dataflow id="276" from="StgValue_188" to="ref_timer_V_6_addr" fromId="188" toId="54">
</dataflow>
<dataflow id="277" from="zext_ln1031" to="ref_timer_V_6_addr" fromId="18" toId="54">
</dataflow>
<dataflow id="278" from="StgValue_268" to="store_ln84" fromId="268" toId="55">
</dataflow>
<dataflow id="279" from="ref_timer_V_6_addr" to="store_ln84" fromId="54" toId="55">
</dataflow>
<dataflow id="280" from="StgValue_272" to="store_ln83" fromId="272" toId="57">
</dataflow>
<dataflow id="281" from="v_V_5_addr" to="store_ln83" fromId="24" toId="57">
</dataflow>
<dataflow id="282" from="ref_timer_V_5" to="ref_timer_V_5_addr" fromId="112" toId="58">
</dataflow>
<dataflow id="283" from="StgValue_188" to="ref_timer_V_5_addr" fromId="188" toId="58">
</dataflow>
<dataflow id="284" from="zext_ln1031" to="ref_timer_V_5_addr" fromId="18" toId="58">
</dataflow>
<dataflow id="285" from="StgValue_268" to="store_ln84" fromId="268" toId="59">
</dataflow>
<dataflow id="286" from="ref_timer_V_5_addr" to="store_ln84" fromId="58" toId="59">
</dataflow>
<dataflow id="287" from="StgValue_272" to="store_ln83" fromId="272" toId="61">
</dataflow>
<dataflow id="288" from="v_V_4_addr" to="store_ln83" fromId="23" toId="61">
</dataflow>
<dataflow id="289" from="ref_timer_V_4" to="ref_timer_V_4_addr" fromId="113" toId="62">
</dataflow>
<dataflow id="290" from="StgValue_188" to="ref_timer_V_4_addr" fromId="188" toId="62">
</dataflow>
<dataflow id="291" from="zext_ln1031" to="ref_timer_V_4_addr" fromId="18" toId="62">
</dataflow>
<dataflow id="292" from="StgValue_268" to="store_ln84" fromId="268" toId="63">
</dataflow>
<dataflow id="293" from="ref_timer_V_4_addr" to="store_ln84" fromId="62" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_272" to="store_ln83" fromId="272" toId="65">
</dataflow>
<dataflow id="295" from="v_V_3_addr" to="store_ln83" fromId="22" toId="65">
</dataflow>
<dataflow id="296" from="ref_timer_V_3" to="ref_timer_V_3_addr" fromId="114" toId="66">
</dataflow>
<dataflow id="297" from="StgValue_188" to="ref_timer_V_3_addr" fromId="188" toId="66">
</dataflow>
<dataflow id="298" from="zext_ln1031" to="ref_timer_V_3_addr" fromId="18" toId="66">
</dataflow>
<dataflow id="299" from="StgValue_268" to="store_ln84" fromId="268" toId="67">
</dataflow>
<dataflow id="300" from="ref_timer_V_3_addr" to="store_ln84" fromId="66" toId="67">
</dataflow>
<dataflow id="301" from="StgValue_272" to="store_ln83" fromId="272" toId="69">
</dataflow>
<dataflow id="302" from="v_V_2_addr" to="store_ln83" fromId="21" toId="69">
</dataflow>
<dataflow id="303" from="ref_timer_V_2" to="ref_timer_V_2_addr" fromId="115" toId="70">
</dataflow>
<dataflow id="304" from="StgValue_188" to="ref_timer_V_2_addr" fromId="188" toId="70">
</dataflow>
<dataflow id="305" from="zext_ln1031" to="ref_timer_V_2_addr" fromId="18" toId="70">
</dataflow>
<dataflow id="306" from="StgValue_268" to="store_ln84" fromId="268" toId="71">
</dataflow>
<dataflow id="307" from="ref_timer_V_2_addr" to="store_ln84" fromId="70" toId="71">
</dataflow>
<dataflow id="308" from="StgValue_272" to="store_ln83" fromId="272" toId="73">
</dataflow>
<dataflow id="309" from="v_V_1_addr" to="store_ln83" fromId="20" toId="73">
</dataflow>
<dataflow id="310" from="ref_timer_V_1" to="ref_timer_V_1_addr" fromId="116" toId="74">
</dataflow>
<dataflow id="311" from="StgValue_188" to="ref_timer_V_1_addr" fromId="188" toId="74">
</dataflow>
<dataflow id="312" from="zext_ln1031" to="ref_timer_V_1_addr" fromId="18" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_268" to="store_ln84" fromId="268" toId="75">
</dataflow>
<dataflow id="314" from="ref_timer_V_1_addr" to="store_ln84" fromId="74" toId="75">
</dataflow>
<dataflow id="315" from="StgValue_272" to="store_ln83" fromId="272" toId="77">
</dataflow>
<dataflow id="316" from="v_V_addr" to="store_ln83" fromId="19" toId="77">
</dataflow>
<dataflow id="317" from="ref_timer_V" to="ref_timer_V_addr" fromId="117" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_188" to="ref_timer_V_addr" fromId="188" toId="78">
</dataflow>
<dataflow id="319" from="zext_ln1031" to="ref_timer_V_addr" fromId="18" toId="78">
</dataflow>
<dataflow id="320" from="StgValue_268" to="store_ln84" fromId="268" toId="79">
</dataflow>
<dataflow id="321" from="ref_timer_V_addr" to="store_ln84" fromId="78" toId="79">
</dataflow>
<dataflow id="322" from="StgValue_272" to="store_ln83" fromId="272" toId="81">
</dataflow>
<dataflow id="323" from="v_V_7_addr" to="store_ln83" fromId="26" toId="81">
</dataflow>
<dataflow id="324" from="ref_timer_V_7" to="ref_timer_V_7_addr" fromId="110" toId="82">
</dataflow>
<dataflow id="325" from="StgValue_188" to="ref_timer_V_7_addr" fromId="188" toId="82">
</dataflow>
<dataflow id="326" from="zext_ln1031" to="ref_timer_V_7_addr" fromId="18" toId="82">
</dataflow>
<dataflow id="327" from="StgValue_268" to="store_ln84" fromId="268" toId="83">
</dataflow>
<dataflow id="328" from="ref_timer_V_7_addr" to="store_ln84" fromId="82" toId="83">
</dataflow>
<dataflow id="330" from="_ssdm_op_BitConcatenate.i28.i12.i8.i8" to="or_ln" fromId="329" toId="85">
</dataflow>
<dataflow id="331" from="bin_start_V_read" to="or_ln" fromId="8" toId="85">
</dataflow>
<dataflow id="333" from="StgValue_332" to="or_ln" fromId="332" toId="85">
</dataflow>
<dataflow id="334" from="trunc_ln79" to="or_ln" fromId="37" toId="85">
</dataflow>
<dataflow id="335" from="or_ln" to="zext_ln82" fromId="85" toId="86">
</dataflow>
<dataflow id="337" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln82" fromId="336" toId="87">
</dataflow>
<dataflow id="338" from="out_spikes" to="write_ln82" fromId="128" toId="87">
</dataflow>
<dataflow id="339" from="zext_ln82" to="write_ln82" fromId="86" toId="87">
</dataflow>
<dataflow id="340" from="icmp_ln79" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="341" from="icmp_ln1031" to="StgValue_3" fromId="50" toId="3">
</dataflow>
<dataflow id="342" from="trunc_ln1031" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="343" from="icmp_ln1031" to="StgValue_4" fromId="50" toId="4">
</dataflow>
<dataflow id="344" from="icmp_ln79" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
