{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679702656500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679702656527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 18:04:16 2023 " "Processing started: Fri Mar 24 18:04:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679702656527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702656527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P4 -c P4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P4 -c P4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702656527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679702657985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679702657985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_rom-behavorial " "Found design unit 1: async_rom-behavorial" {  } { { "async_rom.vhd" "" { Text "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/async_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679702693062 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_rom " "Found entity 1: async_rom" {  } { { "async_rom.vhd" "" { Text "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/async_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679702693062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702693062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_nbits-behavioral " "Found design unit 1: register_nbits-behavioral" {  } { { "register_nbits.vhd" "" { Text "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/register_nbits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679702693066 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_nbits " "Found entity 1: register_nbits" {  } { { "register_nbits.vhd" "" { Text "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/register_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679702693066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702693066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P4 " "Found entity 1: P4" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679702693070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702693070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P4 " "Elaborating entity \"P4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679702693145 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "sali\[5..0\] \"data_out\[5..1\]\" (ID register_nbits:inst3) " "Width mismatch in sali\[5..0\] -- source is \"\"data_out\[5..1\]\" (ID register_nbits:inst3)\"" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 760 536 656 760 "" "" } { 760 656 656 776 "" "" } { 728 248 536 808 "inst3" "" } { 768 656 832 784 "sali\[5..0\]" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679702693151 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clk register_nbits inst " "Port \"clk\" of type register_nbits of instance \"inst\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 168 24 96 168 "" "" } { 136 96 384 216 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693151 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "data_in\[data_width-1..0\] register_nbits inst " "Port \"data_in\[data_width-1..0\]\" of type register_nbits of instance \"inst\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 320 576 728 320 "" "" } { 184 48 96 184 "" "" } { 184 48 48 224 "" "" } { 224 48 728 224 "" "" } { 224 728 728 296 "" "" } { 296 728 728 320 "" "" } { 136 96 384 216 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693151 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "addr\[addr_length-1..0\] async_rom inst2 \"data_out\[1\]\" (ID register_nbits:inst) " "Width mismatch in port \"addr\[addr_length-1..0\]\" of instance \"inst2\" and type async_rom -- source is \"\"data_out\[1\]\" (ID register_nbits:inst)\"" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 168 384 840 168 "" "" } { 168 840 840 208 "" "" } { 208 840 904 208 "" "" } { 136 96 384 216 "inst" "" } { 176 904 1168 256 "inst2" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679702693151 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "cs async_rom inst2 " "Port \"cs\" of type async_rom of instance \"inst2\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 224 832 904 224 "" "" } { 224 832 832 248 "" "" } { 176 904 1168 256 "inst2" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693151 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "sel\[WIDTHS-1..0\] MUX inst6 " "Port \"sel\[WIDTHS-1..0\]\" of type MUX of instance \"inst6\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 688 144 144 728 "" "" } { 600 88 200 688 "inst6" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clk register_nbits inst3 " "Port \"clk\" of type register_nbits of instance \"inst3\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 760 224 248 760 "" "" } { 728 248 536 808 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "datab\[WIDTH-1..0\] BUSMUX inst4 " "Port \"datab\[WIDTH-1..0\]\" of type BUSMUX of instance \"inst4\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 592 768 824 592 "" "" } { 528 824 936 616 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "dataa\[WIDTH-1..0\] BUSMUX inst4 " "Port \"dataa\[WIDTH-1..0\]\" of type BUSMUX of instance \"inst4\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 560 768 824 560 "" "" } { 528 824 936 616 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "datab\[WIDTH-1..0\] BUSMUX inst5 " "Port \"datab\[WIDTH-1..0\]\" of type BUSMUX of instance \"inst5\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 336 416 456 336 "" "" } { 272 456 568 360 "inst5" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "dataa\[WIDTH-1..0\] BUSMUX inst5 " "Port \"dataa\[WIDTH-1..0\]\" of type BUSMUX of instance \"inst5\" is missing source signal" {  } { { "P4.bdf" "" { Schematic "D:/Jonathan/documentos/Escuela/2023-2/OAC/Lab OAC/Practica 4/P4.bdf" { { 304 408 456 304 "" "" } { 272 456 568 360 "inst5" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1679702693152 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679702693153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679702693357 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 18:04:53 2023 " "Processing ended: Fri Mar 24 18:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679702693357 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679702693357 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679702693357 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702693357 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679702694065 ""}
