// Seed: 4088027552
module module_0;
  wire id_1;
endmodule
module module_1 (
    inout wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wire id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  id_6 :
  assert property (@(posedge 1'd0) 1'h0)
  else $display(1);
  assign id_4 = 1;
endmodule
