

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">random_lm3s.c</div>  </div>
</div>
<div class="contents">
<a href="random__lm3s_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;random_p.h&quot;</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="clock__cm3_8h.html" title="Low-level Clock module for ARM Cortex-m3 (interface).">drv/clock_cm3.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="comment">/*</span>
<a name="l00046"></a>00046 <span class="comment"> * Return the cpu core temperature in raw format</span>
<a name="l00047"></a>00047 <span class="comment"> */</span>
<a name="l00048"></a>00048 INLINE uint16_t hw_readRawTemp(<span class="keywordtype">void</span>)
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050     <span class="comment">/* Trig the temperature sampling */</span>
<a name="l00051"></a>00051     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0" title="ADC Processor Sample Sequence.">ADC_O_PSSI</a>) |= <a class="code" href="lm3s__adc_8h.html#a07e457a22b37161161065d1ea9b9c725" title="SS3 Initiate.">ADC_PSSI_SS3</a>;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053     <span class="keywordflow">while</span> (!(<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#aaa68909303c48e012c81c02737170498" title="ADC Sample Sequence FIFO 3.">ADC_O_SSFSTAT3</a>) &amp; <a class="code" href="lm3s__adc_8h.html#ab184502d38d4ee3f9251826efadf9747" title="The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.">ADC_SSFSTAT3_FULL</a>))
<a name="l00054"></a>00054         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00055"></a>00055 
<a name="l00056"></a>00056     <span class="keywordflow">return</span> (uint16_t)<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d" title="ADC Sample Sequence Result FIFO.">ADC_O_SSFIFO3</a>);
<a name="l00057"></a>00057 }
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 INLINE <span class="keywordtype">void</span> hw_initIntTemp(<span class="keywordtype">void</span>)
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061     <a class="code" href="lm3s__com_8h.html#ae5b51b7dacc6ae41e5aa58f590ec290f" title="System Control registers (SYSCTL)">SYSCTL_RCGC0_R</a> |= <a class="code" href="lm3s__sysctl_8h.html#a98e1b15bb56b59c0896a2840ecf77f74" title="ADC0 Clock Gating Control.">SYSCTL_RCGC0_ADC0</a>;
<a name="l00062"></a>00062 
<a name="l00063"></a>00063     lm3s_busyWait(10);
<a name="l00064"></a>00064 
<a name="l00065"></a>00065     <span class="comment">/* Disable all sequence */</span>
<a name="l00066"></a>00066     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb" title="ADC Active Sample Sequencer.">ADC_O_ACTSS</a>) = 0;
<a name="l00067"></a>00067     <span class="comment">/* Set trigger event to programmed (for all sequence) */</span>
<a name="l00068"></a>00068     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5" title="ADC Event Multiplexer Select.">ADC_O_EMUX</a>) = 0;
<a name="l00069"></a>00069     <span class="comment">/* Enalbe read of temperature sensor */</span>
<a name="l00070"></a>00070     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802" title="ADC Sample Sequence Control 3.">ADC_O_SSCTL3</a>) |= <a class="code" href="lm3s__adc_8h.html#a1e1f7a6c786862698251d1d50b41b20f" title="The following are defines for the bit fields in the ADC_O_SSCTL3 register.">ADC_SSCTL3_TS0</a>;
<a name="l00071"></a>00071     <span class="comment">/* Enable sequence S03 (single sample on select channel) */</span>
<a name="l00072"></a>00072     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb" title="ADC Active Sample Sequencer.">ADC_O_ACTSS</a>) |= <a class="code" href="lm3s__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653" title="ADC SS3 Enable.">ADC_ACTSS_ASEN3</a>;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="keywordtype">void</span> random_pull_entropy(uint8_t *entropy, <span class="keywordtype">size_t</span> len)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078     <span class="comment">// We use the internal temperature sensor of LM3S as a source of entropy.</span>
<a name="l00079"></a>00079     <span class="comment">// The last bit of the acquisition is very variable and with a decent distribution</span>
<a name="l00080"></a>00080     <span class="comment">// to consider it &quot;entropic&quot;. It does not really matter because it will</span>
<a name="l00081"></a>00081     <span class="comment">// go through a randomness extractor anyway.</span>
<a name="l00082"></a>00082     hw_initIntTemp();
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> j=0; j&lt;len; j++)
<a name="l00085"></a>00085     {
<a name="l00086"></a>00086         uint8_t accum = 0;
<a name="l00087"></a>00087         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> b=0; b&lt;8; ++b)
<a name="l00088"></a>00088             <span class="keywordflow">if</span> (hw_readRawTemp() &amp; 1)
<a name="l00089"></a>00089                 accum |= 1&lt;&lt;b;
<a name="l00090"></a>00090 
<a name="l00091"></a>00091         *entropy++ = accum;
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 }
</pre></div></div>
</div>


