$date
	Mon May  1 18:53:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_test_dma $end
$var wire 32 ! readdata [31:0] $end
$var reg 2 " address [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ read $end
$var reg 1 % reset $end
$var reg 1 & write $end
$var reg 32 ' writedata [31:0] $end
$scope module unit $end
$var wire 1 % aclr $end
$var wire 2 ( address [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ read $end
$var wire 1 & write $end
$var wire 32 ) writedata [31:0] $end
$var reg 32 * readdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
1%
x$
0#
bx "
bx !
$end
#100
b0 !
b0 *
1#
#200
0&
1$
b10 "
b10 (
0%
0#
#300
b111111100000000000000000000000 !
b111111100000000000000000000000 *
1#
#400
b11 "
b11 (
0#
#500
b1000000000000000000000000000000 !
b1000000000000000000000000000000 *
1#
#600
b10101010101010101011101110111011 '
b10101010101010101011101110111011 )
1&
0$
b0 "
b0 (
0#
#700
1#
#800
0&
1$
0#
#900
b10101010101010101011101110111011 !
b10101010101010101011101110111011 *
1#
