

================================================================
== Vitis HLS Report for 'runBench'
================================================================
* Date:           Mon Mar 13 14:23:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 18 24 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dataNum_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataNum"   --->   Operation 25 'read' 'dataNum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tmp_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %dataNum_read, i32 0" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 28 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rw_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rw"   --->   Operation 29 'read' 'rw_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem"   --->   Operation 30 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 262144, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %rw_read, void %if.then4, void %if.then" [MemBench/src/ddrbenchmark.cpp:33]   --->   Operation 33 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln17, void %_Z8readDataP7ap_uintILi32EEi.exit, void %for.body.lr.ph.i4" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = (!rw_read)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 35 'partselect' 'trunc_ln1' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln1" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 36 'sext' 'sext_ln24' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln24" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 37 'getelementptr' 'gmem_addr_1' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [7/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 38 'readreq' 'empty_26' <Predicate = (!rw_read & icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %_Z9writeDataP7ap_uintILi32EEi.exit, void %for.body.lr.ph.i" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (rw_read)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 41 'sext' 'sext_ln17' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 43 'writereq' 'empty' <Predicate = (rw_read & icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 44 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [6/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 45 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [5/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 46 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [4/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 47 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [3/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 48 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [2/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 49 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 50 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.05>
ST_9 : Operation 51 [2/2] (4.05ns)   --->   "%call_ln24 = call void @runBench_Pipeline_dataRead, i32 %gmem, i62 %trunc_ln1, i31 %trunc_ln24, i31 %tmp_V_loc" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 51 'call' 'call_ln24' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln24 = call void @runBench_Pipeline_dataRead, i32 %gmem, i62 %trunc_ln1, i31 %trunc_ln24, i31 %tmp_V_loc" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 52 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_loc_load = load i31 %tmp_V_loc"   --->   Operation 53 'load' 'tmp_V_loc_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z8readDataP7ap_uintILi32EEi.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln17)> <Delay = 1.58>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 55 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 56 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln28" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 57 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 58 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_0_lcssa_i = phi i31 %tmp_V_loc_load, void %for.body.lr.ph.i4, i31 0, void %if.then4"   --->   Operation 59 'phi' 'tmp_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %tmp_0_lcssa_i" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 60 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %zext_ln28, i4 15" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 61 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 62 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 63 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 63 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 64 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 64 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 65 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 65 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 66 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 66 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 67 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 67 'writeresp' 'gmem_addr_2_resp' <Predicate = (!rw_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end7"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!rw_read)> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [MemBench/src/ddrbenchmark.cpp:42]   --->   Operation 69 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 4.05>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 70 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [2/2] (4.05ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i32 %gmem, i62 %trunc_ln, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 71 'call' 'call_ln17' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i32 %gmem, i62 %trunc_ln, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 72 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 73 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 74 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 75 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 76 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 77 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'writeresp' 'empty_25' <Predicate = (icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln174 = br void %_Z9writeDataP7ap_uintILi32EEi.exit" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'br' 'br_ln174' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_24 : Operation 79 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln37 = br void %if.end7" [MemBench/src/ddrbenchmark.cpp:37]   --->   Operation 80 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'counterCmd1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [12]  (3.63 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	wire read operation ('mem_read') on port 'mem' [8]  (0 ns)
	'getelementptr' operation ('gmem_addr_1', MemBench/src/ddrbenchmark.cpp:24) [21]  (0 ns)
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_26', MemBench/src/ddrbenchmark.cpp:24) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:24) [22]  (7.3 ns)

 <State 9>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln24', MemBench/src/ddrbenchmark.cpp:24) to 'runBench_Pipeline_dataRead' [23]  (4.06 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', MemBench/src/ddrbenchmark.cpp:28) [31]  (0 ns)
	bus request operation ('gmem_addr_2_req', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [32]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'phi' operation ('tmp_0_lcssa_i') with incoming values : ('tmp_V_loc_load') [27]  (0 ns)
	bus write operation ('write_ln28', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [33]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [34]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [34]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [34]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [34]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', MemBench/src/ddrbenchmark.cpp:28) on port 'gmem' (MemBench/src/ddrbenchmark.cpp:28) [34]  (7.3 ns)

 <State 18>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln17', MemBench/src/ddrbenchmark.cpp:17) to 'runBench_Pipeline_dataWrite' [45]  (4.06 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [46]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [46]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [46]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [46]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [46]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
