Line 213: UL-> RLC_IDLE
Line 213: UL-> RLC_UEST
Line 213: UL-> RLC_UTBF
Line 214: DL-> RLC_IDLE
Line 214: DL-> RLC_DTBF
Line 244: [%s][%s] %s
Line 279: loop back mode,Ignore NASU data 
Line 286: GTTP REQ is sent to GRR 
Line 289: RLC_DATA_REQ grrAccessReqd = %d  
Line 301: Waiting for RETRY TIMER
Line 308: Waiting for T3142 TIMER
Line 323: TX-> TX_NULL
Line 323: TX-> TX_GRR_CNF
Line 323: TX-> TX_ESTABLISHED
Line 323: TX-> TX_WAIT_FAI
Line 323: TX-> TX_WAIT_REL
Line 323: TX-> TX_MAC_CNF
Line 324: UL-> RLC_IDLE
Line 324: UL-> RLC_UEST
Line 324: UL-> RLC_UTBF
Line 335: NULL Pointer Return
Line 354: TX-> TX_NULL
Line 354: TX-> TX_GRR_CNF
Line 354: TX-> TX_ESTABLISHED
Line 354: TX-> TX_WAIT_FAI
Line 354: TX-> TX_WAIT_REL
Line 354: TX-> TX_MAC_CNF
Line 359: ** GRR Failed to respond to GRLC **
Line 425: SUSPEND_REQ immrel %d
Line 429: Stop %s
Line 436: SAPI1 sigalling is on-going. Delaying suspension
Line 470: TX-> TX_NULL
Line 470: TX-> TX_GRR_CNF
Line 470: TX-> TX_ESTABLISHED
Line 470: TX-> TX_WAIT_FAI
Line 470: TX-> TX_WAIT_REL
Line 470: TX-> TX_MAC_CNF
Line 515: GRR_RLC_RESUME_REQ
Line 549: Gprs Validity =  %d, Ext Ul TBF %d 
Line 557: maxLapdm:1 =  %d 
Line 563: maxLapdm:2 =  %d 
Line 569: maxLapdm:3 =  %d 
Line 580: Update T3168 %d ms
Line 626: EGRPS feature in cell =  %d
Line 655: Waiting for DL to release
Line 657: TX-> TX_NULL
Line 657: TX-> TX_GRR_CNF
Line 657: TX-> TX_ESTABLISHED
Line 657: TX-> TX_WAIT_FAI
Line 657: TX-> TX_WAIT_REL
Line 657: TX-> TX_MAC_CNF
Line 680: TX-> TX_NULL
Line 680: TX-> TX_GRR_CNF
Line 680: TX-> TX_ESTABLISHED
Line 680: TX-> TX_WAIT_FAI
Line 680: TX-> TX_WAIT_REL
Line 680: TX-> TX_MAC_CNF
Line 682: UL-> RLC_IDLE
Line 682: UL-> RLC_UEST
Line 682: UL-> RLC_UTBF
Line 700: TX-> TX_NULL
Line 700: TX-> TX_GRR_CNF
Line 700: TX-> TX_ESTABLISHED
Line 700: TX-> TX_WAIT_FAI
Line 700: TX-> TX_WAIT_REL
Line 700: TX-> TX_MAC_CNF
Line 754: TX-> TX_NULL
Line 754: TX-> TX_GRR_CNF
Line 754: TX-> TX_ESTABLISHED
Line 754: TX-> TX_WAIT_FAI
Line 754: TX-> TX_WAIT_REL
Line 754: TX-> TX_MAC_CNF
Line 761: ACC REJ for PMR.. Clear rlc_meas_rpt
Line 791: tx_pdu %d
Line 831: RX GRR block %d
Line 845: ERROR:GRR data req %d :not in transfer
Line 875: NULL Pointer Return
Line 889: TX-> TX_NULL
Line 889: TX-> TX_GRR_CNF
Line 889: TX-> TX_ESTABLISHED
Line 889: TX-> TX_WAIT_FAI
Line 889: TX-> TX_WAIT_REL
Line 889: TX-> TX_MAC_CNF
Line 959: UL TBF Params: EGPRS TBF, MCS given by MAC is %d: Using default MCS 1
Line 989: *UL TBF Params: Old MCS = %d, New MCS = %d
Line 991: UL CODING SCHEME %d 
Line 995: MCS 5-7 is assigned
Line 1000: MCS 6-9 is assigned
Line 1042: NULL Pointer Return
Line 1048: UL TBF Params: Tfi = %d, Arfcn = %d
Line 1080: UL TBF Params: EGPRS TBF, MCS given by MAC is %d: Using default MCS 1
Line 1097: *UL TBF Params: EGPRS TBF, MCS = %d, WS = %d, resegment = %d
Line 1099: UL CODING SCHEME %d 
Line 1109: UL CODING SCHEME %d 
Line 1111: UL TBF Params: GPRS TBF, CS = %d
Line 1152: NULL Pointer Return
Line 1158: UL TBF Params: Tfi = %d, Arfcn = %d
Line 1213: TX-> TX_NULL
Line 1213: TX-> TX_GRR_CNF
Line 1213: TX-> TX_ESTABLISHED
Line 1213: TX-> TX_WAIT_FAI
Line 1213: TX-> TX_WAIT_REL
Line 1213: TX-> TX_MAC_CNF
Line 1247: go UTBF for single block
Line 1250: UL-> RLC_IDLE
Line 1250: UL-> RLC_UEST
Line 1250: UL-> RLC_UTBF
Line 1271: Contention resolution for 2 phase access complete
Line 1300: Chn Req: %d
Line 1316: UL-> RLC_IDLE
Line 1316: UL-> RLC_UEST
Line 1316: UL-> RLC_UTBF
Line 1317: Release BOTH TBFs
Line 1320: DL-> RLC_IDLE
Line 1320: DL-> RLC_DTBF
Line 1338: NULL Pointer Return
Line 1350: TX-> TX_NULL
Line 1350: TX-> TX_GRR_CNF
Line 1350: TX-> TX_ESTABLISHED
Line 1350: TX-> TX_WAIT_FAI
Line 1350: TX-> TX_WAIT_REL
Line 1350: TX-> TX_MAC_CNF
Line 1362: UL-> RLC_IDLE
Line 1362: UL-> RLC_UEST
Line 1362: UL-> RLC_UTBF
Line 1370: UL-> RLC_IDLE
Line 1370: UL-> RLC_UEST
Line 1370: UL-> RLC_UTBF
Line 1371: DL-> RLC_IDLE
Line 1371: DL-> RLC_DTBF
Line 1408: DTM REQUSET 
Line 1425: TX-> TX_NULL
Line 1425: TX-> TX_GRR_CNF
Line 1425: TX-> TX_ESTABLISHED
Line 1425: TX-> TX_WAIT_FAI
Line 1425: TX-> TX_WAIT_REL
Line 1425: TX-> TX_MAC_CNF
Line 1427: UL-> RLC_IDLE
Line 1427: UL-> RLC_UEST
Line 1427: UL-> RLC_UTBF
Line 1461: UL-> RLC_IDLE
Line 1461: UL-> RLC_UEST
Line 1461: UL-> RLC_UTBF
Line 1523: NULL Pointer Return
Line 1543: Contention resolution for 1 phase access complete
Line 1572: Ignore DL assignment
Line 1610: DL TBF Params: TBF mode = %d, WS = %d, rlc mode= %d, Arfcn = %d
Line 1613: DL-> RLC_IDLE
Line 1613: DL-> RLC_DTBF
Line 1625: NULL Pointer Return
Line 1750: UL-> RLC_IDLE
Line 1750: UL-> RLC_UEST
Line 1750: UL-> RLC_UTBF
Line 1800: NULL Pointer Return
Line 1859: UL-> RLC_IDLE
Line 1859: UL-> RLC_UEST
Line 1859: UL-> RLC_UTBF
Line 1899: UL-> RLC_IDLE
Line 1899: UL-> RLC_UEST
Line 1899: UL-> RLC_UTBF
Line 1909: Start %s
Line 1937: UL-> RLC_IDLE
Line 1937: UL-> RLC_UEST
Line 1937: UL-> RLC_UTBF
Line 1947: Start %s
Line 1954: DL-> RLC_IDLE
Line 1954: DL-> RLC_DTBF
Line 1962: Start %s
Line 1991: UL-> RLC_IDLE
Line 1991: UL-> RLC_UEST
Line 1991: UL-> RLC_UTBF
Line 2001: Start %s
Line 2008: DL-> RLC_IDLE
Line 2008: DL-> RLC_DTBF
Line 2028: UL-> RLC_IDLE
Line 2028: UL-> RLC_UEST
Line 2028: UL-> RLC_UTBF
Line 2029: DL-> RLC_IDLE
Line 2029: DL-> RLC_DTBF
Line 2089: Stop %s
Line 2103: UL-> RLC_IDLE
Line 2103: UL-> RLC_UEST
Line 2103: UL-> RLC_UTBF
Line 2149: UL-> RLC_IDLE
Line 2149: UL-> RLC_UEST
Line 2149: UL-> RLC_UTBF
Line 2294: UL-> RLC_IDLE
Line 2294: UL-> RLC_UEST
Line 2294: UL-> RLC_UTBF
Line 2309: DL-> RLC_IDLE
Line 2309: DL-> RLC_DTBF
Line 2345: GMM_RLC_GPRS_TEST_MODE_CMD_IND
Line 2396: TX-> TX_NULL
Line 2396: TX-> TX_GRR_CNF
Line 2396: TX-> TX_ESTABLISHED
Line 2396: TX-> TX_WAIT_FAI
Line 2396: TX-> TX_WAIT_REL
Line 2396: TX-> TX_MAC_CNF
Line 2398: UL-> RLC_IDLE
Line 2398: UL-> RLC_UEST
Line 2398: UL-> RLC_UTBF
Line 2408: NULL Pointer Return
Line 2426: TX-> TX_NULL
Line 2426: TX-> TX_GRR_CNF
Line 2426: TX-> TX_ESTABLISHED
Line 2426: TX-> TX_WAIT_FAI
Line 2426: TX-> TX_WAIT_REL
Line 2426: TX-> TX_MAC_CNF
Line 2457: TX-> TX_NULL
Line 2457: TX-> TX_GRR_CNF
Line 2457: TX-> TX_ESTABLISHED
Line 2457: TX-> TX_WAIT_FAI
Line 2457: TX-> TX_WAIT_REL
Line 2457: TX-> TX_MAC_CNF
Line 2459: UL-> RLC_IDLE
Line 2459: UL-> RLC_UEST
Line 2459: UL-> RLC_UTBF
Line 2487: TX-> TX_NULL
Line 2487: TX-> TX_GRR_CNF
Line 2487: TX-> TX_ESTABLISHED
Line 2487: TX-> TX_WAIT_FAI
Line 2487: TX-> TX_WAIT_REL
Line 2487: TX-> TX_MAC_CNF
Line 2525: T3168 Expiry (imm_prr %d delay_prr %d)
Line 2562: T3168 Expiry immediate PRR release %d
Line 2602: T3168 Expiry delayed PRR release %d
Line 2655: DTM REQUSET 
Line 2673: TX-> TX_NULL
Line 2673: TX-> TX_GRR_CNF
Line 2673: TX-> TX_ESTABLISHED
Line 2673: TX-> TX_WAIT_FAI
Line 2673: TX-> TX_WAIT_REL
Line 2673: TX-> TX_MAC_CNF
Line 2675: UL-> RLC_IDLE
Line 2675: UL-> RLC_UEST
Line 2675: UL-> RLC_UTBF
Line 2736: Stop %s
Line 2745: TX-> TX_NULL
Line 2745: TX-> TX_GRR_CNF
Line 2745: TX-> TX_ESTABLISHED
Line 2745: TX-> TX_WAIT_FAI
Line 2745: TX-> TX_WAIT_REL
Line 2745: TX-> TX_MAC_CNF
Line 2755: Re-Init PDU Table
Line 2772: TX-> TX_NULL
Line 2772: TX-> TX_GRR_CNF
Line 2772: TX-> TX_ESTABLISHED
Line 2772: TX-> TX_WAIT_FAI
Line 2772: TX-> TX_WAIT_REL
Line 2772: TX-> TX_MAC_CNF
Line 2776: TX-> TX_NULL
Line 2776: TX-> TX_GRR_CNF
Line 2776: TX-> TX_ESTABLISHED
Line 2776: TX-> TX_WAIT_FAI
Line 2776: TX-> TX_WAIT_REL
Line 2776: TX-> TX_MAC_CNF
Line 2818: DTM REQUSET 
Line 2837: TX-> TX_NULL
Line 2837: TX-> TX_GRR_CNF
Line 2837: TX-> TX_ESTABLISHED
Line 2837: TX-> TX_WAIT_FAI
Line 2837: TX-> TX_WAIT_REL
Line 2837: TX-> TX_MAC_CNF
Line 2839: UL-> RLC_IDLE
Line 2839: UL-> RLC_UEST
Line 2839: UL-> RLC_UTBF
Line 2871: UL-> %s : DL-> %s : TX-> %s
Line 2891: UL-> %s : DL-> %s : TX-> %s
Line 2914: TLLI_ASSIGN %x %x %x %x
Line 2995: TLLI_CHANGE (WAIT) %x %x %x %x
Line 3005: TLLI_CHANGE (NOW) %x %x %x %x
Line 3044: TLLI_UNASSIGN
Line 3046: RLC DL TLLI %x %x %x %x
Line 3052: RLC UL TLLI %x %x %x %x
Line 3093: LLC_RLC_SUSPEND_REQ is ignored in TEST MODE
Line 3120: Pend Pdu Added to TX
Line 3162: Re-Init PDU Table
Line 3175: Flow ON (Trigger)
Line 3244: Start %s
Line 3261: PDU de-allocation table failure
Line 3265: Re-Init PDU Table
Line 3272: Start %s
Line 3325: UL-> RLC_IDLE
Line 3325: UL-> RLC_UEST
Line 3325: UL-> RLC_UTBF
Line 3326: TX-> TX_NULL
Line 3326: TX-> TX_GRR_CNF
Line 3326: TX-> TX_ESTABLISHED
Line 3326: TX-> TX_WAIT_FAI
Line 3326: TX-> TX_WAIT_REL
Line 3326: TX-> TX_MAC_CNF
Line 3340: NULL Pointer Return
Line 3428: NULL Pointer Return
Line 3449: TX_UPDATE: MCS given by MAC is %d: RLC using MCS %d
Line 3493: RLC_ERROR : MSG rlc_recd_signal = %04X
Line 3536: Start %s(%d)
Line 3595: DL Data from MAC -> RLC
Line 3680: TX-> TX_NULL
Line 3680: TX-> TX_GRR_CNF
Line 3680: TX-> TX_ESTABLISHED
Line 3680: TX-> TX_WAIT_FAI
Line 3680: TX-> TX_WAIT_REL
Line 3680: TX-> TX_MAC_CNF
Line 3682: UL-> RLC_IDLE
Line 3682: UL-> RLC_UEST
Line 3682: UL-> RLC_UTBF
Line 3692: NULL Pointer Return
Line 3712: TX-> TX_NULL
Line 3712: TX-> TX_GRR_CNF
Line 3712: TX-> TX_ESTABLISHED
Line 3712: TX-> TX_WAIT_FAI
Line 3712: TX-> TX_WAIT_REL
Line 3712: TX-> TX_MAC_CNF
Line 3738: GRR_RLC_DTM_GTTP_DATA_IND Len = %d 
Line 3744: NULL Pointer Return
Line 3748: TLLI_GRR %x %x %x %x
Line 3754: TLLI_RLC %x %x %x %x
Line 3766: Invalid TLLI DL %x GRR %x  
Line 3795: GRR_RLC_DTM_GTTP_DATA_CNF SeqNo %d Result %d 
Line 3813: NULL Pointer Return
Line 3864: PDU added to PDU Information table 
Line 3885: rr_SetDTMAccessStatusToRlc %d 
