Generating HDL for page 45.50.12.1 ERROR CONTROL LATCH at 11/3/2020 3:05:32 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_50_12_1_ERROR_CONTROL_LATCH_tb.vhdl, generating default test bench code.
Note: DOT Function at 4C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 4C
Found combinatorial loop (need D FF) at output of gate at 3C
Removed 2 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2C to ignored block(s) or identical signal names
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of OUT_DOT_4C
	and logic function of NOT
Generating Statement for block at 4C with *latched* output pin(s) of OUT_4C_F_Latch
	and inputs of MS_PROGRAM_RESET_4,OUT_3C_NoPin
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_NoPin_Latch, OUT_3C_NoPin_Latch
	and inputs of OUT_DOT_4C,OUT_DOT_4G
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_E
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_P
	and inputs of OUT_5E_B,OUT_5F_G
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_B, OUT_5E_B
	and inputs of PS_CONS_PRINTER_NOT_BUSY,PS_CONS_CYCLE_LATCH_RESET
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_G
	and inputs of PS_CONS_PRINTER_END_OF_LINE,PS_CONS_CYCLE_LATCH_RESET
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_G
	and inputs of PS_CONS_PRINTER_END_OF_LINE,PS_CONS_CLOCK_3_POS
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_K
	and inputs of PS_CONS_BACK_SPACE_CONTROL,PS_CONSOLE_OUTPUT_ERROR
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of MS_CONS_CHAR_CONTROL,PS_CONS_CYCLE_LATCH_SET
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C, OUT_DOT_4C
	and inputs of OUT_4C_F,OUT_4D_P
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_K,OUT_4H_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_CONS_ERROR_CONTROL
	from gate output OUT_2B_D
Generating output sheet edge signal assignment to 
	signal MS_CONS_ERROR_CONTROL
	from gate output OUT_2C_E
Generating output sheet edge signal assignment to 
	signal MS_END_OF_CHAR_RESET
	from gate output OUT_5E_B
Generating output sheet edge signal assignment to 
	signal MS_END_OF_LINE_RESET
	from gate output OUT_5G_G
Generating D Flip Flop for block at 4C
Generating D Flip Flop for block at 3C
