$date
	Wed Nov 13 00:06:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Moore5_19 $end
$var wire 1 ! y_out $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ t_clock $end
$var reg 1 % t_reset $end
$var reg 1 & t_x_in $end
$scope module MM $end
$var wire 1 ' Ta $end
$var wire 1 ( Tb $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var wire 1 & x_in $end
$var wire 1 ! y_out $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module t11 $end
$var wire 1 $ Clk $end
$var wire 1 ) DT $end
$var wire 1 ' T $end
$var wire 1 % rst $end
$var wire 1 # Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 ) D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module t22 $end
$var wire 1 $ Clk $end
$var wire 1 * DT $end
$var wire 1 ( T $end
$var wire 1 % rst $end
$var wire 1 " Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 * D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
0)
x(
0'
x&
0%
0$
0#
0"
x!
$end
#2
1%
#5
x)
x'
x"
1$
#10
0)
0'
0$
1!
1&
#15
1$
#20
0$
#25
1$
#30
x)
x(
x'
0$
0!
0&
#35
x#
1$
#40
0'
0$
1!
1&
#45
1$
#50
x(
x'
0$
0!
0&
#52
0'
1!
1&
#54
x(
x'
0!
0&
#55
1$
#60
0$
#65
1$
#70
0'
0$
1!
1&
#75
1$
#80
0$
#85
1$
#87
0*
0(
0)
0#
0"
0%
#89
1%
#90
0$
#95
1$
#100
1*
1(
0$
0!
0&
#105
0(
1)
1*
1'
1"
1$
#110
0$
#115
0*
1(
0)
1#
1$
#120
1*
0(
1)
0'
0$
1!
1&
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0*
1(
0)
1'
0$
0!
0&
#165
1*
0'
0#
0"
1$
#170
0*
0(
0$
1!
1&
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
