\hypertarget{class_a_l_u}{\section{\-A\-L\-U \-Entity \-Reference}
\label{class_a_l_u}\index{\-A\-L\-U@{\-A\-L\-U}}
}


\-Use standard library.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u_1_1_behavioral}{\-Behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-This is a 32 bit \hyperlink{class_a_l_u}{\-A\-L\-U} for the \-M\-I\-P\-S processor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u_ad506dc3c4d5a49b33075dcf2ea057306}{\-A\-L\-U\-\_\-\-Input\-\_\-1}  {\bfseries {\bfseries in }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em alu input 1 (rs) \end{DoxyCompactList}\item 
\hyperlink{class_a_l_u_a657f38dca67063612c1c3d9327260efd}{\-A\-L\-U\-\_\-\-Input\-\_\-2}  {\bfseries {\bfseries in }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em alu input 2 (rt) \end{DoxyCompactList}\item 
\hyperlink{class_a_l_u_a15e59062cfee013b791bf90106bfe0a2}{\-A\-L\-U\-\_\-\-Zero}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } 
\begin{DoxyCompactList}\small\item\em alu zero output \end{DoxyCompactList}\item 
\hyperlink{class_a_l_u_a75eaa7827fe89e680e452286e5f64e93}{\-A\-L\-U\-\_\-\-Result}  {\bfseries {\bfseries out }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em alu 32 bit output \end{DoxyCompactList}\item 
\hyperlink{class_a_l_u_a160e9acd866b7a383a28d77c159bd52a}{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}  {\bfseries {\bfseries in }} {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   3    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em input from alu control \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Use standard library. 

use logic elements \hyperlink{class_a_l_u}{\-A\-L\-U} of the \-M\-I\-P\-S processor this is a 32-\/bit alu with 2 32-\/bit inputs and a 32 bit output, it also has a zero output bit it needs 4 control bits from the \hyperlink{class_a_l_u}{\-A\-L\-U} control to function 

\subsection{\-Member \-Data \-Documentation}
\hypertarget{class_a_l_u_ad506dc3c4d5a49b33075dcf2ea057306}{\index{\-A\-L\-U@{\-A\-L\-U}!\-A\-L\-U\-\_\-\-Input\-\_\-1@{\-A\-L\-U\-\_\-\-Input\-\_\-1}}
\index{\-A\-L\-U\-\_\-\-Input\-\_\-1@{\-A\-L\-U\-\_\-\-Input\-\_\-1}!ALU@{\-A\-L\-U}}
\subsubsection[{\-A\-L\-U\-\_\-\-Input\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Input\-\_\-1} {\bfseries in } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_a_l_u_ad506dc3c4d5a49b33075dcf2ea057306}


alu input 1 (rs) 

\hypertarget{class_a_l_u_a657f38dca67063612c1c3d9327260efd}{\index{\-A\-L\-U@{\-A\-L\-U}!\-A\-L\-U\-\_\-\-Input\-\_\-2@{\-A\-L\-U\-\_\-\-Input\-\_\-2}}
\index{\-A\-L\-U\-\_\-\-Input\-\_\-2@{\-A\-L\-U\-\_\-\-Input\-\_\-2}!ALU@{\-A\-L\-U}}
\subsubsection[{\-A\-L\-U\-\_\-\-Input\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Input\-\_\-2} {\bfseries in } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_a_l_u_a657f38dca67063612c1c3d9327260efd}


alu input 2 (rt) 

\hypertarget{class_a_l_u_a15e59062cfee013b791bf90106bfe0a2}{\index{\-A\-L\-U@{\-A\-L\-U}!\-A\-L\-U\-\_\-\-Zero@{\-A\-L\-U\-\_\-\-Zero}}
\index{\-A\-L\-U\-\_\-\-Zero@{\-A\-L\-U\-\_\-\-Zero}!ALU@{\-A\-L\-U}}
\subsubsection[{\-A\-L\-U\-\_\-\-Zero}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Zero} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_a_l_u_a15e59062cfee013b791bf90106bfe0a2}


alu zero output 

\hypertarget{class_a_l_u_a75eaa7827fe89e680e452286e5f64e93}{\index{\-A\-L\-U@{\-A\-L\-U}!\-A\-L\-U\-\_\-\-Result@{\-A\-L\-U\-\_\-\-Result}}
\index{\-A\-L\-U\-\_\-\-Result@{\-A\-L\-U\-\_\-\-Result}!ALU@{\-A\-L\-U}}
\subsubsection[{\-A\-L\-U\-\_\-\-Result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Result} {\bfseries out } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_a_l_u_a75eaa7827fe89e680e452286e5f64e93}


alu 32 bit output 

\hypertarget{class_a_l_u_a160e9acd866b7a383a28d77c159bd52a}{\index{\-A\-L\-U@{\-A\-L\-U}!\-A\-L\-U\-\_\-\-Control\-\_\-\-In@{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}}
\index{\-A\-L\-U\-\_\-\-Control\-\_\-\-In@{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}!ALU@{\-A\-L\-U}}
\subsubsection[{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Control\-\_\-\-In} {\bfseries in } {\bfseries \-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R (   3    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{class_a_l_u_a160e9acd866b7a383a28d77c159bd52a}


input from alu control 



\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{_a_l_u_8vhd}{\-A\-L\-U.\-vhd}\end{DoxyCompactItemize}
