$date
	Sun Oct 23 05:20:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#743927
b1000 !
1"
#743930
b1000 &
b1000 %
1$
#743931
0"
#743934
b100 &
b100 %
#743938
b10 &
b10 %
#743942
b1 &
1#
b1 %
#743946
b0 &
b0 %
0#
0$
#1734799
b111 !
1"
#1734802
b111 &
b111 %
1$
#1734803
0"
#1734806
b10110 &
b10110 %
#1734810
b1011 &
b1011 %
#1734814
b100010 &
b100010 %
#1734818
b10001 &
b10001 %
#1734822
b110100 &
b110100 %
#1734826
b11010 &
b11010 %
#1734830
b1101 &
b1101 %
#1734834
b101000 &
b101000 %
#1734838
b10100 &
b10100 %
#1734842
b1010 &
b1010 %
#1734846
b101 &
b101 %
#1734850
b10000 &
b10000 %
#1734854
b1000 &
b1000 %
#1734858
b100 &
b100 %
#1734862
b10 &
b10 %
#1734866
b1 &
b1 %
1#
#1734870
b0 &
0#
b0 %
0$
#2705662
b1100 &
b1100 %
1$
b1100 !
1"
#2705663
0"
#2705666
b110 &
b110 %
#2705670
b11 &
b11 %
#2705674
b1010 &
b1010 %
#2705678
b101 &
b101 %
#2705682
b10000 &
b10000 %
#2705686
b1000 &
b1000 %
#2705690
b100 &
b100 %
#2705694
b10 &
b10 %
#2705698
b1 &
b1 %
1#
#2705702
b0 &
0#
b0 %
0$
#4500012
