vendor_name = ModelSim
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/projeto.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/Vhdl2.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/flipflop.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/code_memory.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/Waveform.vwf
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/equality_checker.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/state_machine.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/c-cc2023/ra245511/unicamp/s4/mc602/projeto/db/projeto.cbx.xml
design_name = projeto
instance = comp, \state[1]~output\, state[1]~output, projeto, 1
instance = comp, \state[0]~output\, state[0]~output, projeto, 1
instance = comp, \s~output\, s~output, projeto, 1
instance = comp, \check_input~input\, check_input~input, projeto, 1
instance = comp, \is_programming~input\, is_programming~input, projeto, 1
instance = comp, \clock~input\, clock~input, projeto, 1
instance = comp, \code_in[0]~input\, code_in[0]~input, projeto, 1
instance = comp, \code_in[1]~input\, code_in[1]~input, projeto, 1
instance = comp, \code_in[2]~input\, code_in[2]~input, projeto, 1
instance = comp, \code_in[3]~input\, code_in[3]~input, projeto, 1
instance = comp, \new_code[0]~input\, new_code[0]~input, projeto, 1
instance = comp, \Resetn~input\, Resetn~input, projeto, 1
instance = comp, \new_code[1]~input\, new_code[1]~input, projeto, 1
instance = comp, \new_code[2]~input\, new_code[2]~input, projeto, 1
instance = comp, \new_code[3]~input\, new_code[3]~input, projeto, 1
