{"hands_on_practices": [{"introduction": "To build complex digital circuits, we must first master the fundamentals. This first practice focuses on the most basic operation: unsigned binary addition. By working through the addition of two 4-bit numbers step-by-step, you will solidify your understanding of how sums and carries are generated at each bit position, a process that forms the basis for all hardware adders. [@problem_id:1913349]", "problem": "In a digital system, two 4-bit unsigned binary numbers, $A = 1011_2$ and $B = 0110_2$, are to be added. The operation is performed by a binary adder circuit that produces a result which may require more than 4 bits to be fully represented.\n\nDetermine the 5-bit unsigned binary number that represents the complete sum of $A$ and $B$.", "solution": "The problem asks for the sum of two 4-bit unsigned binary numbers, $A = 1011_2$ and $B = 0110_2$. We need to find the 5-bit result of this addition. Let's denote the bits of $A$ as $A_3A_2A_1A_0$ and the bits of $B$ as $B_3B_2B_1B_0$, where the subscript indicates the bit position (0 being the least significant bit). The sum will be a 5-bit number, which we can denote as $S_4S_3S_2S_1S_0$.\n\nWe perform the addition column by column, from right to left, keeping track of the carry bit at each stage. Let $C_i$ be the carry-in to column $i$.\n\n**Step 1: Column 0 (Least Significant Bit)**\nWe add the rightmost bits, $A_0$ and $B_0$. There is no initial carry-in, so $C_0 = 0$.\n$A_0 + B_0 + C_0 = 1 + 0 + 0 = 1$.\nThe sum is 1. The carry-out to the next column, $C_1$, is 0.\n- Sum bit: $S_0 = 1$\n- Carry-out: $C_1 = 0$\n\n**Step 2: Column 1**\nWe add the bits $A_1$ and $B_1$, along with the carry-in $C_1$ from the previous step.\n$A_1 + B_1 + C_1 = 1 + 1 + 0 = 2$.\nIn binary, $2_{10}$ is represented as $10_2$. The sum bit is the LSB of this result, and the carry-out is the MSB.\n- Sum bit: $S_1 = 0$\n- Carry-out: $C_2 = 1$\n\n**Step 3: Column 2**\nWe add the bits $A_2$ and $B_2$, along with the carry-in $C_2$.\n$A_2 + B_2 + C_2 = 0 + 1 + 1 = 2$.\nAgain, $2_{10} = 10_2$.\n- Sum bit: $S_2 = 0$\n- Carry-out: $C_3 = 1$\n\n**Step 4: Column 3 (Most Significant Bit of the inputs)**\nWe add the bits $A_3$ and $B_3$, along with the carry-in $C_3$.\n$A_3 + B_3 + C_3 = 1 + 0 + 1 = 2$.\nOnce more, $2_{10} = 10_2$.\n- Sum bit: $S_3 = 0$\n- Carry-out: $C_4 = 1$\n\n**Step 5: Column 4 (Final Carry)**\nThe final sum requires a 5th bit, which is simply the carry-out from the last column, $C_4$.\n- Sum bit: $S_4 = C_4 = 1$\n\n**Step 6: Assemble the final result**\nWe combine the sum bits $S_4S_3S_2S_1S_0$ to form the 5-bit result.\nThe result is $10001_2$.\n\nWe can visualize the addition as follows:\n```\n  111   (Carries)\n  1011  (A)\n+ 0110  (B)\n-------\n 10001  (Sum)\n```\nThus, the 5-bit unsigned binary number representing the sum of $A=1011_2$ and $B=0110_2$ is $10001_2$.", "answer": "$$\\boxed{10001_2}$$", "id": "1913349"}, {"introduction": "While unsigned addition is straightforward, real-world computers must also handle negative numbers and the physical limitations of their hardware. This exercise explores addition using the 8-bit two's complement representation, the standard for signed integers in most CPUs. You will not only compute the sum but also determine if an 'overflow' error has occurred, a critical concept for understanding the constraints of fixed-width arithmetic. [@problem_id:1913336]", "problem": "A simple 8-bit microprocessor processes integers using the two's complement representation. The processor's status register contains an overflow flag, denoted by `V`, which is set to 1 if the result of an arithmetic operation exceeds the representable range of an 8-bit signed integer, and is set to 0 otherwise.\n\nConsider two 8-bit registers, `R1` and `R2`, loaded with the following binary values:\n`R1` = $01011100_2$\n`R2` = $00110010_2$\n\nAn `ADD R3, R1, R2` instruction is executed, which computes the sum of the values in `R1` and `R2` and stores the 8-bit result in a third register, `R3`.\n\nDetermine the final binary value stored in `R3` and the final state of the overflow flag `V`.\n\nSelect the correct option from the choices below.\n\nA. Result = $10001110_2$, V = 1\n\nB. Result = $10001110_2$, V = 0\n\nC. Result = $01111110_2$, V = 0\n\nD. Result = $10011110_2$, V = 1\n\nE. Result = $10011110_2$, V = 0", "solution": "We are asked to perform 8-bit two's complement addition and determine the result and the overflow status.\n\n**1. Identify the Operands**\nThe input registers hold the values:\n- $R1 = 01011100_2$\n- $R2 = 00110010_2$\n\nBoth numbers have a most significant bit (MSB) of 0, which means they are both positive. In decimal, $R1 = 64+16+8+4 = 92$ and $R2 = 32+16+2=50$. The expected arithmetic sum is $92+50=142$.\n\n**2. Perform Binary Addition**\nWe add the two binary numbers, keeping track of the carries from right to left (from bit 0 to bit 7). Let $c_i$ be the carry-in to bit $i$.\n\n```\n     1111000   (Carries c_7 through c_1)\n  01011100   (R1)\n+ 00110010   (R2)\n------------------\n  10001110   (Result)\n```\n- $b_0$: $0+0=0$.\n- $b_1$: $0+1=1$.\n- $b_2$: $1+0=1$.\n- $b_3$: $1+0=1$.\n- $b_4$: $1+1=0$, carry $c_5=1$.\n- $b_5$: $0+1+c_5=0+1+1=0$, carry $c_6=1$.\n- $b_6$: $1+0+c_6=1+0+1=0$, carry $c_7=1$.\n- $b_7$ (MSB): $0+0+c_7=0+0+1=1$, carry-out $c_8=0$.\n\nThe 8-bit result stored in `R3` is $10001110_2$.\n\n**3. Determine the Overflow Flag (V)**\nOverflow in two's complement addition occurs if and only if the carry-in to the MSB column is different from the carry-out of the MSB column.\n- Carry-in to the MSB (bit 7) is $c_7 = 1$.\n- Carry-out of the MSB (bit 7) is $c_8 = 0$.\n\nSince $c_7 \\neq c_8$, an overflow has occurred, so the overflow flag $V$ is set to 1.\n\nAlternatively, we can use the sign-bit rule. We are adding two positive numbers (MSBs are 0), but the result has an MSB of 1, indicating a negative number. This mismatch signals an overflow. The true result, 142, is outside the 8-bit signed range of -128 to +127.\n\n**Conclusion**\nThe final result is $10001110_2$ and the overflow flag is $V=1$. This corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1913336"}, {"introduction": "In high-performance and low-power applications, perfect accuracy is not always necessary or desirable. This advanced problem introduces you to the concept of 'approximate computing,' where circuit designs are intentionally simplified to save power and increase speed, at the cost of introducing small errors. By analyzing a specialized 8-bit approximate adder, you will learn to quantify the trade-offs between accuracy and efficiency, a key skill in modern digital design. [@problem_id:1913331]", "problem": "In the field of approximate computing, digital circuits are intentionally simplified to trade a small amount of computational accuracy for significant gains in speed and power efficiency. Consider the design of a specialized 8-bit approximate unsigned adder. This adder takes two 8-bit unsigned inputs, $A = A_7A_6A_5A_4A_3A_2A_1A_0$ and $B = B_7B_6B_5B_4B_3B_2B_1B_0$, and produces an 8-bit sum $S = S_7S_6S_5S_4S_3S_2S_1S_0$.\n\nThe adder's operation is split based on the significance of the bits:\n\n1.  **Lower Part (Least Significant Bits):** For the lower 4 bits (bits 0 to 3), the adder performs a standard, fully accurate binary addition. It computes the 4-bit sum $S_3S_2S_1S_0$ and a carry-out signal, let's call it $C_4$, which would be the carry-in to the 5th bit position in a standard adder.\n\n2.  **Upper Part (Most Significant Bits):** For the upper 4 bits (bits 4 to 7), the design is aggressively simplified to break the carry chain for performance reasons. The carry-out $C_4$ from the lower part is discarded and is not used in the calculation of the upper bits. Furthermore, the sum bits for the upper part are computed with a simple bitwise logic: for each bit $i$ from 4 to 7, the corresponding sum bit $S_i$ is calculated as $S_i = A_i \\oplus B_i$, where $\\oplus$ denotes the Exclusive OR (XOR) operation.\n\nYour task is to analyze the error profile of this approximate adder. Specifically, you must determine two key metrics:\n\n-   **Worst-Case Error:** The maximum possible absolute difference between the true arithmetic sum $(A + B)$ and the sum computed by the approximate adder.\n-   **Average Error:** The expected value of the error `(True Sum - Approximate Sum)`, assuming that the inputs `A` and `B` are chosen independently and uniformly at random from the set of all possible 8-bit unsigned integers.\n\nProvide these two numerical values. Express your answers as exact numerical values (e.g., integers or fractions).", "solution": "Let's represent the 8-bit numbers $A$ and $B$ by splitting them into their upper and lower 4-bit parts. Let $H_A$ and $L_A$ be the 4-bit integers corresponding to the upper and lower nibbles of $A$, respectively. Similarly for $B$. So, $A = 16H_A + L_A$ and $B = 16H_B + L_B$, where $H_A, H_B, L_A, L_B \\in \\{0, \\dots, 15\\}$.\n\nThe **True Sum** is $T = A + B = 16(H_A + H_B) + (L_A + L_B)$. Let $L_A + L_B = 16C_4 + L_S$, where $L_S$ is the 4-bit sum and $C_4 \\in \\{0, 1\\}$ is the carry-out from the lower part.\nSo, the true sum can be written as:\n$$\nT = 16(H_A + H_B + C_4) + L_S\n$$\nThe **Approximate Sum** is calculated according to the rules. The lower 4 bits are computed accurately, giving $L_S$. The upper 4 bits are computed as the bitwise XOR of the upper nibbles, $U = H_A \\oplus H_B$. So, the approximate sum is:\n$$\nS_{\\mathrm{apx}} = 16(H_A \\oplus H_B) + L_S\n$$\nThe **Error** $E$ is the difference between the true and approximate sums:\n$$\nE = T - S_{\\mathrm{apx}} = \\big(16(H_A + H_B + C_4) + L_S\\big) - \\big(16(H_A \\oplus H_B) + L_S\\big)\n$$\n$$\nE = 16 \\big( (H_A + H_B) - (H_A \\oplus H_B) + C_4 \\big)\n$$\nUsing the bitwise identity $x+y = (x \\oplus y) + 2(x \\text{ AND } y)$, we can simplify the term in the parenthesis:\n$$\n(H_A + H_B) - (H_A \\oplus H_B) = 2(H_A \\text{ AND } H_B)\n$$\nSubstituting this back into the error equation, we get:\n$$\nE = 16 \\big( 2(H_A \\text{ AND } H_B) + C_4 \\big)\n$$\n\n**Worst-Case Error**\nThe error $E$ is always non-negative. We want to maximize its value. This occurs when $H_A \\text{ AND } H_B$ is maximized and $C_4$ is maximized.\n- The maximum value of $H_A \\text{ AND } H_B$ for 4-bit numbers occurs when $H_A = H_B = 15$ ($1111_2$). In this case, $H_A \\text{ AND } H_B = 15$.\n- The maximum value of $C_4$ is 1. This occurs when $L_A + L_B \\ge 16$. For example, we can choose $L_A = 15$ and $L_B = 1$.\nSo, the maximum error is:\n$$\nE_{\\max} = 16 \\big( 2(15) + 1 \\big) = 16(30 + 1) = 16 \\times 31 = 496\n$$\n\n**Average Error**\nThe average error is the expected value of $E$, assuming inputs are uniformly random.\n$$\n\\mathbb{E}[E] = \\mathbb{E} \\left[ 16 \\big( 2(H_A \\text{ AND } H_B) + C_4 \\big) \\right] = 16 \\big( 2\\mathbb{E}[H_A \\text{ AND } H_B] + \\mathbb{E}[C_4] \\big)\n$$\nWe need to compute the expected values of the two terms.\n1.  $\\mathbb{E}[H_A \\text{ AND } H_B]$: Since $H_A$ and $H_B$ are independent and uniform 4-bit numbers, we can analyze the expectation bit by bit. For any bit position $k \\in \\{0, 1, 2, 3\\}$, the probability that the $k$-th bit of both $H_A$ and $H_B$ is 1 is $(1/2) \\times (1/2) = 1/4$.\n$$\n\\mathbb{E}[H_A \\text{ AND } H_B] = \\sum_{k=0}^{3} 2^k \\cdot P(\\text{k-th bit of AND is 1}) = \\sum_{k=0}^{3} 2^k \\cdot \\frac{1}{4} = \\frac{1}{4}(1+2+4+8) = \\frac{15}{4}\n$$\n2.  $\\mathbb{E}[C_4]$: This is the probability that $C_4=1$, i.e., $P(L_A + L_B \\ge 16)$, where $L_A, L_B$ are independent and uniform on $\\{0, \\dots, 15\\}$. There are $16 \\times 16 = 256$ total pairs. The number of pairs $(L_A, L_B)$ where their sum is at least 16 can be found by summing the number of ways to get each sum $s \\ge 16$. The number of pairs that sum to $s$ is $31-s$ for $16 \\le s \\le 30$.\nNumber of favorable outcomes = $\\sum_{s=16}^{30} (31-s) = 15 + 14 + \\dots + 1 = \\frac{15 \\times 16}{2} = 120$.\nSo, $\\mathbb{E}[C_4] = P(C_4=1) = \\frac{120}{256} = \\frac{15}{32}$.\n\nNow, we can compute the average error:\n$$\n\\mathbb{E}[E] = 16 \\left( 2 \\cdot \\frac{15}{4} + \\frac{15}{32} \\right) = 16 \\left( \\frac{15}{2} + \\frac{15}{32} \\right) = 16 \\left( \\frac{15 \\cdot 16}{32} + \\frac{15}{32} \\right) = 16 \\left( \\frac{240 + 15}{32} \\right) = 16 \\left( \\frac{255}{32} \\right) = \\frac{255}{2}\n$$\n\nThe worst-case absolute error is 496, and the average error is $255/2 = 127.5$.", "answer": "$$\\boxed{\\begin{pmatrix} \\text{Worst-Case Error:} & 496 \\\\ \\text{Average Error:} & \\frac{255}{2} \\end{pmatrix}}$$", "id": "1913331"}]}