// Seed: 1430166153
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  always @(1, 1 or negedge id_1) id_0 = 1;
  logic id_4;
endmodule
