#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr 16 08:55:33 2024
# Process ID: 8597
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 4264.852 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7896.438 ; gain = 348.383 ; free physical = 4646 ; free virtual = 12969
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appr.sv] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appr.sv
close [ open /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv w ]
add_files /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 2 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:181]
WARNING: [VRFC 10-3705] select index 3 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1830602236
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_16b(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[1] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8369.582 ; gain = 81.270 ; free physical = 1168 ; free virtual = 7969
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 2 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:181]
WARNING: [VRFC 10-3705] select index 3 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1830602236
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_16b(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[1] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [90e6]
SAMPLE = 0, Real result ht[1][0]= [90e6]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close [ open /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv w ]
add_files /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 2 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:181]
WARNING: [VRFC 10-3705] select index 3 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1496733136
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_appr_16(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[1] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
set_property -name {xsim.simulate.runtime} -value {2000000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1496733136
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_appr_16(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/ht_matrix" to the wave window because it has 70400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[22] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [4700c0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [f000]
SAMPLE = 0, Real result ht[0][5]= [400000]
SAMPLE = 0, Real result ht[0][6]= [5f00]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [c80000]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [4a00]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [42]
SAMPLE = 0, Real result ht[0][17]= [6300]
SAMPLE = 0, Real result ht[0][18]= [470000]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [e8]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [4700c0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [f000]
SAMPLE = 0, Real result ht[1][5]= [400000]
SAMPLE = 0, Real result ht[1][6]= [5f00]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [c80000]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [4a00]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [42]
SAMPLE = 0, Real result ht[1][17]= [6300]
SAMPLE = 0, Real result ht[1][18]= [470000]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [e8]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [4700c0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [f000]
SAMPLE = 0, Real result ht[2][5]= [400000]
SAMPLE = 0, Real result ht[2][6]= [5f00]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [c80000]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [4a00]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [42]
SAMPLE = 0, Real result ht[2][17]= [6300]
SAMPLE = 0, Real result ht[2][18]= [470000]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [e8]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [4700c0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [f000]
SAMPLE = 0, Real result ht[3][5]= [400000]
SAMPLE = 0, Real result ht[3][6]= [5f00]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [c80000]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [4a00]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [42]
SAMPLE = 0, Real result ht[3][17]= [6300]
SAMPLE = 0, Real result ht[3][18]= [470000]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [e8]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [4700c0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [f000]
SAMPLE = 0, Real result ht[4][5]= [400000]
SAMPLE = 0, Real result ht[4][6]= [5f00]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [c80000]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [4a00]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [42]
SAMPLE = 0, Real result ht[4][17]= [6300]
SAMPLE = 0, Real result ht[4][18]= [470000]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [e8]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [4700c0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [f000]
SAMPLE = 0, Real result ht[5][5]= [400000]
SAMPLE = 0, Real result ht[5][6]= [5f00]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [c80000]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [4a00]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [42]
SAMPLE = 0, Real result ht[5][17]= [6300]
SAMPLE = 0, Real result ht[5][18]= [470000]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [e8]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [4700c0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [f000]
SAMPLE = 0, Real result ht[6][5]= [400000]
SAMPLE = 0, Real result ht[6][6]= [5f00]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [c80000]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [4a00]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [42]
SAMPLE = 0, Real result ht[6][17]= [6300]
SAMPLE = 0, Real result ht[6][18]= [470000]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [e8]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [4700c0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [f000]
SAMPLE = 0, Real result ht[7][5]= [400000]
SAMPLE = 0, Real result ht[7][6]= [5f00]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [c80000]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [4a00]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [42]
SAMPLE = 0, Real result ht[7][17]= [6300]
SAMPLE = 0, Real result ht[7][18]= [470000]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [e8]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [4700c0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [f000]
SAMPLE = 0, Real result ht[8][5]= [400000]
SAMPLE = 0, Real result ht[8][6]= [5f00]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [c80000]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [4a00]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [42]
SAMPLE = 0, Real result ht[8][17]= [6300]
SAMPLE = 0, Real result ht[8][18]= [470000]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [e8]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [4700c0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [f000]
SAMPLE = 0, Real result ht[9][5]= [400000]
SAMPLE = 0, Real result ht[9][6]= [5f00]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [c80000]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [4a00]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [42]
SAMPLE = 0, Real result ht[9][17]= [6300]
SAMPLE = 0, Real result ht[9][18]= [470000]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [e8]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [4700c0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [f000]
SAMPLE = 1, Real result ht[0][5]= [400000]
SAMPLE = 1, Real result ht[0][6]= [5f00]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [c80000]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [4a00]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [42]
SAMPLE = 1, Real result ht[0][17]= [6300]
SAMPLE = 1, Real result ht[0][18]= [470000]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [e8]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8736.078 ; gain = 0.000 ; free physical = 2346 ; free virtual = 6940
set_property -name {xsim.simulate.runtime} -value {4000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1496733136
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_appr_16(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 4000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[22] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [4700c0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [f000]
SAMPLE = 0, Real result ht[0][5]= [400000]
SAMPLE = 0, Real result ht[0][6]= [5f00]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [c80000]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [4a00]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [42]
SAMPLE = 0, Real result ht[0][17]= [6300]
SAMPLE = 0, Real result ht[0][18]= [470000]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [e8]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [4700c0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [f000]
SAMPLE = 0, Real result ht[1][5]= [400000]
SAMPLE = 0, Real result ht[1][6]= [5f00]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [c80000]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [4a00]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [42]
SAMPLE = 0, Real result ht[1][17]= [6300]
SAMPLE = 0, Real result ht[1][18]= [470000]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [e8]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [4700c0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [f000]
SAMPLE = 0, Real result ht[2][5]= [400000]
SAMPLE = 0, Real result ht[2][6]= [5f00]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [c80000]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [4a00]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [42]
SAMPLE = 0, Real result ht[2][17]= [6300]
SAMPLE = 0, Real result ht[2][18]= [470000]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [e8]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [4700c0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [f000]
SAMPLE = 0, Real result ht[3][5]= [400000]
SAMPLE = 0, Real result ht[3][6]= [5f00]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [c80000]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [4a00]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [42]
SAMPLE = 0, Real result ht[3][17]= [6300]
SAMPLE = 0, Real result ht[3][18]= [470000]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [e8]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [4700c0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [f000]
SAMPLE = 0, Real result ht[4][5]= [400000]
SAMPLE = 0, Real result ht[4][6]= [5f00]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [c80000]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [4a00]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [42]
SAMPLE = 0, Real result ht[4][17]= [6300]
SAMPLE = 0, Real result ht[4][18]= [470000]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [e8]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [4700c0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [f000]
SAMPLE = 0, Real result ht[5][5]= [400000]
SAMPLE = 0, Real result ht[5][6]= [5f00]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [c80000]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [4a00]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [42]
SAMPLE = 0, Real result ht[5][17]= [6300]
SAMPLE = 0, Real result ht[5][18]= [470000]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [e8]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [4700c0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [f000]
SAMPLE = 0, Real result ht[6][5]= [400000]
SAMPLE = 0, Real result ht[6][6]= [5f00]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [c80000]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [4a00]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [42]
SAMPLE = 0, Real result ht[6][17]= [6300]
SAMPLE = 0, Real result ht[6][18]= [470000]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [e8]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [4700c0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [f000]
SAMPLE = 0, Real result ht[7][5]= [400000]
SAMPLE = 0, Real result ht[7][6]= [5f00]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [c80000]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [4a00]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [42]
SAMPLE = 0, Real result ht[7][17]= [6300]
SAMPLE = 0, Real result ht[7][18]= [470000]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [e8]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [4700c0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [f000]
SAMPLE = 0, Real result ht[8][5]= [400000]
SAMPLE = 0, Real result ht[8][6]= [5f00]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [c80000]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [4a00]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [42]
SAMPLE = 0, Real result ht[8][17]= [6300]
SAMPLE = 0, Real result ht[8][18]= [470000]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [e8]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [4700c0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [f000]
SAMPLE = 0, Real result ht[9][5]= [400000]
SAMPLE = 0, Real result ht[9][6]= [5f00]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [c80000]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [4a00]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [42]
SAMPLE = 0, Real result ht[9][17]= [6300]
SAMPLE = 0, Real result ht[9][18]= [470000]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [e8]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [4700c0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [f000]
SAMPLE = 1, Real result ht[0][5]= [400000]
SAMPLE = 1, Real result ht[0][6]= [5f00]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [c80000]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [4a00]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [42]
SAMPLE = 1, Real result ht[0][17]= [6300]
SAMPLE = 1, Real result ht[0][18]= [470000]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [e8]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [4700c0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [f000]
SAMPLE = 1, Real result ht[1][5]= [400000]
SAMPLE = 1, Real result ht[1][6]= [5f00]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [c80000]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [4a00]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[1][16]= [42]
SAMPLE = 1, Real result ht[1][17]= [6300]
SAMPLE = 1, Real result ht[1][18]= [470000]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [e8]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [4700c0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [f000]
SAMPLE = 1, Real result ht[2][5]= [400000]
SAMPLE = 1, Real result ht[2][6]= [5f00]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [c80000]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [4a00]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[2][16]= [42]
SAMPLE = 1, Real result ht[2][17]= [6300]
SAMPLE = 1, Real result ht[2][18]= [470000]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [e8]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [4700c0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [f000]
SAMPLE = 1, Real result ht[3][5]= [400000]
SAMPLE = 1, Real result ht[3][6]= [5f00]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [c80000]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [4a00]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[3][16]= [42]
SAMPLE = 1, Real result ht[3][17]= [6300]
SAMPLE = 1, Real result ht[3][18]= [470000]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [e8]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [4700c0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [f000]
SAMPLE = 1, Real result ht[4][5]= [400000]
SAMPLE = 1, Real result ht[4][6]= [5f00]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [c80000]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [4a00]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[4][16]= [42]
SAMPLE = 1, Real result ht[4][17]= [6300]
SAMPLE = 1, Real result ht[4][18]= [470000]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [e8]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [4700c0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [f000]
SAMPLE = 1, Real result ht[5][5]= [400000]
SAMPLE = 1, Real result ht[5][6]= [5f00]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [c80000]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [4a00]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[5][16]= [42]
SAMPLE = 1, Real result ht[5][17]= [6300]
SAMPLE = 1, Real result ht[5][18]= [470000]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [e8]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [4700c0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [f000]
SAMPLE = 1, Real result ht[6][5]= [400000]
SAMPLE = 1, Real result ht[6][6]= [5f00]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [c80000]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [4a00]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[6][16]= [42]
SAMPLE = 1, Real result ht[6][17]= [6300]
SAMPLE = 1, Real result ht[6][18]= [470000]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [e8]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [4700c0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [f000]
SAMPLE = 1, Real result ht[7][5]= [400000]
SAMPLE = 1, Real result ht[7][6]= [5f00]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [c80000]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [4a00]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[7][16]= [42]
SAMPLE = 1, Real result ht[7][17]= [6300]
SAMPLE = 1, Real result ht[7][18]= [470000]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [e8]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [4700c0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [f000]
SAMPLE = 1, Real result ht[8][5]= [400000]
SAMPLE = 1, Real result ht[8][6]= [5f00]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [c80000]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [4a00]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[8][16]= [42]
SAMPLE = 1, Real result ht[8][17]= [6300]
SAMPLE = 1, Real result ht[8][18]= [470000]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [e8]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [4700c0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [f000]
SAMPLE = 1, Real result ht[9][5]= [400000]
SAMPLE = 1, Real result ht[9][6]= [5f00]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [c80000]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [4a00]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[9][16]= [42]
SAMPLE = 1, Real result ht[9][17]= [6300]
SAMPLE = 1, Real result ht[9][18]= [470000]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [e8]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8765.016 ; gain = 12.934 ; free physical = 2231 ; free virtual = 6847
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1496733136
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.tanh_appr_16(OUT_BITWIDTH=32)
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 4000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[22] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [4700c0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [f000]
SAMPLE = 0, Real result ht[0][5]= [400000]
SAMPLE = 0, Real result ht[0][6]= [5f00]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [c80000]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [4a00]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [42]
SAMPLE = 0, Real result ht[0][17]= [6300]
SAMPLE = 0, Real result ht[0][18]= [470000]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [e8]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [4700c0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [f000]
SAMPLE = 0, Real result ht[1][5]= [400000]
SAMPLE = 0, Real result ht[1][6]= [5f00]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [c80000]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [4a00]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [42]
SAMPLE = 0, Real result ht[1][17]= [6300]
SAMPLE = 0, Real result ht[1][18]= [470000]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [e8]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [4700c0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [f000]
SAMPLE = 0, Real result ht[2][5]= [400000]
SAMPLE = 0, Real result ht[2][6]= [5f00]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [c80000]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [4a00]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [42]
SAMPLE = 0, Real result ht[2][17]= [6300]
SAMPLE = 0, Real result ht[2][18]= [470000]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [e8]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [4700c0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [f000]
SAMPLE = 0, Real result ht[3][5]= [400000]
SAMPLE = 0, Real result ht[3][6]= [5f00]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [c80000]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [4a00]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [42]
SAMPLE = 0, Real result ht[3][17]= [6300]
SAMPLE = 0, Real result ht[3][18]= [470000]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [e8]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [4700c0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [f000]
SAMPLE = 0, Real result ht[4][5]= [400000]
SAMPLE = 0, Real result ht[4][6]= [5f00]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [c80000]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [4a00]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [42]
SAMPLE = 0, Real result ht[4][17]= [6300]
SAMPLE = 0, Real result ht[4][18]= [470000]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [e8]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [4700c0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [f000]
SAMPLE = 0, Real result ht[5][5]= [400000]
SAMPLE = 0, Real result ht[5][6]= [5f00]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [c80000]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [4a00]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [42]
SAMPLE = 0, Real result ht[5][17]= [6300]
SAMPLE = 0, Real result ht[5][18]= [470000]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [e8]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [4700c0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [f000]
SAMPLE = 0, Real result ht[6][5]= [400000]
SAMPLE = 0, Real result ht[6][6]= [5f00]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [c80000]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [4a00]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [42]
SAMPLE = 0, Real result ht[6][17]= [6300]
SAMPLE = 0, Real result ht[6][18]= [470000]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [e8]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [4700c0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [f000]
SAMPLE = 0, Real result ht[7][5]= [400000]
SAMPLE = 0, Real result ht[7][6]= [5f00]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [c80000]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [4a00]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [42]
SAMPLE = 0, Real result ht[7][17]= [6300]
SAMPLE = 0, Real result ht[7][18]= [470000]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [e8]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [4700c0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [f000]
SAMPLE = 0, Real result ht[8][5]= [400000]
SAMPLE = 0, Real result ht[8][6]= [5f00]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [c80000]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [4a00]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [42]
SAMPLE = 0, Real result ht[8][17]= [6300]
SAMPLE = 0, Real result ht[8][18]= [470000]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [e8]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [4700c0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [f000]
SAMPLE = 0, Real result ht[9][5]= [400000]
SAMPLE = 0, Real result ht[9][6]= [5f00]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [c80000]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [4a00]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [42]
SAMPLE = 0, Real result ht[9][17]= [6300]
SAMPLE = 0, Real result ht[9][18]= [470000]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [e8]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [4700c0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [f000]
SAMPLE = 1, Real result ht[0][5]= [400000]
SAMPLE = 1, Real result ht[0][6]= [5f00]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [c80000]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [4a00]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [42]
SAMPLE = 1, Real result ht[0][17]= [6300]
SAMPLE = 1, Real result ht[0][18]= [470000]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [e8]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [4700c0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [f000]
SAMPLE = 1, Real result ht[1][5]= [400000]
SAMPLE = 1, Real result ht[1][6]= [5f00]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [c80000]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [4a00]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[1][16]= [42]
SAMPLE = 1, Real result ht[1][17]= [6300]
SAMPLE = 1, Real result ht[1][18]= [470000]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [e8]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [4700c0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [f000]
SAMPLE = 1, Real result ht[2][5]= [400000]
SAMPLE = 1, Real result ht[2][6]= [5f00]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [c80000]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [4a00]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[2][16]= [42]
SAMPLE = 1, Real result ht[2][17]= [6300]
SAMPLE = 1, Real result ht[2][18]= [470000]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [e8]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [4700c0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [f000]
SAMPLE = 1, Real result ht[3][5]= [400000]
SAMPLE = 1, Real result ht[3][6]= [5f00]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [c80000]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [4a00]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[3][16]= [42]
SAMPLE = 1, Real result ht[3][17]= [6300]
SAMPLE = 1, Real result ht[3][18]= [470000]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [e8]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [4700c0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [f000]
SAMPLE = 1, Real result ht[4][5]= [400000]
SAMPLE = 1, Real result ht[4][6]= [5f00]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [c80000]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [4a00]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[4][16]= [42]
SAMPLE = 1, Real result ht[4][17]= [6300]
SAMPLE = 1, Real result ht[4][18]= [470000]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [e8]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [4700c0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [f000]
SAMPLE = 1, Real result ht[5][5]= [400000]
SAMPLE = 1, Real result ht[5][6]= [5f00]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [c80000]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [4a00]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[5][16]= [42]
SAMPLE = 1, Real result ht[5][17]= [6300]
SAMPLE = 1, Real result ht[5][18]= [470000]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [e8]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [4700c0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [f000]
SAMPLE = 1, Real result ht[6][5]= [400000]
SAMPLE = 1, Real result ht[6][6]= [5f00]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [c80000]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [4a00]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[6][16]= [42]
SAMPLE = 1, Real result ht[6][17]= [6300]
SAMPLE = 1, Real result ht[6][18]= [470000]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [e8]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [4700c0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [f000]
SAMPLE = 1, Real result ht[7][5]= [400000]
SAMPLE = 1, Real result ht[7][6]= [5f00]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [c80000]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [4a00]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[7][16]= [42]
SAMPLE = 1, Real result ht[7][17]= [6300]
SAMPLE = 1, Real result ht[7][18]= [470000]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [e8]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [4700c0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [f000]
SAMPLE = 1, Real result ht[8][5]= [400000]
SAMPLE = 1, Real result ht[8][6]= [5f00]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [c80000]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [4a00]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[8][16]= [42]
SAMPLE = 1, Real result ht[8][17]= [6300]
SAMPLE = 1, Real result ht[8][18]= [470000]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [e8]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [4700c0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [f000]
SAMPLE = 1, Real result ht[9][5]= [400000]
SAMPLE = 1, Real result ht[9][6]= [5f00]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [c80000]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [4a00]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[9][16]= [42]
SAMPLE = 1, Real result ht[9][17]= [6300]
SAMPLE = 1, Real result ht[9][18]= [470000]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [e8]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8846.156 ; gain = 31.980 ; free physical = 2438 ; free virtual = 7017
synth_design -top controller -part xc7z020clg400-1 -lint 
Command: synth_design -top controller -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-11241] undeclared symbol 'o_lstm_is_continued', assumed default net type 'wire' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:211]
INFO: [Synth 8-11241] undeclared symbol 'o_lstm_is_waiting', assumed default net type 'wire' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:212]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9515.547 ; gain = 370.828 ; free physical = 1615 ; free virtual = 6304
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lstm_unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:23]
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MAC' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:23]
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-7137] Register index_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:103]
WARNING: [Synth 8-7137] Register flag_accu_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:117]
WARNING: [Synth 8-7137] Register time_remaining_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:119]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[0] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[1] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[2] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[3] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[4] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[5] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[6] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[7] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register index_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:103]
WARNING: [Synth 8-7137] Register flag_accu_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:117]
WARNING: [Synth 8-7137] Register time_remaining_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:119]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[0] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[1] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[2] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[3] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[4] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[5] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[6] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[7] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (1#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh_appr' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:23]
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter IN_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_appr' (2#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_appro' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:23]
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter IN_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_appro' (3#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh_appr_16' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:23]
	Parameter IN_BITWIDTH bound to: 16 - type: integer 
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_appr_16' (4#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:338]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:190]
WARNING: [Synth 8-6014] Unused sequential element receive_data_done_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:167]
WARNING: [Synth 8-6014] Unused sequential element wait_done_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:172]
WARNING: [Synth 8-7137] Register finish_step_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:199]
WARNING: [Synth 8-7137] Register accu_input_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:202]
WARNING: [Synth 8-7137] Register accu_forget_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:203]
WARNING: [Synth 8-7137] Register accu_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:145]
WARNING: [Synth 8-7137] Register accu_output_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:205]
WARNING: [Synth 8-7137] Register prev_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:217]
WARNING: [Synth 8-7137] Register gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:223]
WARNING: [Synth 8-7137] Register is_waiting_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:225]
WARNING: [Synth 8-7137] Register mac_en_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:122]
WARNING: [Synth 8-7137] Register cell_update_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:327]
WARNING: [Synth 8-7137] Register input_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:324]
WARNING: [Synth 8-7137] Register forget_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:323]
WARNING: [Synth 8-7137] Register output_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:350]
WARNING: [Synth 8-7137] Register cell_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:155]
WARNING: [Synth 8-7137] Register out_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:392]
WARNING: [Synth 8-7137] Register hidden_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:395]
WARNING: [Synth 8-7137] Register finish_step_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:199]
WARNING: [Synth 8-7137] Register accu_input_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:202]
WARNING: [Synth 8-7137] Register accu_forget_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:203]
WARNING: [Synth 8-7137] Register accu_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:145]
WARNING: [Synth 8-7137] Register accu_output_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:205]
WARNING: [Synth 8-7137] Register prev_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:217]
WARNING: [Synth 8-7137] Register gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:223]
WARNING: [Synth 8-7137] Register is_waiting_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:225]
WARNING: [Synth 8-7137] Register mac_en_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:122]
WARNING: [Synth 8-7137] Register cell_update_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:327]
WARNING: [Synth 8-7137] Register input_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:324]
WARNING: [Synth 8-7137] Register forget_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:323]
WARNING: [Synth 8-7137] Register output_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:350]
WARNING: [Synth 8-7137] Register cell_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:155]
WARNING: [Synth 8-7137] Register out_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:392]
WARNING: [Synth 8-7137] Register hidden_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'lstm_unit' (5#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:275]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:231]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:224]
WARNING: [Synth 8-6014] Unused sequential element current_input_index_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:252]
WARNING: [Synth 8-6014] Unused sequential element w_state_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:263]
WARNING: [Synth 8-7137] Register is_last_timestep_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:194]
WARNING: [Synth 8-7137] Register is_last_sample_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:195]
WARNING: [Synth 8-7137] Register data_load_done_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:240]
WARNING: [Synth 8-7137] Register t_valid_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:245]
WARNING: [Synth 8-7137] Register is_load_bias_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:197]
WARNING: [Synth 8-7137] Register is_load_cell_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:198]
WARNING: [Synth 8-7137] Register is_last_input_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:192]
WARNING: [Synth 8-7137] Register current_weight_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:251]
WARNING: [Synth 8-7137] Register current_buffer_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:253]
WARNING: [Synth 8-7137] Register current_bias_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:254]
WARNING: [Synth 8-7137] Register current_sample_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:255]
WARNING: [Synth 8-7137] Register type_gate_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:199]
WARNING: [Synth 8-7137] Register r_state_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:262]
WARNING: [Synth 8-7137] Register weight_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register input_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:285]
WARNING: [Synth 8-7137] Register r_data_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:293]
WARNING: [Synth 8-7137] Register bias_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register read_bias_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:288]
WARNING: [Synth 8-7137] Register weight_reg[0] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[1] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[2] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[3] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[4] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[5] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[6] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[7] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[8] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[9] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[10] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[11] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[12] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[13] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[14] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[15] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[16] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[17] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[18] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[19] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[20] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[21] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[22] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[23] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[24] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[25] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[26] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
WARNING: [Synth 8-7137] Register weight_reg[27] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:200]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'controller' (6#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9631.484 ; gain = 486.766 ; free physical = 1463 ; free virtual = 6167
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Apr 16 14:51:22 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-1 | 5            | 0        |
| ASSIGN-6 | 191          | 0        |
| INFER-1  | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 32 32 32 32 32 32 32 32 32) of add/sub cluster ending with expression '(accu_bf[6] + prev_sum_bf)' could yield maximum size of 36, but only width of 32 is being used.
Hierarchy 'MAC', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv', Line 180, Additional lines 73 74 75 76 77 78 79.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 8) of add/sub cluster ending with expression '(current_buffer_index + 1)' could yield maximum size of 9, but only width of 6 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 493.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 2 8) of add/sub cluster ending with expression '(current_buffer_index + 2)' could yield maximum size of 9, but only width of 6 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 493.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[0]' was assigned but not read. 
RTL Name 'lstm_finish_step[0]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[10]' was assigned but not read. 
RTL Name 'lstm_finish_step[10]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[11]' was assigned but not read. 
RTL Name 'lstm_finish_step[11]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[12]' was assigned but not read. 
RTL Name 'lstm_finish_step[12]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[13]' was assigned but not read. 
RTL Name 'lstm_finish_step[13]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[14]' was assigned but not read. 
RTL Name 'lstm_finish_step[14]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[15]' was assigned but not read. 
RTL Name 'lstm_finish_step[15]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[16]' was assigned but not read. 
RTL Name 'lstm_finish_step[16]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[17]' was assigned but not read. 
RTL Name 'lstm_finish_step[17]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[18]' was assigned but not read. 
RTL Name 'lstm_finish_step[18]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[19]' was assigned but not read. 
RTL Name 'lstm_finish_step[19]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[1]' was assigned but not read. 
RTL Name 'lstm_finish_step[1]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[20]' was assigned but not read. 
RTL Name 'lstm_finish_step[20]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[21]' was assigned but not read. 
RTL Name 'lstm_finish_step[21]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[22]' was assigned but not read. 
RTL Name 'lstm_finish_step[22]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[23]' was assigned but not read. 
RTL Name 'lstm_finish_step[23]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[24]' was assigned but not read. 
RTL Name 'lstm_finish_step[24]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[25]' was assigned but not read. 
RTL Name 'lstm_finish_step[25]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[26]' was assigned but not read. 
RTL Name 'lstm_finish_step[26]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[27]' was assigned but not read. 
RTL Name 'lstm_finish_step[27]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[28]' was assigned but not read. 
RTL Name 'lstm_finish_step[28]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[29]' was assigned but not read. 
RTL Name 'lstm_finish_step[29]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[2]' was assigned but not read. 
RTL Name 'lstm_finish_step[2]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[30]' was assigned but not read. 
RTL Name 'lstm_finish_step[30]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[31]' was assigned but not read. 
RTL Name 'lstm_finish_step[31]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[32]' was assigned but not read. 
RTL Name 'lstm_finish_step[32]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[33]' was assigned but not read. 
RTL Name 'lstm_finish_step[33]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[34]' was assigned but not read. 
RTL Name 'lstm_finish_step[34]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[35]' was assigned but not read. 
RTL Name 'lstm_finish_step[35]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[36]' was assigned but not read. 
RTL Name 'lstm_finish_step[36]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[37]' was assigned but not read. 
RTL Name 'lstm_finish_step[37]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[38]' was assigned but not read. 
RTL Name 'lstm_finish_step[38]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[39]' was assigned but not read. 
RTL Name 'lstm_finish_step[39]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[3]' was assigned but not read. 
RTL Name 'lstm_finish_step[3]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[40]' was assigned but not read. 
RTL Name 'lstm_finish_step[40]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[41]' was assigned but not read. 
RTL Name 'lstm_finish_step[41]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[42]' was assigned but not read. 
RTL Name 'lstm_finish_step[42]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[43]' was assigned but not read. 
RTL Name 'lstm_finish_step[43]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[44]' was assigned but not read. 
RTL Name 'lstm_finish_step[44]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[45]' was assigned but not read. 
RTL Name 'lstm_finish_step[45]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[46]' was assigned but not read. 
RTL Name 'lstm_finish_step[46]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[47]' was assigned but not read. 
RTL Name 'lstm_finish_step[47]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[48]' was assigned but not read. 
RTL Name 'lstm_finish_step[48]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[49]' was assigned but not read. 
RTL Name 'lstm_finish_step[49]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[4]' was assigned but not read. 
RTL Name 'lstm_finish_step[4]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[50]' was assigned but not read. 
RTL Name 'lstm_finish_step[50]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[51]' was assigned but not read. 
RTL Name 'lstm_finish_step[51]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[52]' was assigned but not read. 
RTL Name 'lstm_finish_step[52]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[53]' was assigned but not read. 
RTL Name 'lstm_finish_step[53]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[54]' was assigned but not read. 
RTL Name 'lstm_finish_step[54]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[55]' was assigned but not read. 
RTL Name 'lstm_finish_step[55]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[56]' was assigned but not read. 
RTL Name 'lstm_finish_step[56]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[57]' was assigned but not read. 
RTL Name 'lstm_finish_step[57]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[58]' was assigned but not read. 
RTL Name 'lstm_finish_step[58]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[59]' was assigned but not read. 
RTL Name 'lstm_finish_step[59]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[5]' was assigned but not read. 
RTL Name 'lstm_finish_step[5]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[60]' was assigned but not read. 
RTL Name 'lstm_finish_step[60]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[61]' was assigned but not read. 
RTL Name 'lstm_finish_step[61]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[62]' was assigned but not read. 
RTL Name 'lstm_finish_step[62]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[6]' was assigned but not read. 
RTL Name 'lstm_finish_step[6]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[7]' was assigned but not read. 
RTL Name 'lstm_finish_step[7]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[8]' was assigned but not read. 
RTL Name 'lstm_finish_step[8]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_finish_step[9]' was assigned but not read. 
RTL Name 'lstm_finish_step[9]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[0]' was assigned but not read. 
RTL Name 'lstm_is_waiting[0]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[10]' was assigned but not read. 
RTL Name 'lstm_is_waiting[10]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[11]' was assigned but not read. 
RTL Name 'lstm_is_waiting[11]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[12]' was assigned but not read. 
RTL Name 'lstm_is_waiting[12]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[13]' was assigned but not read. 
RTL Name 'lstm_is_waiting[13]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[14]' was assigned but not read. 
RTL Name 'lstm_is_waiting[14]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[15]' was assigned but not read. 
RTL Name 'lstm_is_waiting[15]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[16]' was assigned but not read. 
RTL Name 'lstm_is_waiting[16]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[17]' was assigned but not read. 
RTL Name 'lstm_is_waiting[17]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[18]' was assigned but not read. 
RTL Name 'lstm_is_waiting[18]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[19]' was assigned but not read. 
RTL Name 'lstm_is_waiting[19]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[1]' was assigned but not read. 
RTL Name 'lstm_is_waiting[1]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[20]' was assigned but not read. 
RTL Name 'lstm_is_waiting[20]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[21]' was assigned but not read. 
RTL Name 'lstm_is_waiting[21]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[22]' was assigned but not read. 
RTL Name 'lstm_is_waiting[22]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[23]' was assigned but not read. 
RTL Name 'lstm_is_waiting[23]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[24]' was assigned but not read. 
RTL Name 'lstm_is_waiting[24]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[25]' was assigned but not read. 
RTL Name 'lstm_is_waiting[25]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[26]' was assigned but not read. 
RTL Name 'lstm_is_waiting[26]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[27]' was assigned but not read. 
RTL Name 'lstm_is_waiting[27]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[28]' was assigned but not read. 
RTL Name 'lstm_is_waiting[28]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[29]' was assigned but not read. 
RTL Name 'lstm_is_waiting[29]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[2]' was assigned but not read. 
RTL Name 'lstm_is_waiting[2]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[30]' was assigned but not read. 
RTL Name 'lstm_is_waiting[30]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[31]' was assigned but not read. 
RTL Name 'lstm_is_waiting[31]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[32]' was assigned but not read. 
RTL Name 'lstm_is_waiting[32]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[33]' was assigned but not read. 
RTL Name 'lstm_is_waiting[33]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[34]' was assigned but not read. 
RTL Name 'lstm_is_waiting[34]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[35]' was assigned but not read. 
RTL Name 'lstm_is_waiting[35]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[36]' was assigned but not read. 
RTL Name 'lstm_is_waiting[36]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[37]' was assigned but not read. 
RTL Name 'lstm_is_waiting[37]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[38]' was assigned but not read. 
RTL Name 'lstm_is_waiting[38]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[39]' was assigned but not read. 
RTL Name 'lstm_is_waiting[39]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[3]' was assigned but not read. 
RTL Name 'lstm_is_waiting[3]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[40]' was assigned but not read. 
RTL Name 'lstm_is_waiting[40]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[41]' was assigned but not read. 
RTL Name 'lstm_is_waiting[41]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lstm_is_waiting[42]' was assigned but not read. 
RTL Name 'lstm_is_waiting[42]', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 121.
INFO: [Common 17-14] Message 'Synth 37-93' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_out_reg. 
RTL Name 'data_out_reg', Hierarchy 'sigmoid_appro', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv', Line 60.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 31 32) of add/sub cluster ending with expression '(data_in + (data_in >>> 2))' could yield maximum size of 33, but only width of 31 is being used.
Hierarchy 'tanh_appr', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv', Line 77.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_out_reg. 
RTL Name 'data_out_reg', Hierarchy 'tanh_appr', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv', Line 66.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 15 16) of add/sub cluster ending with expression '(data_in + (data_in >>> 2))' could yield maximum size of 17, but only width of 15 is being used.
Hierarchy 'tanh_appr_16', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv', Line 77.
INFO: [Synth 37-85] Total of 198 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.53 . Memory (MB): peak = 9631.484 ; gain = 0.000 ; free physical = 1460 ; free virtual = 6173
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9940.949 ; gain = 0.000 ; free physical = 1233 ; free virtual = 5988
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 9940.949 ; gain = 1094.793 ; free physical = 1219 ; free virtual = 5976
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 14:52:19 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 14:56:03 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'cell_state' is not declared under prefix 'u_lstm_unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:173]
ERROR: [VRFC 10-2991] 'tanh_cell_state_bf' is not declared under prefix 'u_lstm_unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:174]
WARNING: [VRFC 10-3705] select index 2 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:181]
WARNING: [VRFC 10-3705] select index 3 into 'lstm_unit_result' is out of bounds [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 4000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[1] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10016.941 ; gain = 50.984 ; free physical = 2391 ; free virtual = 5884
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 15:36:30 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 4000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[22] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 10057.957 ; gain = 8.914 ; free physical = 2403 ; free virtual = 5844
set_property -name {xsim.simulate.runtime} -value {5000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 5000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[22] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 10065.023 ; gain = 0.000 ; free physical = 2377 ; free virtual = 5821
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 10065.023 ; gain = 0.000 ; free physical = 2377 ; free virtual = 5821
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 15:40:21 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv]
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv]
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv]
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr_16.sv]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 15:42:55 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 16 15:44:51 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 18:01:48 2024...
