$date
	Thu Oct 24 21:24:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " addsub $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var integer 32 % cc [31:0] $end
$var integer 32 & i [31:0] $end
$scope module fsm $end
$var wire 1 " addsub_i $end
$var wire 1 # clk_i $end
$var wire 1 $ reset_i $end
$var reg 1 ' _sv2v_0 $end
$var reg 4 ( out_o [3:0] $end
$var reg 4 ) value_n [3:0] $end
$var reg 4 * value_p [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b1 )
b0 (
0'
b0 &
b1 %
1$
1#
0"
b0 !
$end
#100
0$
0#
b1 &
#200
b1 !
b1 (
b10 )
b1 *
1#
b10 %
b10 &
#300
0#
b11 &
#400
b10 !
b10 (
b11 )
b10 *
1#
b11 %
b100 &
#500
b1 )
0#
b101 &
1"
#600
b1 !
b1 (
b0 )
b1 *
1#
b100 %
b110 &
#700
0#
b111 &
#800
b0 !
b0 (
b1111 )
b0 *
1#
b101 %
b1000 &
#900
0#
b1001 &
#1000
b1 !
b1 (
b1 *
b10 )
1#
b110 %
b1010 &
0"
#1100
0#
b1011 &
#1200
b10 !
b10 (
b11 )
b10 *
1#
b111 %
b1100 &
#1300
0#
b1101 &
#1400
b11 !
b11 (
b100 )
b11 *
1#
b1000 %
b1110 &
#1500
0#
b1111 &
#1600
b100 !
b100 (
b101 )
b100 *
1#
b1001 %
b10000 &
#1700
0#
b10001 &
#1800
b101 !
b101 (
b110 )
b101 *
1#
b1010 %
b10010 &
#1900
0#
b10011 &
#2000
b110 !
b110 (
b111 )
b110 *
1#
b1011 %
b10100 &
#2100
0#
b10101 &
#2200
b111 !
b111 (
b1000 )
b111 *
1#
b1100 %
b10110 &
#2300
0#
b10111 &
#2400
b1000 !
b1000 (
b1001 )
b1000 *
1#
b1101 %
b11000 &
#2500
0#
b11001 &
#2600
b1001 !
b1001 (
b1010 )
b1001 *
1#
b1110 %
b11010 &
#2700
0#
b11011 &
#2800
b1010 !
b1010 (
b1011 )
b1010 *
1#
b1111 %
b11100 &
#2900
0#
b11101 &
#3000
b1011 !
b1011 (
b1100 )
b1011 *
1#
b10000 %
b11110 &
#3100
0#
b11111 &
#3200
b1100 !
b1100 (
b1101 )
b1100 *
1#
b10001 %
b100000 &
#3300
0#
b100001 &
#3400
b1101 !
b1101 (
b1110 )
b1101 *
1#
b10010 %
b100010 &
#3500
0#
b100011 &
#3600
b1110 !
b1110 (
b1111 )
b1110 *
1#
b10011 %
b100100 &
#3700
0#
b100101 &
#3800
b1111 !
b1111 (
b0 )
b1111 *
1#
b10100 %
b100110 &
#3900
0#
b100111 &
#4000
b101000 &
