OpenSTA 2.5.0 da0053d7b0 Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/vboxuser/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v'…
Reading design constraints file at '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/base.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.1
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

No paths found.

worst slack corner Typical: INF
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

No paths found.

worst slack corner Typical: INF
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: wbs_adr_i[24] (input port clocked by clk)
Endpoint: _29_/Y (internal pin)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.89    9.46 v input external delay
     1    0.00    0.92    0.00    9.46 v wbs_adr_i[24] (in)
                                         wbs_adr_i[24] (net)
                  0.92    0.00    9.46 v _17_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.94   10.40 v _17_/X (sky130_fd_sc_hd__or4_2)
                                         _00_ (net)
                  0.09    0.00   10.40 v _21_/A (sky130_fd_sc_hd__or4_2)
     1    0.00    0.11    0.71   11.11 v _21_/X (sky130_fd_sc_hd__or4_2)
                                         _04_ (net)
                  0.11    0.00   11.11 v _29_/A (sky130_fd_sc_hd__nor4_2)
     0    0.00    0.13    0.24   11.35 ^ _29_/Y (sky130_fd_sc_hd__nor4_2)
                                         functional.EN (net)
                                 11.35   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 113 unannotated drivers.
 Bias_comp1
 Bias_comp2
 Iref
 Ramp
 VCC_read
 VCC_reset
 VCC_set
 VCC_wl_read
 VCC_wl_reset
 VCC_wl_set
 VDDA
 VDDC
 VSS
 Vbias
 Vcc_Body
 Vcc_L
 Vcomp
 wb_clk_i
 wb_rst_i
 wbs_adr_i[0]
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[1]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[2]
 wbs_adr_i[30]
 wbs_adr_i[31]
 wbs_adr_i[3]
 wbs_adr_i[4]
 wbs_adr_i[5]
 wbs_adr_i[6]
 wbs_adr_i[7]
 wbs_adr_i[8]
 wbs_adr_i[9]
 wbs_cyc_i
 wbs_dat_i[0]
 wbs_dat_i[10]
 wbs_dat_i[11]
 wbs_dat_i[12]
 wbs_dat_i[13]
 wbs_dat_i[14]
 wbs_dat_i[15]
 wbs_dat_i[16]
 wbs_dat_i[17]
 wbs_dat_i[18]
 wbs_dat_i[19]
 wbs_dat_i[1]
 wbs_dat_i[20]
 wbs_dat_i[21]
 wbs_dat_i[22]
 wbs_dat_i[23]
 wbs_dat_i[24]
 wbs_dat_i[25]
 wbs_dat_i[26]
 wbs_dat_i[27]
 wbs_dat_i[28]
 wbs_dat_i[29]
 wbs_dat_i[2]
 wbs_dat_i[30]
 wbs_dat_i[31]
 wbs_dat_i[3]
 wbs_dat_i[4]
 wbs_dat_i[5]
 wbs_dat_i[6]
 wbs_dat_i[7]
 wbs_dat_i[8]
 wbs_dat_i[9]
 wbs_sel_i[0]
 wbs_sel_i[1]
 wbs_sel_i[2]
 wbs_sel_i[3]
 wbs_stb_i
 wbs_we_i
 _17_/X
 _18_/X
 _19_/X
 _20_/X
 _21_/X
 _22_/Y
 _23_/X
 _24_/X
 _25_/X
 _26_/X
 _27_/X
 _28_/X
 _29_/Y
 _30_/HI
 _30_/LO
 _31_/HI
 _31_/LO
 _32_/HI
 _32_/LO
 _33_/HI
 _33_/LO
 _34_/HI
 _34_/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 input ports missing set_input_delay.
  Bias_comp1
  Bias_comp2
  Iref
  Ramp
  VCC_read
  VCC_reset
  VCC_set
  VCC_wl_read
  VCC_wl_reset
  VCC_wl_set
  VDDA
  VDDC
  VSS
  Vbias
  Vcc_Body
  Vcc_L
  Vcomp
Warning: There are 33 unconstrained endpoints.
  wbs_ack_o
  wbs_dat_o[0]
  wbs_dat_o[10]
  wbs_dat_o[11]
  wbs_dat_o[12]
  wbs_dat_o[13]
  wbs_dat_o[14]
  wbs_dat_o[15]
  wbs_dat_o[16]
  wbs_dat_o[17]
  wbs_dat_o[18]
  wbs_dat_o[19]
  wbs_dat_o[1]
  wbs_dat_o[20]
  wbs_dat_o[21]
  wbs_dat_o[22]
  wbs_dat_o[23]
  wbs_dat_o[24]
  wbs_dat_o[25]
  wbs_dat_o[26]
  wbs_dat_o[27]
  wbs_dat_o[28]
  wbs_dat_o[29]
  wbs_dat_o[2]
  wbs_dat_o[30]
  wbs_dat_o[31]
  wbs_dat_o[3]
  wbs_dat_o[4]
  wbs_dat_o[5]
  wbs_dat_o[6]
  wbs_dat_o[7]
  wbs_dat_o[8]
  wbs_dat_o[9]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.09e-07   8.61e-08   3.74e-11   4.96e-07 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-07   8.61e-08   3.74e-11   4.96e-07 100.0%
                          82.6%      17.4%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack INF
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.sdf'…
