

================================================================
== Vivado HLS Report for 'softmax_latency_array_array_softmax_config13_s'
================================================================
* Date:           Tue Jul 20 16:20:24 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.740 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%empty = call { i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 7 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 8 'extractvalue' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 9 'extractvalue' 'tmp_data_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_0_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 10 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_1_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 11 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 12 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%exp_table11_addr = getelementptr [1024 x i18]* @exp_table11, i64 0, i64 %zext_ln157" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 13 'getelementptr' 'exp_table11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.26ns)   --->   "%exp_res_0_V = load i18* %exp_table11_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 14 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 15 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%exp_table11_addr_1 = getelementptr [1024 x i18]* @exp_table11, i64 0, i64 %zext_ln157_1" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 16 'getelementptr' 'exp_table11_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.26ns)   --->   "%exp_res_1_V = load i18* %exp_table11_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 17 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 18 [1/2] (2.26ns)   --->   "%exp_res_0_V = load i18* %exp_table11_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 19 [1/2] (2.26ns)   --->   "%exp_res_1_V = load i18* %exp_table11_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 20 [1/1] (0.93ns)   --->   "%exp_sum_V = add i18 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 20 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 21 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 22 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%invert_table12_addr = getelementptr [1024 x i14]* @invert_table12, i64 0, i64 %zext_ln166" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 23 'getelementptr' 'invert_table12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (2.26ns)   --->   "%inv_exp_sum_V = load i14* %invert_table12_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 24 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 25 [1/2] (2.26ns)   --->   "%inv_exp_sum_V = load i14* %invert_table12_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 25 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2191, i32 0, i32 0, [1 x i8]* @p_str2192, [1 x i8]* @p_str2193, [1 x i8]* @p_str2194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2195, [1 x i8]* @p_str2196)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2198, i32 0, i32 0, [1 x i8]* @p_str2199, [1 x i8]* @p_str2200, [1 x i8]* @p_str2201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2202, [1 x i8]* @p_str2203)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:149]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i14 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 31 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:168]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str31)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 35 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str32, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 36 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 37 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (3.74ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 38 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 39 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str31, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 40 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str31)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str32, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 42 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 43 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (3.74ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118_1, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 44 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 45 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str31, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 46 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:177]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:178]   --->   Operation 48 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:179]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:153) [14]  (2.19 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table11_addr', firmware/nnet_utils/nnet_activation_stream.h:157) [19]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:157) on array 'exp_table11' [20]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:157) on array 'exp_table11' [20]  (2.27 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'add' operation ('exp_sum.V', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_activation_stream.h:164) [25]  (0.932 ns)
	'getelementptr' operation ('invert_table12_addr', firmware/nnet_utils/nnet_activation_stream.h:166) [28]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:166) on array 'invert_table12' [29]  (2.27 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:166) on array 'invert_table12' [29]  (2.27 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:175) [37]  (3.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
