.inputs r_wl_0 r_wl_1 r_wl_2 r_rl_0 r_rl_1 r_rl_2
.outputs wl_0 wl_1 wl_2 rl_0 rl_1 rl_2
