
control_F103RB_R11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a39c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800a4a8  0800a4a8  0001a4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a94c  0800a94c  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a94c  0800a94c  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a94c  0800a94c  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a94c  0800a94c  0001a94c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a950  0800a950  0001a950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800a954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e0  200001fc  0800ab50  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015dc  0800ab50  000215dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad89  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c46  00000000  00000000  0003afae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0003ebf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  0003ff60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bde7  00000000  00000000  00041120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016947  00000000  00000000  0005cf07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090c9e  00000000  00000000  0007384e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001044ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cac  00000000  00000000  00104540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001fc 	.word	0x200001fc
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a490 	.word	0x0800a490

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000200 	.word	0x20000200
 8000148:	0800a490 	.word	0x0800a490

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <_write>:
static void MX_TIM3_Init(void);

/* USER CODE BEGIN PFP */

#ifdef DEBUGPORT
	int _write(int file, char *ptr, int len) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b084      	sub	sp, #16
 8000174:	af00      	add	r7, sp, #0
 8000176:	60f8      	str	r0, [r7, #12]
 8000178:	60b9      	str	r1, [r7, #8]
 800017a:	607a      	str	r2, [r7, #4]
		HAL_UART_Transmit(&DEBUGPORT, (uint8_t*) ptr, (uint16_t) len, 0xFFFFFFFF);
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	b29a      	uxth	r2, r3
 8000180:	f04f 33ff 	mov.w	r3, #4294967295
 8000184:	68b9      	ldr	r1, [r7, #8]
 8000186:	4804      	ldr	r0, [pc, #16]	; (8000198 <_write+0x28>)
 8000188:	f004 f95f 	bl	800444a <HAL_UART_Transmit>
		return len;
 800018c:	687b      	ldr	r3, [r7, #4]
	}
 800018e:	4618      	mov	r0, r3
 8000190:	3710      	adds	r7, #16
 8000192:	46bd      	mov	sp, r7
 8000194:	bd80      	pop	{r7, pc}
 8000196:	bf00      	nop
 8000198:	200005c8 	.word	0x200005c8

0800019c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001a2:	f001 f89b 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001a6:	f000 f889 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001aa:	f000 f9d7 	bl	800055c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001ae:	f000 f981 	bl	80004b4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80001b2:	f000 f9a9 	bl	8000508 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80001b6:	f008 f955 	bl	8008464 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 80001ba:	f000 f92d 	bl	8000418 <MX_TIM4_Init>
  MX_TIM3_Init();
 80001be:	f000 f8dd 	bl	800037c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&COMMPORT, &COMMDATA, 1);
 80001c2:	2201      	movs	r2, #1
 80001c4:	492d      	ldr	r1, [pc, #180]	; (800027c <main+0xe0>)
 80001c6:	482e      	ldr	r0, [pc, #184]	; (8000280 <main+0xe4>)
 80001c8:	f004 f9d1 	bl	800456e <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80001cc:	482d      	ldr	r0, [pc, #180]	; (8000284 <main+0xe8>)
 80001ce:	f003 fd45 	bl	8003c5c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 80001d2:	482d      	ldr	r0, [pc, #180]	; (8000288 <main+0xec>)
 80001d4:	f003 fd42 	bl	8003c5c <HAL_TIM_Base_Start_IT>
	// 2020.07.28 psh - EM lock
		HAL_GPIO_WritePin(SOL_LOCK1_GPIO_Port, SOL_LOCK1_Pin, GPIO_PIN_SET); // unlock SOL_LOCK1 --> LOCK of EM Lock
		HAL_GPIO_WritePin(SOL_LOCK2_GPIO_Port, SOL_LOCK2_Pin, GPIO_PIN_SET); // unlock SOL_LOCK2 --> LOCK of EM Lock
	#endif

	HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_SET);	// CW direction
 80001d8:	2201      	movs	r2, #1
 80001da:	2102      	movs	r1, #2
 80001dc:	482b      	ldr	r0, [pc, #172]	; (800028c <main+0xf0>)
 80001de:	f001 fc22 	bl	8001a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);  // AC Motor Power off
 80001e2:	2201      	movs	r2, #1
 80001e4:	2101      	movs	r1, #1
 80001e6:	4829      	ldr	r0, [pc, #164]	; (800028c <main+0xf0>)
 80001e8:	f001 fc1d 	bl	8001a26 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
		char *str_ptr = NULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	607b      	str	r3, [r7, #4]

		printf(" hello? \r\n");
 80001f0:	4827      	ldr	r0, [pc, #156]	; (8000290 <main+0xf4>)
 80001f2:	f008 febb 	bl	8008f6c <puts>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);		// SCAN LED Off
 80001f6:	2201      	movs	r2, #1
 80001f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001fc:	4825      	ldr	r0, [pc, #148]	; (8000294 <main+0xf8>)
 80001fe:	f001 fc12 	bl	8001a26 <HAL_GPIO_WritePin>

		while (1) {

			if (CDC_flag == 1) {
 8000202:	4b25      	ldr	r3, [pc, #148]	; (8000298 <main+0xfc>)
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	2b01      	cmp	r3, #1
 8000208:	d116      	bne.n	8000238 <main+0x9c>
				printf(" Received CDC data: %s\r\n", CDCbuffer);
 800020a:	4924      	ldr	r1, [pc, #144]	; (800029c <main+0x100>)
 800020c:	4824      	ldr	r0, [pc, #144]	; (80002a0 <main+0x104>)
 800020e:	f008 fe27 	bl	8008e60 <iprintf>
				if (CDCbuffer[0] != '\0') {
 8000212:	4b22      	ldr	r3, [pc, #136]	; (800029c <main+0x100>)
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d00b      	beq.n	8000232 <main+0x96>
					str_ptr = strtok(CDCbuffer, ",");
 800021a:	4922      	ldr	r1, [pc, #136]	; (80002a4 <main+0x108>)
 800021c:	481f      	ldr	r0, [pc, #124]	; (800029c <main+0x100>)
 800021e:	f008 fecd 	bl	8008fbc <strtok>
 8000222:	6078      	str	r0, [r7, #4]
					printf(" command: %s\r\n", str_ptr);
 8000224:	6879      	ldr	r1, [r7, #4]
 8000226:	4820      	ldr	r0, [pc, #128]	; (80002a8 <main+0x10c>)
 8000228:	f008 fe1a 	bl	8008e60 <iprintf>
					command_parsing(str_ptr);
 800022c:	6878      	ldr	r0, [r7, #4]
 800022e:	f000 fa7b 	bl	8000728 <command_parsing>
				}
				CDC_flag = 0;
 8000232:	4b19      	ldr	r3, [pc, #100]	; (8000298 <main+0xfc>)
 8000234:	2200      	movs	r2, #0
 8000236:	701a      	strb	r2, [r3, #0]
			}

			if (Rxcplt_flag == 1) {
 8000238:	4b1c      	ldr	r3, [pc, #112]	; (80002ac <main+0x110>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	2b01      	cmp	r3, #1
 800023e:	d116      	bne.n	800026e <main+0xd2>
				printf(" Received data: %s\r\n", Rxbuffer);
 8000240:	491b      	ldr	r1, [pc, #108]	; (80002b0 <main+0x114>)
 8000242:	481c      	ldr	r0, [pc, #112]	; (80002b4 <main+0x118>)
 8000244:	f008 fe0c 	bl	8008e60 <iprintf>

				if (Rxbuffer[0] != '\0') {
 8000248:	4b19      	ldr	r3, [pc, #100]	; (80002b0 <main+0x114>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d00b      	beq.n	8000268 <main+0xcc>
					str_ptr = strtok(Rxbuffer, ",");
 8000250:	4914      	ldr	r1, [pc, #80]	; (80002a4 <main+0x108>)
 8000252:	4817      	ldr	r0, [pc, #92]	; (80002b0 <main+0x114>)
 8000254:	f008 feb2 	bl	8008fbc <strtok>
 8000258:	6078      	str	r0, [r7, #4]
					printf(" command: %s\r\n", str_ptr);
 800025a:	6879      	ldr	r1, [r7, #4]
 800025c:	4812      	ldr	r0, [pc, #72]	; (80002a8 <main+0x10c>)
 800025e:	f008 fdff 	bl	8008e60 <iprintf>
					command_parsing(str_ptr);
 8000262:	6878      	ldr	r0, [r7, #4]
 8000264:	f000 fa60 	bl	8000728 <command_parsing>
				}   // end if(Rxbuffer[0] != '\0')
				// buf_index = 0;	move to  void HAL_UART_RxCpltCallback
				Rxcplt_flag = 0;
 8000268:	4b10      	ldr	r3, [pc, #64]	; (80002ac <main+0x110>)
 800026a:	2200      	movs	r2, #0
 800026c:	701a      	strb	r2, [r3, #0]
			}   // end if(Rxcplt_flag == 1)

	/*		if (time_second >= ALIVE_PRIOD)
				check_tablet_alive(3);
	*/
			if (door_check_enable == 1)
 800026e:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <main+0x11c>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	2b01      	cmp	r3, #1
 8000274:	d1c5      	bne.n	8000202 <main+0x66>
				check_door();
 8000276:	f000 fb2b 	bl	80008d0 <check_door>
			if (CDC_flag == 1) {
 800027a:	e7c2      	b.n	8000202 <main+0x66>
 800027c:	2000057c 	.word	0x2000057c
 8000280:	20000608 	.word	0x20000608
 8000284:	20000580 	.word	0x20000580
 8000288:	20000534 	.word	0x20000534
 800028c:	40010800 	.word	0x40010800
 8000290:	0800a4a8 	.word	0x0800a4a8
 8000294:	40011000 	.word	0x40011000
 8000298:	2000021a 	.word	0x2000021a
 800029c:	2000021c 	.word	0x2000021c
 80002a0:	0800a4b4 	.word	0x0800a4b4
 80002a4:	0800a4d0 	.word	0x0800a4d0
 80002a8:	0800a4d4 	.word	0x0800a4d4
 80002ac:	20000219 	.word	0x20000219
 80002b0:	20000280 	.word	0x20000280
 80002b4:	0800a4e4 	.word	0x0800a4e4
 80002b8:	20000300 	.word	0x20000300

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b094      	sub	sp, #80	; 0x50
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002c6:	2228      	movs	r2, #40	; 0x28
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f008 fdc0 	bl	8008e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d0:	f107 0314 	add.w	r3, r7, #20
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ec:	2301      	movs	r3, #1
 80002ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002fa:	2301      	movs	r3, #1
 80002fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fe:	2302      	movs	r3, #2
 8000300:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000306:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000308:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800030c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000312:	4618      	mov	r0, r3
 8000314:	f002 ff4a 	bl	80031ac <HAL_RCC_OscConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800031e:	f000 fd97 	bl	8000e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000322:	230f      	movs	r3, #15
 8000324:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000326:	2302      	movs	r3, #2
 8000328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800032e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000332:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000338:	f107 0314 	add.w	r3, r7, #20
 800033c:	2102      	movs	r1, #2
 800033e:	4618      	mov	r0, r3
 8000340:	f003 f9b4 	bl	80036ac <HAL_RCC_ClockConfig>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800034a:	f000 fd81 	bl	8000e50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800034e:	2310      	movs	r3, #16
 8000350:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000352:	2300      	movs	r3, #0
 8000354:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	4618      	mov	r0, r3
 800035a:	f003 fb79 	bl	8003a50 <HAL_RCCEx_PeriphCLKConfig>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000364:	f000 fd74 	bl	8000e50 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_1);
 8000368:	2200      	movs	r2, #0
 800036a:	f04f 61e0 	mov.w	r1, #117440512	; 0x7000000
 800036e:	2000      	movs	r0, #0
 8000370:	f003 fa86 	bl	8003880 <HAL_RCC_MCOConfig>
}
 8000374:	bf00      	nop
 8000376:	3750      	adds	r7, #80	; 0x50
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}

0800037c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b086      	sub	sp, #24
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000382:	f107 0308 	add.w	r3, r7, #8
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000390:	463b      	mov	r3, r7
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000398:	4b1d      	ldr	r3, [pc, #116]	; (8000410 <MX_TIM3_Init+0x94>)
 800039a:	4a1e      	ldr	r2, [pc, #120]	; (8000414 <MX_TIM3_Init+0x98>)
 800039c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 800039e:	4b1c      	ldr	r3, [pc, #112]	; (8000410 <MX_TIM3_Init+0x94>)
 80003a0:	f242 720f 	movw	r2, #9999	; 0x270f
 80003a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003a6:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <MX_TIM3_Init+0x94>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 719;
 80003ac:	4b18      	ldr	r3, [pc, #96]	; (8000410 <MX_TIM3_Init+0x94>)
 80003ae:	f240 22cf 	movw	r2, #719	; 0x2cf
 80003b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b4:	4b16      	ldr	r3, [pc, #88]	; (8000410 <MX_TIM3_Init+0x94>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <MX_TIM3_Init+0x94>)
 80003bc:	2200      	movs	r2, #0
 80003be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003c0:	4813      	ldr	r0, [pc, #76]	; (8000410 <MX_TIM3_Init+0x94>)
 80003c2:	f003 fbfb 	bl	8003bbc <HAL_TIM_Base_Init>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80003cc:	f000 fd40 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003d6:	f107 0308 	add.w	r3, r7, #8
 80003da:	4619      	mov	r1, r3
 80003dc:	480c      	ldr	r0, [pc, #48]	; (8000410 <MX_TIM3_Init+0x94>)
 80003de:	f003 fd97 	bl	8003f10 <HAL_TIM_ConfigClockSource>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80003e8:	f000 fd32 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ec:	2300      	movs	r3, #0
 80003ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f0:	2300      	movs	r3, #0
 80003f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003f4:	463b      	mov	r3, r7
 80003f6:	4619      	mov	r1, r3
 80003f8:	4805      	ldr	r0, [pc, #20]	; (8000410 <MX_TIM3_Init+0x94>)
 80003fa:	f003 ff69 	bl	80042d0 <HAL_TIMEx_MasterConfigSynchronization>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000404:	f000 fd24 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000408:	bf00      	nop
 800040a:	3718      	adds	r7, #24
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	20000580 	.word	0x20000580
 8000414:	40000400 	.word	0x40000400

08000418 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b086      	sub	sp, #24
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800041e:	f107 0308 	add.w	r3, r7, #8
 8000422:	2200      	movs	r2, #0
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	605a      	str	r2, [r3, #4]
 8000428:	609a      	str	r2, [r3, #8]
 800042a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800042c:	463b      	mov	r3, r7
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000434:	4b1d      	ldr	r3, [pc, #116]	; (80004ac <MX_TIM4_Init+0x94>)
 8000436:	4a1e      	ldr	r2, [pc, #120]	; (80004b0 <MX_TIM4_Init+0x98>)
 8000438:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9999;
 800043a:	4b1c      	ldr	r3, [pc, #112]	; (80004ac <MX_TIM4_Init+0x94>)
 800043c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000440:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000442:	4b1a      	ldr	r3, [pc, #104]	; (80004ac <MX_TIM4_Init+0x94>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8000448:	4b18      	ldr	r3, [pc, #96]	; (80004ac <MX_TIM4_Init+0x94>)
 800044a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800044e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000450:	4b16      	ldr	r3, [pc, #88]	; (80004ac <MX_TIM4_Init+0x94>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000456:	4b15      	ldr	r3, [pc, #84]	; (80004ac <MX_TIM4_Init+0x94>)
 8000458:	2200      	movs	r2, #0
 800045a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800045c:	4813      	ldr	r0, [pc, #76]	; (80004ac <MX_TIM4_Init+0x94>)
 800045e:	f003 fbad 	bl	8003bbc <HAL_TIM_Base_Init>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000468:	f000 fcf2 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800046c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000470:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000472:	f107 0308 	add.w	r3, r7, #8
 8000476:	4619      	mov	r1, r3
 8000478:	480c      	ldr	r0, [pc, #48]	; (80004ac <MX_TIM4_Init+0x94>)
 800047a:	f003 fd49 	bl	8003f10 <HAL_TIM_ConfigClockSource>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000484:	f000 fce4 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000488:	2300      	movs	r3, #0
 800048a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800048c:	2300      	movs	r3, #0
 800048e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000490:	463b      	mov	r3, r7
 8000492:	4619      	mov	r1, r3
 8000494:	4805      	ldr	r0, [pc, #20]	; (80004ac <MX_TIM4_Init+0x94>)
 8000496:	f003 ff1b 	bl	80042d0 <HAL_TIMEx_MasterConfigSynchronization>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80004a0:	f000 fcd6 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80004a4:	bf00      	nop
 80004a6:	3718      	adds	r7, #24
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000534 	.word	0x20000534
 80004b0:	40000800 	.word	0x40000800

080004b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004b8:	4b11      	ldr	r3, [pc, #68]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004ba:	4a12      	ldr	r2, [pc, #72]	; (8000504 <MX_USART1_UART_Init+0x50>)
 80004bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004be:	4b10      	ldr	r3, [pc, #64]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c6:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004cc:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004d2:	4b0b      	ldr	r3, [pc, #44]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004d8:	4b09      	ldr	r3, [pc, #36]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004da:	220c      	movs	r2, #12
 80004dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004de:	4b08      	ldr	r3, [pc, #32]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e4:	4b06      	ldr	r3, [pc, #24]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ea:	4805      	ldr	r0, [pc, #20]	; (8000500 <MX_USART1_UART_Init+0x4c>)
 80004ec:	f003 ff60 	bl	80043b0 <HAL_UART_Init>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004f6:	f000 fcab 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	200005c8 	.word	0x200005c8
 8000504:	40013800 	.word	0x40013800

08000508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800050c:	4b11      	ldr	r3, [pc, #68]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 800050e:	4a12      	ldr	r2, [pc, #72]	; (8000558 <MX_USART2_UART_Init+0x50>)
 8000510:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000512:	4b10      	ldr	r3, [pc, #64]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 8000514:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000518:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800051a:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 8000522:	2200      	movs	r2, #0
 8000524:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000526:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800052c:	4b09      	ldr	r3, [pc, #36]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 800052e:	220c      	movs	r2, #12
 8000530:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000532:	4b08      	ldr	r3, [pc, #32]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 8000534:	2200      	movs	r2, #0
 8000536:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053e:	4805      	ldr	r0, [pc, #20]	; (8000554 <MX_USART2_UART_Init+0x4c>)
 8000540:	f003 ff36 	bl	80043b0 <HAL_UART_Init>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800054a:	f000 fc81 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	20000608 	.word	0x20000608
 8000558:	40004400 	.word	0x40004400

0800055c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b088      	sub	sp, #32
 8000560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000562:	f107 0310 	add.w	r3, r7, #16
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
 800056e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000570:	4b68      	ldr	r3, [pc, #416]	; (8000714 <MX_GPIO_Init+0x1b8>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4a67      	ldr	r2, [pc, #412]	; (8000714 <MX_GPIO_Init+0x1b8>)
 8000576:	f043 0310 	orr.w	r3, r3, #16
 800057a:	6193      	str	r3, [r2, #24]
 800057c:	4b65      	ldr	r3, [pc, #404]	; (8000714 <MX_GPIO_Init+0x1b8>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f003 0310 	and.w	r3, r3, #16
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000588:	4b62      	ldr	r3, [pc, #392]	; (8000714 <MX_GPIO_Init+0x1b8>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	4a61      	ldr	r2, [pc, #388]	; (8000714 <MX_GPIO_Init+0x1b8>)
 800058e:	f043 0320 	orr.w	r3, r3, #32
 8000592:	6193      	str	r3, [r2, #24]
 8000594:	4b5f      	ldr	r3, [pc, #380]	; (8000714 <MX_GPIO_Init+0x1b8>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	f003 0320 	and.w	r3, r3, #32
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a0:	4b5c      	ldr	r3, [pc, #368]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a5b      	ldr	r2, [pc, #364]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005a6:	f043 0304 	orr.w	r3, r3, #4
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b59      	ldr	r3, [pc, #356]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0304 	and.w	r3, r3, #4
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b8:	4b56      	ldr	r3, [pc, #344]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	4a55      	ldr	r2, [pc, #340]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005be:	f043 0308 	orr.w	r3, r3, #8
 80005c2:	6193      	str	r3, [r2, #24]
 80005c4:	4b53      	ldr	r3, [pc, #332]	; (8000714 <MX_GPIO_Init+0x1b8>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	f003 0308 	and.w	r3, r3, #8
 80005cc:	603b      	str	r3, [r7, #0]
 80005ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|CUT_12VOUT_Pin|LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 5162 	mov.w	r1, #14464	; 0x3880
 80005d6:	4850      	ldr	r0, [pc, #320]	; (8000718 <MX_GPIO_Init+0x1bc>)
 80005d8:	f001 fa25 	bl	8001a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AC_M_ON_Pin|AC_M_FWD_Pin|EN2_Pin|DIR2_Pin
 80005dc:	2200      	movs	r2, #0
 80005de:	21e3      	movs	r1, #227	; 0xe3
 80005e0:	484e      	ldr	r0, [pc, #312]	; (800071c <MX_GPIO_Init+0x1c0>)
 80005e2:	f001 fa20 	bl	8001a26 <HAL_GPIO_WritePin>
                          |PUL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR1_Pin|PUL1_Pin|SOL_LOCK1_Pin|SOL_LOCK2_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	f44f 61e2 	mov.w	r1, #1808	; 0x710
 80005ec:	484c      	ldr	r0, [pc, #304]	; (8000720 <MX_GPIO_Init+0x1c4>)
 80005ee:	f001 fa1a 	bl	8001a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin CUT_12VOUT_Pin LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|CUT_12VOUT_Pin|LED3_Pin|LED2_Pin;
 80005f2:	f44f 5362 	mov.w	r3, #14464	; 0x3880
 80005f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	2301      	movs	r3, #1
 80005fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000600:	2302      	movs	r3, #2
 8000602:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000604:	f107 0310 	add.w	r3, r7, #16
 8000608:	4619      	mov	r1, r3
 800060a:	4843      	ldr	r0, [pc, #268]	; (8000718 <MX_GPIO_Init+0x1bc>)
 800060c:	f001 f870 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AC_M_ON_Pin AC_M_FWD_Pin */
  GPIO_InitStruct.Pin = AC_M_ON_Pin|AC_M_FWD_Pin;
 8000610:	2303      	movs	r3, #3
 8000612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000614:	2301      	movs	r3, #1
 8000616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000618:	2301      	movs	r3, #1
 800061a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	2302      	movs	r3, #2
 800061e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	483d      	ldr	r0, [pc, #244]	; (800071c <MX_GPIO_Init+0x1c0>)
 8000628:	f001 f862 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN2_Pin */
  GPIO_InitStruct.Pin = EN2_Pin;
 800062c:	2320      	movs	r3, #32
 800062e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000630:	2311      	movs	r3, #17
 8000632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2302      	movs	r3, #2
 800063a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN2_GPIO_Port, &GPIO_InitStruct);
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	4619      	mov	r1, r3
 8000642:	4836      	ldr	r0, [pc, #216]	; (800071c <MX_GPIO_Init+0x1c0>)
 8000644:	f001 f854 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR2_Pin PUL2_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin|PUL2_Pin;
 8000648:	23c0      	movs	r3, #192	; 0xc0
 800064a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800064c:	2311      	movs	r3, #17
 800064e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000654:	2303      	movs	r3, #3
 8000656:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	4619      	mov	r1, r3
 800065e:	482f      	ldr	r0, [pc, #188]	; (800071c <MX_GPIO_Init+0x1c0>)
 8000660:	f001 f846 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_Pin PUL1_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|PUL1_Pin;
 8000664:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8000668:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800066a:	2311      	movs	r3, #17
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000672:	2303      	movs	r3, #3
 8000674:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000676:	f107 0310 	add.w	r3, r7, #16
 800067a:	4619      	mov	r1, r3
 800067c:	4828      	ldr	r0, [pc, #160]	; (8000720 <MX_GPIO_Init+0x1c4>)
 800067e:	f001 f837 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000682:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000686:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000688:	2302      	movs	r3, #2
 800068a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	4821      	ldr	r0, [pc, #132]	; (800071c <MX_GPIO_Init+0x1c0>)
 8000698:	f001 f82a 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EI3_BLIMIT_Pin EI5_TLIMIT_Pin */
  GPIO_InitStruct.Pin = EI3_BLIMIT_Pin|EI5_TLIMIT_Pin;
 800069c:	2328      	movs	r3, #40	; 0x28
 800069e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	4b20      	ldr	r3, [pc, #128]	; (8000724 <MX_GPIO_Init+0x1c8>)
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	4619      	mov	r1, r3
 80006ae:	481c      	ldr	r0, [pc, #112]	; (8000720 <MX_GPIO_Init+0x1c4>)
 80006b0:	f001 f81e 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DOOR_Pin */
  GPIO_InitStruct.Pin = DOOR_Pin;
 80006b4:	2340      	movs	r3, #64	; 0x40
 80006b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DOOR_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 0310 	add.w	r3, r7, #16
 80006c4:	4619      	mov	r1, r3
 80006c6:	4816      	ldr	r0, [pc, #88]	; (8000720 <MX_GPIO_Init+0x1c4>)
 80006c8:	f001 f812 	bl	80016f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SOL_LOCK1_Pin SOL_LOCK2_Pin */
  GPIO_InitStruct.Pin = SOL_LOCK1_Pin|SOL_LOCK2_Pin;
 80006cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d2:	2301      	movs	r3, #1
 80006d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006da:	2302      	movs	r3, #2
 80006dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006de:	f107 0310 	add.w	r3, r7, #16
 80006e2:	4619      	mov	r1, r3
 80006e4:	480e      	ldr	r0, [pc, #56]	; (8000720 <MX_GPIO_Init+0x1c4>)
 80006e6:	f001 f803 	bl	80016f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	2009      	movs	r0, #9
 80006f0:	f000 ff51 	bl	8001596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80006f4:	2009      	movs	r0, #9
 80006f6:	f000 ff6a 	bl	80015ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	2017      	movs	r0, #23
 8000700:	f000 ff49 	bl	8001596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000704:	2017      	movs	r0, #23
 8000706:	f000 ff62 	bl	80015ce <HAL_NVIC_EnableIRQ>

}
 800070a:	bf00      	nop
 800070c:	3720      	adds	r7, #32
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	40011000 	.word	0x40011000
 800071c:	40010800 	.word	0x40010800
 8000720:	40010c00 	.word	0x40010c00
 8000724:	10210000 	.word	0x10210000

08000728 <command_parsing>:

/* USER CODE BEGIN 4 */
void command_parsing(char *str_ptr) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]

	if (!strcmp(str_ptr, "OK")) {
 8000730:	4953      	ldr	r1, [pc, #332]	; (8000880 <command_parsing+0x158>)
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff fd0a 	bl	800014c <strcmp>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d10e      	bne.n	800075c <command_parsing+0x34>
		printf(" OK signal received\r\n");
 800073e:	4851      	ldr	r0, [pc, #324]	; (8000884 <command_parsing+0x15c>)
 8000740:	f008 fc14 	bl	8008f6c <puts>
		str_ptr = strtok(NULL, ",");
 8000744:	4950      	ldr	r1, [pc, #320]	; (8000888 <command_parsing+0x160>)
 8000746:	2000      	movs	r0, #0
 8000748:	f008 fc38 	bl	8008fbc <strtok>
 800074c:	6078      	str	r0, [r7, #4]
		PAD_boot_flag = 1;
 800074e:	4b4f      	ldr	r3, [pc, #316]	; (800088c <command_parsing+0x164>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
		alive_call_fail = 0;
 8000754:	4b4e      	ldr	r3, [pc, #312]	; (8000890 <command_parsing+0x168>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
			Rfid_Scanning(atoi(str_ptr));

			Report_to_Server(REPORT_CMD);
		}
	}
}
 800075a:	e08c      	b.n	8000876 <command_parsing+0x14e>
	} else if (!strcmp(str_ptr, "BR")) {
 800075c:	494d      	ldr	r1, [pc, #308]	; (8000894 <command_parsing+0x16c>)
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff fcf4 	bl	800014c <strcmp>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d10b      	bne.n	8000782 <command_parsing+0x5a>
		printf(" Board Read\r\n");
 800076a:	484b      	ldr	r0, [pc, #300]	; (8000898 <command_parsing+0x170>)
 800076c:	f008 fbfe 	bl	8008f6c <puts>
		str_ptr = strtok(NULL, ",");
 8000770:	4945      	ldr	r1, [pc, #276]	; (8000888 <command_parsing+0x160>)
 8000772:	2000      	movs	r0, #0
 8000774:	f008 fc22 	bl	8008fbc <strtok>
 8000778:	6078      	str	r0, [r7, #4]
		Report_to_Server(REPORT_CMD);
 800077a:	2000      	movs	r0, #0
 800077c:	f000 f924 	bl	80009c8 <Report_to_Server>
}
 8000780:	e079      	b.n	8000876 <command_parsing+0x14e>
	} else if (!strcmp(str_ptr, "UD")) {
 8000782:	4946      	ldr	r1, [pc, #280]	; (800089c <command_parsing+0x174>)
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f7ff fce1 	bl	800014c <strcmp>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d123      	bne.n	80007d8 <command_parsing+0xb0>
		printf(" Unlock Door\r\n");
 8000790:	4843      	ldr	r0, [pc, #268]	; (80008a0 <command_parsing+0x178>)
 8000792:	f008 fbeb 	bl	8008f6c <puts>
		str_ptr = strtok(NULL, ",");
 8000796:	493c      	ldr	r1, [pc, #240]	; (8000888 <command_parsing+0x160>)
 8000798:	2000      	movs	r0, #0
 800079a:	f008 fc0f 	bl	8008fbc <strtok>
 800079e:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(SOL_LOCK1_GPIO_Port, SOL_LOCK1_Pin, GPIO_PIN_SET);  // unlock SOL_LOCK1
 80007a0:	2201      	movs	r2, #1
 80007a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007a6:	483f      	ldr	r0, [pc, #252]	; (80008a4 <command_parsing+0x17c>)
 80007a8:	f001 f93d 	bl	8001a26 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(SOL_LOCK2_GPIO_Port, SOL_LOCK2_Pin, GPIO_PIN_SET);  // unlock SOL_LOCK2
 80007ac:	2201      	movs	r2, #1
 80007ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007b2:	483c      	ldr	r0, [pc, #240]	; (80008a4 <command_parsing+0x17c>)
 80007b4:	f001 f937 	bl	8001a26 <HAL_GPIO_WritePin>
		strcpy(Bstate.lock, "0,");  // 占쏙옙占쏙옙 占쏙옙占쏙옙
 80007b8:	4b3b      	ldr	r3, [pc, #236]	; (80008a8 <command_parsing+0x180>)
 80007ba:	4a3c      	ldr	r2, [pc, #240]	; (80008ac <command_parsing+0x184>)
 80007bc:	8811      	ldrh	r1, [r2, #0]
 80007be:	7892      	ldrb	r2, [r2, #2]
 80007c0:	8019      	strh	r1, [r3, #0]
 80007c2:	709a      	strb	r2, [r3, #2]
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);  // LED2 Off
 80007c4:	2201      	movs	r2, #1
 80007c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007ca:	4839      	ldr	r0, [pc, #228]	; (80008b0 <command_parsing+0x188>)
 80007cc:	f001 f92b 	bl	8001a26 <HAL_GPIO_WritePin>
		Report_to_Server(REPORT_CMD);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f000 f8f9 	bl	80009c8 <Report_to_Server>
}
 80007d6:	e04e      	b.n	8000876 <command_parsing+0x14e>
	} else if (!strcmp(str_ptr, "LD")) {
 80007d8:	4936      	ldr	r1, [pc, #216]	; (80008b4 <command_parsing+0x18c>)
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f7ff fcb6 	bl	800014c <strcmp>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d123      	bne.n	800082e <command_parsing+0x106>
		printf(" Lock Door\r\n");
 80007e6:	4834      	ldr	r0, [pc, #208]	; (80008b8 <command_parsing+0x190>)
 80007e8:	f008 fbc0 	bl	8008f6c <puts>
		str_ptr = strtok(NULL, ",");
 80007ec:	4926      	ldr	r1, [pc, #152]	; (8000888 <command_parsing+0x160>)
 80007ee:	2000      	movs	r0, #0
 80007f0:	f008 fbe4 	bl	8008fbc <strtok>
 80007f4:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(SOL_LOCK1_GPIO_Port, SOL_LOCK1_Pin, GPIO_PIN_RESET);  // lock SOL_LOCK1
 80007f6:	2200      	movs	r2, #0
 80007f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007fc:	4829      	ldr	r0, [pc, #164]	; (80008a4 <command_parsing+0x17c>)
 80007fe:	f001 f912 	bl	8001a26 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(SOL_LOCK2_GPIO_Port, SOL_LOCK2_Pin, GPIO_PIN_RESET);  // lock SOL_LOCK2
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000808:	4826      	ldr	r0, [pc, #152]	; (80008a4 <command_parsing+0x17c>)
 800080a:	f001 f90c 	bl	8001a26 <HAL_GPIO_WritePin>
		strcpy(Bstate.lock, "1,");  // 占쏙옙占쏙옙 占쏙옙占쏙옙
 800080e:	4b26      	ldr	r3, [pc, #152]	; (80008a8 <command_parsing+0x180>)
 8000810:	4a2a      	ldr	r2, [pc, #168]	; (80008bc <command_parsing+0x194>)
 8000812:	8811      	ldrh	r1, [r2, #0]
 8000814:	7892      	ldrb	r2, [r2, #2]
 8000816:	8019      	strh	r1, [r3, #0]
 8000818:	709a      	strb	r2, [r3, #2]
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);	// LED2 On
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000820:	4823      	ldr	r0, [pc, #140]	; (80008b0 <command_parsing+0x188>)
 8000822:	f001 f900 	bl	8001a26 <HAL_GPIO_WritePin>
		Report_to_Server(REPORT_CMD);
 8000826:	2000      	movs	r0, #0
 8000828:	f000 f8ce 	bl	80009c8 <Report_to_Server>
}
 800082c:	e023      	b.n	8000876 <command_parsing+0x14e>
	} else if (!strcmp(str_ptr, "RS")) {
 800082e:	4924      	ldr	r1, [pc, #144]	; (80008c0 <command_parsing+0x198>)
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f7ff fc8b 	bl	800014c <strcmp>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d11c      	bne.n	8000876 <command_parsing+0x14e>
		printf(" RFID Scanning\r\n");
 800083c:	4821      	ldr	r0, [pc, #132]	; (80008c4 <command_parsing+0x19c>)
 800083e:	f008 fb95 	bl	8008f6c <puts>
		str_ptr = strtok(NULL, ",");
 8000842:	4911      	ldr	r1, [pc, #68]	; (8000888 <command_parsing+0x160>)
 8000844:	2000      	movs	r0, #0
 8000846:	f008 fbb9 	bl	8008fbc <strtok>
 800084a:	6078      	str	r0, [r7, #4]
		if (str_ptr == '\0') {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d103      	bne.n	800085a <command_parsing+0x132>
			printf(" need more parameter!\r\n");
 8000852:	481d      	ldr	r0, [pc, #116]	; (80008c8 <command_parsing+0x1a0>)
 8000854:	f008 fb8a 	bl	8008f6c <puts>
}
 8000858:	e00d      	b.n	8000876 <command_parsing+0x14e>
			printf(" speed:%s\r\n", str_ptr);
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	481b      	ldr	r0, [pc, #108]	; (80008cc <command_parsing+0x1a4>)
 800085e:	f008 faff 	bl	8008e60 <iprintf>
			Rfid_Scanning(atoi(str_ptr));
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f008 fac6 	bl	8008df4 <atoi>
 8000868:	4603      	mov	r3, r0
 800086a:	4618      	mov	r0, r3
 800086c:	f000 f95e 	bl	8000b2c <Rfid_Scanning>
			Report_to_Server(REPORT_CMD);
 8000870:	2000      	movs	r0, #0
 8000872:	f000 f8a9 	bl	80009c8 <Report_to_Server>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	0800a4fc 	.word	0x0800a4fc
 8000884:	0800a500 	.word	0x0800a500
 8000888:	0800a4d0 	.word	0x0800a4d0
 800088c:	2000021b 	.word	0x2000021b
 8000890:	200002f0 	.word	0x200002f0
 8000894:	0800a518 	.word	0x0800a518
 8000898:	0800a51c 	.word	0x0800a51c
 800089c:	0800a52c 	.word	0x0800a52c
 80008a0:	0800a530 	.word	0x0800a530
 80008a4:	40010c00 	.word	0x40010c00
 80008a8:	2000000a 	.word	0x2000000a
 80008ac:	0800a540 	.word	0x0800a540
 80008b0:	40011000 	.word	0x40011000
 80008b4:	0800a544 	.word	0x0800a544
 80008b8:	0800a548 	.word	0x0800a548
 80008bc:	0800a554 	.word	0x0800a554
 80008c0:	0800a558 	.word	0x0800a558
 80008c4:	0800a55c 	.word	0x0800a55c
 80008c8:	0800a56c 	.word	0x0800a56c
 80008cc:	0800a584 	.word	0x0800a584

080008d0 <check_door>:

void check_door(void) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	door_check_enable = 0;
 80008d4:	4b31      	ldr	r3, [pc, #196]	; (800099c <check_door+0xcc>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]

	if (HAL_GPIO_ReadPin(DOOR_GPIO_Port, DOOR_Pin) == GPIO_PIN_SET)
 80008da:	2140      	movs	r1, #64	; 0x40
 80008dc:	4830      	ldr	r0, [pc, #192]	; (80009a0 <check_door+0xd0>)
 80008de:	f001 f88b 	bl	80019f8 <HAL_GPIO_ReadPin>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d105      	bne.n	80008f4 <check_door+0x24>
		open_check++;   // open
 80008e8:	4b2e      	ldr	r3, [pc, #184]	; (80009a4 <check_door+0xd4>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	4a2d      	ldr	r2, [pc, #180]	; (80009a4 <check_door+0xd4>)
 80008f0:	6013      	str	r3, [r2, #0]
 80008f2:	e004      	b.n	80008fe <check_door+0x2e>
	else
		close_check++;  // close
 80008f4:	4b2c      	ldr	r3, [pc, #176]	; (80009a8 <check_door+0xd8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	3301      	adds	r3, #1
 80008fa:	4a2b      	ldr	r2, [pc, #172]	; (80009a8 <check_door+0xd8>)
 80008fc:	6013      	str	r3, [r2, #0]

	if (door_check > 3) {  // 5 times when door_check is 0,1,2,3,4
 80008fe:	4b2b      	ldr	r3, [pc, #172]	; (80009ac <check_door+0xdc>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b03      	cmp	r3, #3
 8000904:	dd43      	ble.n	800098e <check_door+0xbe>
		if (open_check > 3) { // open
 8000906:	4b27      	ldr	r3, [pc, #156]	; (80009a4 <check_door+0xd4>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b03      	cmp	r3, #3
 800090c:	dd18      	ble.n	8000940 <check_door+0x70>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000914:	4826      	ldr	r0, [pc, #152]	; (80009b0 <check_door+0xe0>)
 8000916:	f001 f886 	bl	8001a26 <HAL_GPIO_WritePin>
			if (!strcmp(Bstate.door, "1,")) {    // "1," == closed
 800091a:	4926      	ldr	r1, [pc, #152]	; (80009b4 <check_door+0xe4>)
 800091c:	4826      	ldr	r0, [pc, #152]	; (80009b8 <check_door+0xe8>)
 800091e:	f7ff fc15 	bl	800014c <strcmp>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d10b      	bne.n	8000940 <check_door+0x70>
				strcpy(Bstate.door, "0,");
 8000928:	4b23      	ldr	r3, [pc, #140]	; (80009b8 <check_door+0xe8>)
 800092a:	4a24      	ldr	r2, [pc, #144]	; (80009bc <check_door+0xec>)
 800092c:	8811      	ldrh	r1, [r2, #0]
 800092e:	7892      	ldrb	r2, [r2, #2]
 8000930:	8019      	strh	r1, [r3, #0]
 8000932:	709a      	strb	r2, [r3, #2]
				Report_to_Server(REPORT_DOOR);
 8000934:	2001      	movs	r0, #1
 8000936:	f000 f847 	bl	80009c8 <Report_to_Server>
				printf(" Door is opened!\r\n");
 800093a:	4821      	ldr	r0, [pc, #132]	; (80009c0 <check_door+0xf0>)
 800093c:	f008 fb16 	bl	8008f6c <puts>
			}
		}
		if (close_check > 3) {  //close
 8000940:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <check_door+0xd8>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b03      	cmp	r3, #3
 8000946:	dd18      	ble.n	800097a <check_door+0xaa>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094e:	4818      	ldr	r0, [pc, #96]	; (80009b0 <check_door+0xe0>)
 8000950:	f001 f869 	bl	8001a26 <HAL_GPIO_WritePin>
			if (!strcmp(Bstate.door, "0,")) {	// "0," == opened
 8000954:	4919      	ldr	r1, [pc, #100]	; (80009bc <check_door+0xec>)
 8000956:	4818      	ldr	r0, [pc, #96]	; (80009b8 <check_door+0xe8>)
 8000958:	f7ff fbf8 	bl	800014c <strcmp>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d10b      	bne.n	800097a <check_door+0xaa>
				strcpy(Bstate.door, "1,");
 8000962:	4b15      	ldr	r3, [pc, #84]	; (80009b8 <check_door+0xe8>)
 8000964:	4a13      	ldr	r2, [pc, #76]	; (80009b4 <check_door+0xe4>)
 8000966:	8811      	ldrh	r1, [r2, #0]
 8000968:	7892      	ldrb	r2, [r2, #2]
 800096a:	8019      	strh	r1, [r3, #0]
 800096c:	709a      	strb	r2, [r3, #2]
				Report_to_Server(REPORT_DOOR);
 800096e:	2001      	movs	r0, #1
 8000970:	f000 f82a 	bl	80009c8 <Report_to_Server>
				printf(" Door is closed!\r\n");
 8000974:	4813      	ldr	r0, [pc, #76]	; (80009c4 <check_door+0xf4>)
 8000976:	f008 faf9 	bl	8008f6c <puts>
			}
		}
		door_check = 0;
 800097a:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <check_door+0xdc>)
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
		open_check = 0;
 8000980:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <check_door+0xd4>)
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
		close_check = 0;
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <check_door+0xd8>)
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]

	} else
		door_check++;

}
 800098c:	e004      	b.n	8000998 <check_door+0xc8>
		door_check++;
 800098e:	4b07      	ldr	r3, [pc, #28]	; (80009ac <check_door+0xdc>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3301      	adds	r3, #1
 8000994:	4a05      	ldr	r2, [pc, #20]	; (80009ac <check_door+0xdc>)
 8000996:	6013      	str	r3, [r2, #0]
}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}
 800099c:	20000300 	.word	0x20000300
 80009a0:	40010c00 	.word	0x40010c00
 80009a4:	200002f8 	.word	0x200002f8
 80009a8:	200002f4 	.word	0x200002f4
 80009ac:	200002fc 	.word	0x200002fc
 80009b0:	40011000 	.word	0x40011000
 80009b4:	0800a554 	.word	0x0800a554
 80009b8:	20000005 	.word	0x20000005
 80009bc:	0800a540 	.word	0x0800a540
 80009c0:	0800a590 	.word	0x0800a590
 80009c4:	0800a5a4 	.word	0x0800a5a4

080009c8 <Report_to_Server>:
		alive_call_fail = 0;
		PAD_boot_flag = 0;
	}
}

void Report_to_Server(int report_path) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	; 0x28
 80009cc:	af04      	add	r7, sp, #16
 80009ce:	6078      	str	r0, [r7, #4]
	int total = 0, sum = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < 3; i++)
 80009d8:	2300      	movs	r3, #0
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	e00a      	b.n	80009f4 <Report_to_Server+0x2c>
		sum += Bstate.cmd[i];
 80009de:	4a48      	ldr	r2, [pc, #288]	; (8000b00 <Report_to_Server+0x138>)
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	4413      	add	r3, r2
 80009ec:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++)
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	3301      	adds	r3, #1
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	ddf1      	ble.n	80009de <Report_to_Server+0x16>

	for (int i = 0; i < 2; i++) {
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	e01d      	b.n	8000a3c <Report_to_Server+0x74>
		sum += Bstate.door[i];
 8000a00:	4a3f      	ldr	r2, [pc, #252]	; (8000b00 <Report_to_Server+0x138>)
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	4413      	add	r3, r2
 8000a06:	3305      	adds	r3, #5
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	4413      	add	r3, r2
 8000a10:	617b      	str	r3, [r7, #20]
		sum += Bstate.lock[i];
 8000a12:	4a3b      	ldr	r2, [pc, #236]	; (8000b00 <Report_to_Server+0x138>)
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4413      	add	r3, r2
 8000a18:	330a      	adds	r3, #10
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	4413      	add	r3, r2
 8000a22:	617b      	str	r3, [r7, #20]
		sum += Bstate.scan[i];
 8000a24:	4a36      	ldr	r2, [pc, #216]	; (8000b00 <Report_to_Server+0x138>)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	4413      	add	r3, r2
 8000a2a:	330f      	adds	r3, #15
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	461a      	mov	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	4413      	add	r3, r2
 8000a34:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 2; i++) {
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	ddde      	ble.n	8000a00 <Report_to_Server+0x38>
	}
	sum += Bstate.end[0];
 8000a42:	4b2f      	ldr	r3, [pc, #188]	; (8000b00 <Report_to_Server+0x138>)
 8000a44:	7d1b      	ldrb	r3, [r3, #20]
 8000a46:	461a      	mov	r2, r3
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	617b      	str	r3, [r7, #20]
	total = sum;
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	60bb      	str	r3, [r7, #8]
	total = total & 0xff;
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	60bb      	str	r3, [r7, #8]
	total = ~total + 1;
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	425b      	negs	r3, r3
 8000a5c:	60bb      	str	r3, [r7, #8]

	sprintf(Txbuffer, "%s%s%s%s%s", Bstate.cmd, Bstate.door, Bstate.lock, Bstate.scan, Bstate.end);
 8000a5e:	4b29      	ldr	r3, [pc, #164]	; (8000b04 <Report_to_Server+0x13c>)
 8000a60:	9302      	str	r3, [sp, #8]
 8000a62:	4b29      	ldr	r3, [pc, #164]	; (8000b08 <Report_to_Server+0x140>)
 8000a64:	9301      	str	r3, [sp, #4]
 8000a66:	4b29      	ldr	r3, [pc, #164]	; (8000b0c <Report_to_Server+0x144>)
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <Report_to_Server+0x148>)
 8000a6c:	4a24      	ldr	r2, [pc, #144]	; (8000b00 <Report_to_Server+0x138>)
 8000a6e:	4929      	ldr	r1, [pc, #164]	; (8000b14 <Report_to_Server+0x14c>)
 8000a70:	4829      	ldr	r0, [pc, #164]	; (8000b18 <Report_to_Server+0x150>)
 8000a72:	f008 fa83 	bl	8008f7c <siprintf>
	printf(" Txbuffer: %s\r\n", Txbuffer);
 8000a76:	4928      	ldr	r1, [pc, #160]	; (8000b18 <Report_to_Server+0x150>)
 8000a78:	4828      	ldr	r0, [pc, #160]	; (8000b1c <Report_to_Server+0x154>)
 8000a7a:	f008 f9f1 	bl	8008e60 <iprintf>

	Txbuffer[10] = total;	//checksum by psh
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	4b25      	ldr	r3, [pc, #148]	; (8000b18 <Report_to_Server+0x150>)
 8000a84:	729a      	strb	r2, [r3, #10]


	if (report_path == REPORT_CMD) {
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d11d      	bne.n	8000ac8 <Report_to_Server+0x100>
		if (Rxcplt_flag == 1) {
 8000a8c:	4b24      	ldr	r3, [pc, #144]	; (8000b20 <Report_to_Server+0x158>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d10b      	bne.n	8000aac <Report_to_Server+0xe4>
			HAL_UART_Transmit(&COMMPORT, (uint8_t*) Txbuffer, (uint16_t) strlen(Txbuffer), 0xFFFFFFFF);
 8000a94:	4820      	ldr	r0, [pc, #128]	; (8000b18 <Report_to_Server+0x150>)
 8000a96:	f7ff fb63 	bl	8000160 <strlen>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa2:	491d      	ldr	r1, [pc, #116]	; (8000b18 <Report_to_Server+0x150>)
 8000aa4:	481f      	ldr	r0, [pc, #124]	; (8000b24 <Report_to_Server+0x15c>)
 8000aa6:	f003 fcd0 	bl	800444a <HAL_UART_Transmit>
	 } else if(report_path == REPORT_DOOR) {
	 CDC_Transmit_FS((uint8_t*) Txbuffer, (uint16_t)strlen(Txbuffer));
	 HAL_UART_Transmit(&COMMPORT, (uint8_t *)Txbuffer, (uint16_t)strlen(Txbuffer), 0xFFFFFFFF);
	 }
	 */
}
 8000aaa:	e024      	b.n	8000af6 <Report_to_Server+0x12e>
		} else if (CDC_flag == 1) {
 8000aac:	4b1e      	ldr	r3, [pc, #120]	; (8000b28 <Report_to_Server+0x160>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d120      	bne.n	8000af6 <Report_to_Server+0x12e>
			CDC_Transmit_FS((uint8_t*) Txbuffer, (uint16_t) strlen(Txbuffer));
 8000ab4:	4818      	ldr	r0, [pc, #96]	; (8000b18 <Report_to_Server+0x150>)
 8000ab6:	f7ff fb53 	bl	8000160 <strlen>
 8000aba:	4603      	mov	r3, r0
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4815      	ldr	r0, [pc, #84]	; (8000b18 <Report_to_Server+0x150>)
 8000ac2:	f007 fdb9 	bl	8008638 <CDC_Transmit_FS>
}
 8000ac6:	e016      	b.n	8000af6 <Report_to_Server+0x12e>
	} else if (report_path == REPORT_DOOR) {
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d113      	bne.n	8000af6 <Report_to_Server+0x12e>
		CDC_Transmit_FS((uint8_t*) Txbuffer, (uint16_t) strlen(Txbuffer));
 8000ace:	4812      	ldr	r0, [pc, #72]	; (8000b18 <Report_to_Server+0x150>)
 8000ad0:	f7ff fb46 	bl	8000160 <strlen>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480f      	ldr	r0, [pc, #60]	; (8000b18 <Report_to_Server+0x150>)
 8000adc:	f007 fdac 	bl	8008638 <CDC_Transmit_FS>
		HAL_UART_Transmit(&COMMPORT, (uint8_t*) Txbuffer, (uint16_t) strlen(Txbuffer), 0xFFFFFFFF);
 8000ae0:	480d      	ldr	r0, [pc, #52]	; (8000b18 <Report_to_Server+0x150>)
 8000ae2:	f7ff fb3d 	bl	8000160 <strlen>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	f04f 33ff 	mov.w	r3, #4294967295
 8000aee:	490a      	ldr	r1, [pc, #40]	; (8000b18 <Report_to_Server+0x150>)
 8000af0:	480c      	ldr	r0, [pc, #48]	; (8000b24 <Report_to_Server+0x15c>)
 8000af2:	f003 fcaa 	bl	800444a <HAL_UART_Transmit>
}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000000 	.word	0x20000000
 8000b04:	20000014 	.word	0x20000014
 8000b08:	2000000f 	.word	0x2000000f
 8000b0c:	2000000a 	.word	0x2000000a
 8000b10:	20000005 	.word	0x20000005
 8000b14:	0800a5f0 	.word	0x0800a5f0
 8000b18:	200002e4 	.word	0x200002e4
 8000b1c:	0800a5fc 	.word	0x0800a5fc
 8000b20:	20000219 	.word	0x20000219
 8000b24:	20000608 	.word	0x20000608
 8000b28:	2000021a 	.word	0x2000021a

08000b2c <Rfid_Scanning>:

void Rfid_Scanning(int speed) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
	// uint8_t i = 0;

	printf(" scanning...... \r\n");
 8000b34:	4886      	ldr	r0, [pc, #536]	; (8000d50 <Rfid_Scanning+0x224>)
 8000b36:	f008 fa19 	bl	8008f6c <puts>

	strcpy(Bstate.scan, "1,");
 8000b3a:	4b86      	ldr	r3, [pc, #536]	; (8000d54 <Rfid_Scanning+0x228>)
 8000b3c:	4a86      	ldr	r2, [pc, #536]	; (8000d58 <Rfid_Scanning+0x22c>)
 8000b3e:	8811      	ldrh	r1, [r2, #0]
 8000b40:	7892      	ldrb	r2, [r2, #2]
 8000b42:	8019      	strh	r1, [r3, #0]
 8000b44:	709a      	strb	r2, [r3, #2]
	Report_to_Server(REPORT_CMD);
 8000b46:	2000      	movs	r0, #0
 8000b48:	f7ff ff3e 	bl	80009c8 <Report_to_Server>


	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);		// SCAN LED ON
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b52:	4882      	ldr	r0, [pc, #520]	; (8000d5c <Rfid_Scanning+0x230>)
 8000b54:	f000 ff67 	bl	8001a26 <HAL_GPIO_WritePin>


	if(speed != 0) {  // first normal scanning
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d05a      	beq.n	8000c14 <Rfid_Scanning+0xe8>

		HAL_Delay(2000);		// wait 2s for operating RFID Reader
 8000b5e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b62:	f000 fc1d 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_RESET);	// CW(UP) direction
 8000b66:	2200      	movs	r2, #0
 8000b68:	2102      	movs	r1, #2
 8000b6a:	487d      	ldr	r0, [pc, #500]	; (8000d60 <Rfid_Scanning+0x234>)
 8000b6c:	f000 ff5b 	bl	8001a26 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000b70:	200a      	movs	r0, #10
 8000b72:	f000 fc15 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000b76:	2200      	movs	r2, #0
 8000b78:	2101      	movs	r1, #1
 8000b7a:	4879      	ldr	r0, [pc, #484]	; (8000d60 <Rfid_Scanning+0x234>)
 8000b7c:	f000 ff53 	bl	8001a26 <HAL_GPIO_WritePin>
		while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000b80:	bf00      	nop
 8000b82:	2120      	movs	r1, #32
 8000b84:	4877      	ldr	r0, [pc, #476]	; (8000d64 <Rfid_Scanning+0x238>)
 8000b86:	f000 ff37 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d0f8      	beq.n	8000b82 <Rfid_Scanning+0x56>


		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000b90:	2201      	movs	r2, #1
 8000b92:	2101      	movs	r1, #1
 8000b94:	4872      	ldr	r0, [pc, #456]	; (8000d60 <Rfid_Scanning+0x234>)
 8000b96:	f000 ff46 	bl	8001a26 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000b9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b9e:	f000 fbff 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	486e      	ldr	r0, [pc, #440]	; (8000d60 <Rfid_Scanning+0x234>)
 8000ba8:	f000 ff3d 	bl	8001a26 <HAL_GPIO_WritePin>
		while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000bac:	bf00      	nop
 8000bae:	2120      	movs	r1, #32
 8000bb0:	486c      	ldr	r0, [pc, #432]	; (8000d64 <Rfid_Scanning+0x238>)
 8000bb2:	f000 ff21 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d0f8      	beq.n	8000bae <Rfid_Scanning+0x82>


		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	4867      	ldr	r0, [pc, #412]	; (8000d60 <Rfid_Scanning+0x234>)
 8000bc2:	f000 ff30 	bl	8001a26 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000bc6:	200a      	movs	r0, #10
 8000bc8:	f000 fbea 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_SET);	// CCW(DOWN) direction
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2102      	movs	r1, #2
 8000bd0:	4863      	ldr	r0, [pc, #396]	; (8000d60 <Rfid_Scanning+0x234>)
 8000bd2:	f000 ff28 	bl	8001a26 <HAL_GPIO_WritePin>
		HAL_Delay(1000);													// delay 3s --> 1.5s
 8000bd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bda:	f000 fbe1 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000bde:	2200      	movs	r2, #0
 8000be0:	2101      	movs	r1, #1
 8000be2:	485f      	ldr	r0, [pc, #380]	; (8000d60 <Rfid_Scanning+0x234>)
 8000be4:	f000 ff1f 	bl	8001a26 <HAL_GPIO_WritePin>


		while(HAL_GPIO_ReadPin(EI3_BLIMIT_GPIO_Port, EI3_BLIMIT_Pin) == GPIO_PIN_SET);		// Bottom position
 8000be8:	bf00      	nop
 8000bea:	2108      	movs	r1, #8
 8000bec:	485d      	ldr	r0, [pc, #372]	; (8000d64 <Rfid_Scanning+0x238>)
 8000bee:	f000 ff03 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d0f8      	beq.n	8000bea <Rfid_Scanning+0xbe>

		HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	4858      	ldr	r0, [pc, #352]	; (8000d60 <Rfid_Scanning+0x234>)
 8000bfe:	f000 ff12 	bl	8001a26 <HAL_GPIO_WritePin>


		HAL_Delay(10);
 8000c02:	200a      	movs	r0, #10
 8000c04:	f000 fbcc 	bl	80013a0 <HAL_Delay>
		HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_RESET);	// CW(UP) direction
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2102      	movs	r1, #2
 8000c0c:	4854      	ldr	r0, [pc, #336]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c0e:	f000 ff0a 	bl	8001a26 <HAL_GPIO_WritePin>
 8000c12:	e089      	b.n	8000d28 <Rfid_Scanning+0x1fc>

	} else {	// end of if(speed != 0)

			printf(" retrying scan in slow speed %d ...... \r\n", speed);		// retrying scan in slow speed
 8000c14:	6879      	ldr	r1, [r7, #4]
 8000c16:	4854      	ldr	r0, [pc, #336]	; (8000d68 <Rfid_Scanning+0x23c>)
 8000c18:	f008 f922 	bl	8008e60 <iprintf>
			HAL_Delay(3000);		// wait 3s for operating RFID Reader
 8000c1c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000c20:	f000 fbbe 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_RESET);	// CW(UP) direction
 8000c24:	2200      	movs	r2, #0
 8000c26:	2102      	movs	r1, #2
 8000c28:	484d      	ldr	r0, [pc, #308]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c2a:	f000 fefc 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8000c2e:	200a      	movs	r0, #10
 8000c30:	f000 fbb6 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000c34:	2200      	movs	r2, #0
 8000c36:	2101      	movs	r1, #1
 8000c38:	4849      	ldr	r0, [pc, #292]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c3a:	f000 fef4 	bl	8001a26 <HAL_GPIO_WritePin>
			while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000c3e:	bf00      	nop
 8000c40:	2120      	movs	r1, #32
 8000c42:	4848      	ldr	r0, [pc, #288]	; (8000d64 <Rfid_Scanning+0x238>)
 8000c44:	f000 fed8 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d0f8      	beq.n	8000c40 <Rfid_Scanning+0x114>



			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2101      	movs	r1, #1
 8000c52:	4843      	ldr	r0, [pc, #268]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c54:	f000 fee7 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000c58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c5c:	f000 fba0 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000c60:	2200      	movs	r2, #0
 8000c62:	2101      	movs	r1, #1
 8000c64:	483e      	ldr	r0, [pc, #248]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c66:	f000 fede 	bl	8001a26 <HAL_GPIO_WritePin>
			while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000c6a:	bf00      	nop
 8000c6c:	2120      	movs	r1, #32
 8000c6e:	483d      	ldr	r0, [pc, #244]	; (8000d64 <Rfid_Scanning+0x238>)
 8000c70:	f000 fec2 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d0f8      	beq.n	8000c6c <Rfid_Scanning+0x140>

			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	4838      	ldr	r0, [pc, #224]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c80:	f000 fed1 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000c84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c88:	f000 fb8a 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2101      	movs	r1, #1
 8000c90:	4833      	ldr	r0, [pc, #204]	; (8000d60 <Rfid_Scanning+0x234>)
 8000c92:	f000 fec8 	bl	8001a26 <HAL_GPIO_WritePin>
			while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000c96:	bf00      	nop
 8000c98:	2120      	movs	r1, #32
 8000c9a:	4832      	ldr	r0, [pc, #200]	; (8000d64 <Rfid_Scanning+0x238>)
 8000c9c:	f000 feac 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d0f8      	beq.n	8000c98 <Rfid_Scanning+0x16c>

			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2101      	movs	r1, #1
 8000caa:	482d      	ldr	r0, [pc, #180]	; (8000d60 <Rfid_Scanning+0x234>)
 8000cac:	f000 febb 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000cb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cb4:	f000 fb74 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4828      	ldr	r0, [pc, #160]	; (8000d60 <Rfid_Scanning+0x234>)
 8000cbe:	f000 feb2 	bl	8001a26 <HAL_GPIO_WritePin>
			while(HAL_GPIO_ReadPin(EI5_TLIMIT_GPIO_Port, EI5_TLIMIT_Pin) == GPIO_PIN_SET);		// Top position?
 8000cc2:	bf00      	nop
 8000cc4:	2120      	movs	r1, #32
 8000cc6:	4827      	ldr	r0, [pc, #156]	; (8000d64 <Rfid_Scanning+0x238>)
 8000cc8:	f000 fe96 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d0f8      	beq.n	8000cc4 <Rfid_Scanning+0x198>



			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	4822      	ldr	r0, [pc, #136]	; (8000d60 <Rfid_Scanning+0x234>)
 8000cd8:	f000 fea5 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8000cdc:	200a      	movs	r0, #10
 8000cde:	f000 fb5f 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_SET);	// CCW(DOWN) direction
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	481e      	ldr	r0, [pc, #120]	; (8000d60 <Rfid_Scanning+0x234>)
 8000ce8:	f000 fe9d 	bl	8001a26 <HAL_GPIO_WritePin>
			HAL_Delay(1000);													// delay 3s --> 1.5s
 8000cec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cf0:	f000 fb56 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_RESET);  // AC Motor Power on
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4819      	ldr	r0, [pc, #100]	; (8000d60 <Rfid_Scanning+0x234>)
 8000cfa:	f000 fe94 	bl	8001a26 <HAL_GPIO_WritePin>


			while(HAL_GPIO_ReadPin(EI3_BLIMIT_GPIO_Port, EI3_BLIMIT_Pin) == GPIO_PIN_SET);		// Bottom position
 8000cfe:	bf00      	nop
 8000d00:	2108      	movs	r1, #8
 8000d02:	4818      	ldr	r0, [pc, #96]	; (8000d64 <Rfid_Scanning+0x238>)
 8000d04:	f000 fe78 	bl	80019f8 <HAL_GPIO_ReadPin>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d0f8      	beq.n	8000d00 <Rfid_Scanning+0x1d4>

			HAL_GPIO_WritePin(AC_M_ON_GPIO_Port, AC_M_ON_Pin, GPIO_PIN_SET);	// AC Motor Power off
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2101      	movs	r1, #1
 8000d12:	4813      	ldr	r0, [pc, #76]	; (8000d60 <Rfid_Scanning+0x234>)
 8000d14:	f000 fe87 	bl	8001a26 <HAL_GPIO_WritePin>


			HAL_Delay(10);
 8000d18:	200a      	movs	r0, #10
 8000d1a:	f000 fb41 	bl	80013a0 <HAL_Delay>
			HAL_GPIO_WritePin(AC_M_FWD_GPIO_Port, AC_M_FWD_Pin, GPIO_PIN_RESET);	// CW(UP) direction
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2102      	movs	r1, #2
 8000d22:	480f      	ldr	r0, [pc, #60]	; (8000d60 <Rfid_Scanning+0x234>)
 8000d24:	f000 fe7f 	bl	8001a26 <HAL_GPIO_WritePin>

	}


	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);		// SCAN LED Off
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d2e:	480b      	ldr	r0, [pc, #44]	; (8000d5c <Rfid_Scanning+0x230>)
 8000d30:	f000 fe79 	bl	8001a26 <HAL_GPIO_WritePin>

	strcpy(Bstate.scan, "0,");  // end of scan
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <Rfid_Scanning+0x228>)
 8000d36:	4a0d      	ldr	r2, [pc, #52]	; (8000d6c <Rfid_Scanning+0x240>)
 8000d38:	8811      	ldrh	r1, [r2, #0]
 8000d3a:	7892      	ldrb	r2, [r2, #2]
 8000d3c:	8019      	strh	r1, [r3, #0]
 8000d3e:	709a      	strb	r2, [r3, #2]
	printf(" scan is completed!!\r\n");
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <Rfid_Scanning+0x244>)
 8000d42:	f008 f913 	bl	8008f6c <puts>
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	0800a60c 	.word	0x0800a60c
 8000d54:	2000000f 	.word	0x2000000f
 8000d58:	0800a554 	.word	0x0800a554
 8000d5c:	40011000 	.word	0x40011000
 8000d60:	40010800 	.word	0x40010800
 8000d64:	40010c00 	.word	0x40010c00
 8000d68:	0800a620 	.word	0x0800a620
 8000d6c:	0800a540 	.word	0x0800a540
 8000d70:	0800a64c 	.word	0x0800a64c

08000d74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	// printf("RxINT_Routine");

	if (huart->Instance == COMMUART) {
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a15      	ldr	r2, [pc, #84]	; (8000dd8 <HAL_UART_RxCpltCallback+0x64>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d124      	bne.n	8000dd0 <HAL_UART_RxCpltCallback+0x5c>
		if (COMMDATA == EOT) {
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_UART_RxCpltCallback+0x68>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b0d      	cmp	r3, #13
 8000d8c:	d10c      	bne.n	8000da8 <HAL_UART_RxCpltCallback+0x34>
			Rxbuffer[buf_index] = '\0';
 8000d8e:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <HAL_UART_RxCpltCallback+0x6c>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <HAL_UART_RxCpltCallback+0x70>)
 8000d96:	2100      	movs	r1, #0
 8000d98:	5499      	strb	r1, [r3, r2]
			buf_index = 0;
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <HAL_UART_RxCpltCallback+0x6c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
			Rxcplt_flag = 1;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <HAL_UART_RxCpltCallback+0x74>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
 8000da6:	e00e      	b.n	8000dc6 <HAL_UART_RxCpltCallback+0x52>
		} else if (COMMDATA != 0x00) {			// except NULL(0x00)
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <HAL_UART_RxCpltCallback+0x68>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d00a      	beq.n	8000dc6 <HAL_UART_RxCpltCallback+0x52>
			Rxbuffer[buf_index++] = COMMDATA;
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_UART_RxCpltCallback+0x6c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	b2d1      	uxtb	r1, r2
 8000db8:	4a09      	ldr	r2, [pc, #36]	; (8000de0 <HAL_UART_RxCpltCallback+0x6c>)
 8000dba:	7011      	strb	r1, [r2, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b07      	ldr	r3, [pc, #28]	; (8000ddc <HAL_UART_RxCpltCallback+0x68>)
 8000dc0:	7819      	ldrb	r1, [r3, #0]
 8000dc2:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <HAL_UART_RxCpltCallback+0x70>)
 8000dc4:	5499      	strb	r1, [r3, r2]
		}

		HAL_UART_Receive_IT(&COMMPORT, &COMMDATA, 1);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4904      	ldr	r1, [pc, #16]	; (8000ddc <HAL_UART_RxCpltCallback+0x68>)
 8000dca:	4808      	ldr	r0, [pc, #32]	; (8000dec <HAL_UART_RxCpltCallback+0x78>)
 8000dcc:	f003 fbcf 	bl	800456e <HAL_UART_Receive_IT>

	}
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40004400 	.word	0x40004400
 8000ddc:	2000057c 	.word	0x2000057c
 8000de0:	20000218 	.word	0x20000218
 8000de4:	20000280 	.word	0x20000280
 8000de8:	20000219 	.word	0x20000219
 8000dec:	20000608 	.word	0x20000608

08000df0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
		// printf(" alive_call_fail: %d,  time: %d\r\n", alive_call_fail, time_second);
		// CDC_Transmit_FS("CDC_TX test...\r\n", sizeof("CDC_TX test...\r\n"));  // test only
	} */


	if (htim->Instance == TIM3) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a05      	ldr	r2, [pc, #20]	; (8000e14 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d102      	bne.n	8000e08 <HAL_TIM_PeriodElapsedCallback+0x18>
		door_check_enable = 1;
 8000e02:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	601a      	str	r2, [r3, #0]
	}
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40000400 	.word	0x40000400
 8000e18:	20000300 	.word	0x20000300

08000e1c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EI5_TLIMIT_Pin) {
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	2b20      	cmp	r3, #32
 8000e2a:	d102      	bne.n	8000e32 <HAL_GPIO_EXTI_Callback+0x16>
		printf("TLIMIT click!!!\r\n");
 8000e2c:	4806      	ldr	r0, [pc, #24]	; (8000e48 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000e2e:	f008 f89d 	bl	8008f6c <puts>
	 }

	if(GPIO_Pin == EI3_BLIMIT_Pin) {
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	2b08      	cmp	r3, #8
 8000e36:	d102      	bne.n	8000e3e <HAL_GPIO_EXTI_Callback+0x22>
		printf("BLIMIT click!!!\r\n");
 8000e38:	4804      	ldr	r0, [pc, #16]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x30>)
 8000e3a:	f008 f897 	bl	8008f6c <puts>
	 }

}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	0800a664 	.word	0x0800a664
 8000e4c:	0800a678 	.word	0x0800a678

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <Error_Handler+0x8>
	...

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e62:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6193      	str	r3, [r2, #24]
 8000e6e:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	60bb      	str	r3, [r7, #8]
 8000e78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e7c:	69db      	ldr	r3, [r3, #28]
 8000e7e:	4a0e      	ldr	r2, [pc, #56]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	61d3      	str	r3, [r2, #28]
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <HAL_MspInit+0x5c>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e92:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <HAL_MspInit+0x60>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <HAL_MspInit+0x60>)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	3714      	adds	r7, #20
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	40010000 	.word	0x40010000

08000ec0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a1a      	ldr	r2, [pc, #104]	; (8000f38 <HAL_TIM_Base_MspInit+0x78>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d114      	bne.n	8000efc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	4a19      	ldr	r2, [pc, #100]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	61d3      	str	r3, [r2, #28]
 8000ede:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000ee0:	69db      	ldr	r3, [r3, #28]
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2100      	movs	r1, #0
 8000eee:	201d      	movs	r0, #29
 8000ef0:	f000 fb51 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ef4:	201d      	movs	r0, #29
 8000ef6:	f000 fb6a 	bl	80015ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000efa:	e018      	b.n	8000f2e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0f      	ldr	r2, [pc, #60]	; (8000f40 <HAL_TIM_Base_MspInit+0x80>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d113      	bne.n	8000f2e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	4a0c      	ldr	r2, [pc, #48]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	61d3      	str	r3, [r2, #28]
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_TIM_Base_MspInit+0x7c>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	f003 0304 	and.w	r3, r3, #4
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	201e      	movs	r0, #30
 8000f24:	f000 fb37 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f28:	201e      	movs	r0, #30
 8000f2a:	f000 fb50 	bl	80015ce <HAL_NVIC_EnableIRQ>
}
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40000400 	.word	0x40000400
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40000800 	.word	0x40000800

08000f44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	; 0x28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 0318 	add.w	r3, r7, #24
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a3f      	ldr	r2, [pc, #252]	; (800105c <HAL_UART_MspInit+0x118>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d13a      	bne.n	8000fda <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f64:	4b3e      	ldr	r3, [pc, #248]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	4a3d      	ldr	r2, [pc, #244]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f6e:	6193      	str	r3, [r2, #24]
 8000f70:	4b3b      	ldr	r3, [pc, #236]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7c:	4b38      	ldr	r3, [pc, #224]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	4a37      	ldr	r2, [pc, #220]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f82:	f043 0304 	orr.w	r3, r3, #4
 8000f86:	6193      	str	r3, [r2, #24]
 8000f88:	4b35      	ldr	r3, [pc, #212]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	f003 0304 	and.w	r3, r3, #4
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa2:	f107 0318 	add.w	r3, r7, #24
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	482e      	ldr	r0, [pc, #184]	; (8001064 <HAL_UART_MspInit+0x120>)
 8000faa:	f000 fba1 	bl	80016f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbc:	f107 0318 	add.w	r3, r7, #24
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4828      	ldr	r0, [pc, #160]	; (8001064 <HAL_UART_MspInit+0x120>)
 8000fc4:	f000 fb94 	bl	80016f0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2025      	movs	r0, #37	; 0x25
 8000fce:	f000 fae2 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fd2:	2025      	movs	r0, #37	; 0x25
 8000fd4:	f000 fafb 	bl	80015ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fd8:	e03c      	b.n	8001054 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a22      	ldr	r2, [pc, #136]	; (8001068 <HAL_UART_MspInit+0x124>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d137      	bne.n	8001054 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe4:	4b1e      	ldr	r3, [pc, #120]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	4a1d      	ldr	r2, [pc, #116]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fee:	61d3      	str	r3, [r2, #28]
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a17      	ldr	r2, [pc, #92]	; (8001060 <HAL_UART_MspInit+0x11c>)
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b15      	ldr	r3, [pc, #84]	; (8001060 <HAL_UART_MspInit+0x11c>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001014:	2304      	movs	r3, #4
 8001016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2302      	movs	r3, #2
 800101a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800101c:	2303      	movs	r3, #3
 800101e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	4619      	mov	r1, r3
 8001026:	480f      	ldr	r0, [pc, #60]	; (8001064 <HAL_UART_MspInit+0x120>)
 8001028:	f000 fb62 	bl	80016f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800102c:	2308      	movs	r3, #8
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001038:	f107 0318 	add.w	r3, r7, #24
 800103c:	4619      	mov	r1, r3
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <HAL_UART_MspInit+0x120>)
 8001040:	f000 fb56 	bl	80016f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001044:	2200      	movs	r2, #0
 8001046:	2100      	movs	r1, #0
 8001048:	2026      	movs	r0, #38	; 0x26
 800104a:	f000 faa4 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800104e:	2026      	movs	r0, #38	; 0x26
 8001050:	f000 fabd 	bl	80015ce <HAL_NVIC_EnableIRQ>
}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	; 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40013800 	.word	0x40013800
 8001060:	40021000 	.word	0x40021000
 8001064:	40010800 	.word	0x40010800
 8001068:	40004400 	.word	0x40004400

0800106c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001070:	e7fe      	b.n	8001070 <NMI_Handler+0x4>

08001072 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001076:	e7fe      	b.n	8001076 <HardFault_Handler+0x4>

08001078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800107c:	e7fe      	b.n	800107c <MemManage_Handler+0x4>

0800107e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001082:	e7fe      	b.n	8001082 <BusFault_Handler+0x4>

08001084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <UsageFault_Handler+0x4>

0800108a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b2:	f000 f959 	bl	8001368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}

080010ba <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80010be:	2008      	movs	r0, #8
 80010c0:	f000 fcca 	bl	8001a58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80010ce:	f000 fe0c 	bl	8001cea <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200012e0 	.word	0x200012e0

080010dc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80010e0:	2020      	movs	r0, #32
 80010e2:	f000 fcb9 	bl	8001a58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <TIM3_IRQHandler+0x10>)
 80010f2:	f002 fe05 	bl	8003d00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000580 	.word	0x20000580

08001100 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <TIM4_IRQHandler+0x10>)
 8001106:	f002 fdfb 	bl	8003d00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000534 	.word	0x20000534

08001114 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001118:	4802      	ldr	r0, [pc, #8]	; (8001124 <USART1_IRQHandler+0x10>)
 800111a:	f003 fa7d 	bl	8004618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200005c8 	.word	0x200005c8

08001128 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <USART2_IRQHandler+0x10>)
 800112e:	f003 fa73 	bl	8004618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000608 	.word	0x20000608

0800113c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
	return 1;
 8001140:	2301      	movs	r3, #1
}
 8001142:	4618      	mov	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <_kill>:

int _kill(int pid, int sig)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001154:	f007 fe52 	bl	8008dfc <__errno>
 8001158:	4603      	mov	r3, r0
 800115a:	2216      	movs	r2, #22
 800115c:	601a      	str	r2, [r3, #0]
	return -1;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <_exit>:

void _exit (int status)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001172:	f04f 31ff 	mov.w	r1, #4294967295
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ffe7 	bl	800114a <_kill>
	while (1) {}		/* Make sure we hang here */
 800117c:	e7fe      	b.n	800117c <_exit+0x12>

0800117e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b086      	sub	sp, #24
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	e00a      	b.n	80011a6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001190:	f3af 8000 	nop.w
 8001194:	4601      	mov	r1, r0
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	60ba      	str	r2, [r7, #8]
 800119c:	b2ca      	uxtb	r2, r1
 800119e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	3301      	adds	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	dbf0      	blt.n	8001190 <_read+0x12>
	}

return len;
 80011ae:	687b      	ldr	r3, [r7, #4]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_close>:
	}
	return len;
}

int _close(int file)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	return -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011de:	605a      	str	r2, [r3, #4]
	return 0;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <_isatty>:

int _isatty(int file)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
	return 0;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001220:	4a14      	ldr	r2, [pc, #80]	; (8001274 <_sbrk+0x5c>)
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <_sbrk+0x60>)
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <_sbrk+0x64>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <_sbrk+0x64>)
 8001236:	4a12      	ldr	r2, [pc, #72]	; (8001280 <_sbrk+0x68>)
 8001238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	429a      	cmp	r2, r3
 8001246:	d207      	bcs.n	8001258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001248:	f007 fdd8 	bl	8008dfc <__errno>
 800124c:	4603      	mov	r3, r0
 800124e:	220c      	movs	r2, #12
 8001250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001252:	f04f 33ff 	mov.w	r3, #4294967295
 8001256:	e009      	b.n	800126c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <_sbrk+0x64>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800125e:	4b07      	ldr	r3, [pc, #28]	; (800127c <_sbrk+0x64>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	4a05      	ldr	r2, [pc, #20]	; (800127c <_sbrk+0x64>)
 8001268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800126a:	68fb      	ldr	r3, [r7, #12]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20005000 	.word	0x20005000
 8001278:	00000400 	.word	0x00000400
 800127c:	20000304 	.word	0x20000304
 8001280:	200015e0 	.word	0x200015e0

08001284 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001290:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001292:	e003      	b.n	800129c <LoopCopyDataInit>

08001294 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001296:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001298:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800129a:	3104      	adds	r1, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800129c:	480a      	ldr	r0, [pc, #40]	; (80012c8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012a0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012a2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012a4:	d3f6      	bcc.n	8001294 <CopyDataInit>
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80012a8:	e002      	b.n	80012b0 <LoopFillZerobss>

080012aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80012ac:	f842 3b04 	str.w	r3, [r2], #4

080012b0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80012b2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80012b4:	d3f9      	bcc.n	80012aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012b6:	f7ff ffe5 	bl	8001284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012ba:	f007 fda5 	bl	8008e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012be:	f7fe ff6d 	bl	800019c <main>
  bx lr
 80012c2:	4770      	bx	lr
  ldr r3, =_sidata
 80012c4:	0800a954 	.word	0x0800a954
  ldr r0, =_sdata
 80012c8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012cc:	200001fc 	.word	0x200001fc
  ldr r2, =_sbss
 80012d0:	200001fc 	.word	0x200001fc
  ldr r3, = _ebss
 80012d4:	200015dc 	.word	0x200015dc

080012d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC1_2_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <HAL_Init+0x28>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a07      	ldr	r2, [pc, #28]	; (8001304 <HAL_Init+0x28>)
 80012e6:	f043 0310 	orr.w	r3, r3, #16
 80012ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ec:	2003      	movs	r0, #3
 80012ee:	f000 f947 	bl	8001580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f000 f808 	bl	8001308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f8:	f7ff fdb0 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40022000 	.word	0x40022000

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <HAL_InitTick+0x54>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_InitTick+0x58>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001322:	fbb2 f3f3 	udiv	r3, r2, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f95f 	bl	80015ea <HAL_SYSTICK_Config>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e00e      	b.n	8001354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	d80a      	bhi.n	8001352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800133c:	2200      	movs	r2, #0
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	f04f 30ff 	mov.w	r0, #4294967295
 8001344:	f000 f927 	bl	8001596 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001348:	4a06      	ldr	r2, [pc, #24]	; (8001364 <HAL_InitTick+0x5c>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	e000      	b.n	8001354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000001c 	.word	0x2000001c
 8001360:	20000024 	.word	0x20000024
 8001364:	20000020 	.word	0x20000020

08001368 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <HAL_IncTick+0x1c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	461a      	mov	r2, r3
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <HAL_IncTick+0x20>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	4a03      	ldr	r2, [pc, #12]	; (8001388 <HAL_IncTick+0x20>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	20000024 	.word	0x20000024
 8001388:	20000648 	.word	0x20000648

0800138c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return uwTick;
 8001390:	4b02      	ldr	r3, [pc, #8]	; (800139c <HAL_GetTick+0x10>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000648 	.word	0x20000648

080013a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013a8:	f7ff fff0 	bl	800138c <HAL_GetTick>
 80013ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013b8:	d005      	beq.n	80013c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ba:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <HAL_Delay+0x44>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	461a      	mov	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	4413      	add	r3, r2
 80013c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013c6:	bf00      	nop
 80013c8:	f7ff ffe0 	bl	800138c <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d8f7      	bhi.n	80013c8 <HAL_Delay+0x28>
  {
  }
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000024 	.word	0x20000024

080013e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <__NVIC_SetPriorityGrouping+0x44>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001404:	4013      	ands	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001410:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800141a:	4a04      	ldr	r2, [pc, #16]	; (800142c <__NVIC_SetPriorityGrouping+0x44>)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	60d3      	str	r3, [r2, #12]
}
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	bc80      	pop	{r7}
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001434:	4b04      	ldr	r3, [pc, #16]	; (8001448 <__NVIC_GetPriorityGrouping+0x18>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	0a1b      	lsrs	r3, r3, #8
 800143a:	f003 0307 	and.w	r3, r3, #7
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	db0b      	blt.n	8001476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f003 021f 	and.w	r2, r3, #31
 8001464:	4906      	ldr	r1, [pc, #24]	; (8001480 <__NVIC_EnableIRQ+0x34>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	095b      	lsrs	r3, r3, #5
 800146c:	2001      	movs	r0, #1
 800146e:	fa00 f202 	lsl.w	r2, r0, r2
 8001472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100

08001484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	db0a      	blt.n	80014ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	; (80014d0 <__NVIC_SetPriority+0x4c>)
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ac:	e00a      	b.n	80014c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4908      	ldr	r1, [pc, #32]	; (80014d4 <__NVIC_SetPriority+0x50>)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	3b04      	subs	r3, #4
 80014bc:	0112      	lsls	r2, r2, #4
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	440b      	add	r3, r1
 80014c2:	761a      	strb	r2, [r3, #24]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	e000e100 	.word	0xe000e100
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	; 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f1c3 0307 	rsb	r3, r3, #7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	bf28      	it	cs
 80014f6:	2304      	movcs	r3, #4
 80014f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d902      	bls.n	8001508 <NVIC_EncodePriority+0x30>
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3b03      	subs	r3, #3
 8001506:	e000      	b.n	800150a <NVIC_EncodePriority+0x32>
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	f04f 32ff 	mov.w	r2, #4294967295
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43da      	mvns	r2, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43d9      	mvns	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	4313      	orrs	r3, r2
         );
}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3b01      	subs	r3, #1
 8001548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800154c:	d301      	bcc.n	8001552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800154e:	2301      	movs	r3, #1
 8001550:	e00f      	b.n	8001572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001552:	4a0a      	ldr	r2, [pc, #40]	; (800157c <SysTick_Config+0x40>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155a:	210f      	movs	r1, #15
 800155c:	f04f 30ff 	mov.w	r0, #4294967295
 8001560:	f7ff ff90 	bl	8001484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001564:	4b05      	ldr	r3, [pc, #20]	; (800157c <SysTick_Config+0x40>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156a:	4b04      	ldr	r3, [pc, #16]	; (800157c <SysTick_Config+0x40>)
 800156c:	2207      	movs	r2, #7
 800156e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	e000e010 	.word	0xe000e010

08001580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ff2d 	bl	80013e8 <__NVIC_SetPriorityGrouping>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001596:	b580      	push	{r7, lr}
 8001598:	b086      	sub	sp, #24
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015a8:	f7ff ff42 	bl	8001430 <__NVIC_GetPriorityGrouping>
 80015ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68b9      	ldr	r1, [r7, #8]
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f7ff ff90 	bl	80014d8 <NVIC_EncodePriority>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff5f 	bl	8001484 <__NVIC_SetPriority>
}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff35 	bl	800144c <__NVIC_EnableIRQ>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ffa2 	bl	800153c <SysTick_Config>
 80015f8:	4603      	mov	r3, r0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001616:	2b02      	cmp	r3, #2
 8001618:	d005      	beq.n	8001626 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2204      	movs	r2, #4
 800161e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	e051      	b.n	80016ca <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 020e 	bic.w	r2, r2, #14
 8001634:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 0201 	bic.w	r2, r2, #1
 8001644:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a22      	ldr	r2, [pc, #136]	; (80016d4 <HAL_DMA_Abort_IT+0xd0>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d029      	beq.n	80016a4 <HAL_DMA_Abort_IT+0xa0>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a20      	ldr	r2, [pc, #128]	; (80016d8 <HAL_DMA_Abort_IT+0xd4>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d022      	beq.n	80016a0 <HAL_DMA_Abort_IT+0x9c>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a1f      	ldr	r2, [pc, #124]	; (80016dc <HAL_DMA_Abort_IT+0xd8>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d01a      	beq.n	800169a <HAL_DMA_Abort_IT+0x96>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a1d      	ldr	r2, [pc, #116]	; (80016e0 <HAL_DMA_Abort_IT+0xdc>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d012      	beq.n	8001694 <HAL_DMA_Abort_IT+0x90>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a1c      	ldr	r2, [pc, #112]	; (80016e4 <HAL_DMA_Abort_IT+0xe0>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d00a      	beq.n	800168e <HAL_DMA_Abort_IT+0x8a>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a1a      	ldr	r2, [pc, #104]	; (80016e8 <HAL_DMA_Abort_IT+0xe4>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d102      	bne.n	8001688 <HAL_DMA_Abort_IT+0x84>
 8001682:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001686:	e00e      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 8001688:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800168c:	e00b      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 800168e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001692:	e008      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 8001694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001698:	e005      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 800169a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800169e:	e002      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 80016a0:	2310      	movs	r3, #16
 80016a2:	e000      	b.n	80016a6 <HAL_DMA_Abort_IT+0xa2>
 80016a4:	2301      	movs	r3, #1
 80016a6:	4a11      	ldr	r2, [pc, #68]	; (80016ec <HAL_DMA_Abort_IT+0xe8>)
 80016a8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2201      	movs	r2, #1
 80016ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	4798      	blx	r3
    } 
  }
  return status;
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40020008 	.word	0x40020008
 80016d8:	4002001c 	.word	0x4002001c
 80016dc:	40020030 	.word	0x40020030
 80016e0:	40020044 	.word	0x40020044
 80016e4:	40020058 	.word	0x40020058
 80016e8:	4002006c 	.word	0x4002006c
 80016ec:	40020000 	.word	0x40020000

080016f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b08b      	sub	sp, #44	; 0x2c
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016fa:	2300      	movs	r3, #0
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016fe:	2300      	movs	r3, #0
 8001700:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001702:	e169      	b.n	80019d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001704:	2201      	movs	r2, #1
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	429a      	cmp	r2, r3
 800171e:	f040 8158 	bne.w	80019d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	4a9a      	ldr	r2, [pc, #616]	; (8001990 <HAL_GPIO_Init+0x2a0>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d05e      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
 800172c:	4a98      	ldr	r2, [pc, #608]	; (8001990 <HAL_GPIO_Init+0x2a0>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d875      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 8001732:	4a98      	ldr	r2, [pc, #608]	; (8001994 <HAL_GPIO_Init+0x2a4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d058      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
 8001738:	4a96      	ldr	r2, [pc, #600]	; (8001994 <HAL_GPIO_Init+0x2a4>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d86f      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 800173e:	4a96      	ldr	r2, [pc, #600]	; (8001998 <HAL_GPIO_Init+0x2a8>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d052      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
 8001744:	4a94      	ldr	r2, [pc, #592]	; (8001998 <HAL_GPIO_Init+0x2a8>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d869      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 800174a:	4a94      	ldr	r2, [pc, #592]	; (800199c <HAL_GPIO_Init+0x2ac>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d04c      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
 8001750:	4a92      	ldr	r2, [pc, #584]	; (800199c <HAL_GPIO_Init+0x2ac>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d863      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 8001756:	4a92      	ldr	r2, [pc, #584]	; (80019a0 <HAL_GPIO_Init+0x2b0>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d046      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
 800175c:	4a90      	ldr	r2, [pc, #576]	; (80019a0 <HAL_GPIO_Init+0x2b0>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d85d      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 8001762:	2b12      	cmp	r3, #18
 8001764:	d82a      	bhi.n	80017bc <HAL_GPIO_Init+0xcc>
 8001766:	2b12      	cmp	r3, #18
 8001768:	d859      	bhi.n	800181e <HAL_GPIO_Init+0x12e>
 800176a:	a201      	add	r2, pc, #4	; (adr r2, 8001770 <HAL_GPIO_Init+0x80>)
 800176c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001770:	080017eb 	.word	0x080017eb
 8001774:	080017c5 	.word	0x080017c5
 8001778:	080017d7 	.word	0x080017d7
 800177c:	08001819 	.word	0x08001819
 8001780:	0800181f 	.word	0x0800181f
 8001784:	0800181f 	.word	0x0800181f
 8001788:	0800181f 	.word	0x0800181f
 800178c:	0800181f 	.word	0x0800181f
 8001790:	0800181f 	.word	0x0800181f
 8001794:	0800181f 	.word	0x0800181f
 8001798:	0800181f 	.word	0x0800181f
 800179c:	0800181f 	.word	0x0800181f
 80017a0:	0800181f 	.word	0x0800181f
 80017a4:	0800181f 	.word	0x0800181f
 80017a8:	0800181f 	.word	0x0800181f
 80017ac:	0800181f 	.word	0x0800181f
 80017b0:	0800181f 	.word	0x0800181f
 80017b4:	080017cd 	.word	0x080017cd
 80017b8:	080017e1 	.word	0x080017e1
 80017bc:	4a79      	ldr	r2, [pc, #484]	; (80019a4 <HAL_GPIO_Init+0x2b4>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d013      	beq.n	80017ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017c2:	e02c      	b.n	800181e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	623b      	str	r3, [r7, #32]
          break;
 80017ca:	e029      	b.n	8001820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	3304      	adds	r3, #4
 80017d2:	623b      	str	r3, [r7, #32]
          break;
 80017d4:	e024      	b.n	8001820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	3308      	adds	r3, #8
 80017dc:	623b      	str	r3, [r7, #32]
          break;
 80017de:	e01f      	b.n	8001820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	330c      	adds	r3, #12
 80017e6:	623b      	str	r3, [r7, #32]
          break;
 80017e8:	e01a      	b.n	8001820 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017f2:	2304      	movs	r3, #4
 80017f4:	623b      	str	r3, [r7, #32]
          break;
 80017f6:	e013      	b.n	8001820 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d105      	bne.n	800180c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001800:	2308      	movs	r3, #8
 8001802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	69fa      	ldr	r2, [r7, #28]
 8001808:	611a      	str	r2, [r3, #16]
          break;
 800180a:	e009      	b.n	8001820 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800180c:	2308      	movs	r3, #8
 800180e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	69fa      	ldr	r2, [r7, #28]
 8001814:	615a      	str	r2, [r3, #20]
          break;
 8001816:	e003      	b.n	8001820 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001818:	2300      	movs	r3, #0
 800181a:	623b      	str	r3, [r7, #32]
          break;
 800181c:	e000      	b.n	8001820 <HAL_GPIO_Init+0x130>
          break;
 800181e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	2bff      	cmp	r3, #255	; 0xff
 8001824:	d801      	bhi.n	800182a <HAL_GPIO_Init+0x13a>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	e001      	b.n	800182e <HAL_GPIO_Init+0x13e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3304      	adds	r3, #4
 800182e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	2bff      	cmp	r3, #255	; 0xff
 8001834:	d802      	bhi.n	800183c <HAL_GPIO_Init+0x14c>
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	e002      	b.n	8001842 <HAL_GPIO_Init+0x152>
 800183c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183e:	3b08      	subs	r3, #8
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	210f      	movs	r1, #15
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	fa01 f303 	lsl.w	r3, r1, r3
 8001850:	43db      	mvns	r3, r3
 8001852:	401a      	ands	r2, r3
 8001854:	6a39      	ldr	r1, [r7, #32]
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	fa01 f303 	lsl.w	r3, r1, r3
 800185c:	431a      	orrs	r2, r3
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	f000 80b1 	beq.w	80019d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001870:	4b4d      	ldr	r3, [pc, #308]	; (80019a8 <HAL_GPIO_Init+0x2b8>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a4c      	ldr	r2, [pc, #304]	; (80019a8 <HAL_GPIO_Init+0x2b8>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b4a      	ldr	r3, [pc, #296]	; (80019a8 <HAL_GPIO_Init+0x2b8>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001888:	4a48      	ldr	r2, [pc, #288]	; (80019ac <HAL_GPIO_Init+0x2bc>)
 800188a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188c:	089b      	lsrs	r3, r3, #2
 800188e:	3302      	adds	r3, #2
 8001890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001898:	f003 0303 	and.w	r3, r3, #3
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	220f      	movs	r2, #15
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	4013      	ands	r3, r2
 80018aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a40      	ldr	r2, [pc, #256]	; (80019b0 <HAL_GPIO_Init+0x2c0>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d013      	beq.n	80018dc <HAL_GPIO_Init+0x1ec>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a3f      	ldr	r2, [pc, #252]	; (80019b4 <HAL_GPIO_Init+0x2c4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d00d      	beq.n	80018d8 <HAL_GPIO_Init+0x1e8>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a3e      	ldr	r2, [pc, #248]	; (80019b8 <HAL_GPIO_Init+0x2c8>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d007      	beq.n	80018d4 <HAL_GPIO_Init+0x1e4>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a3d      	ldr	r2, [pc, #244]	; (80019bc <HAL_GPIO_Init+0x2cc>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d101      	bne.n	80018d0 <HAL_GPIO_Init+0x1e0>
 80018cc:	2303      	movs	r3, #3
 80018ce:	e006      	b.n	80018de <HAL_GPIO_Init+0x1ee>
 80018d0:	2304      	movs	r3, #4
 80018d2:	e004      	b.n	80018de <HAL_GPIO_Init+0x1ee>
 80018d4:	2302      	movs	r3, #2
 80018d6:	e002      	b.n	80018de <HAL_GPIO_Init+0x1ee>
 80018d8:	2301      	movs	r3, #1
 80018da:	e000      	b.n	80018de <HAL_GPIO_Init+0x1ee>
 80018dc:	2300      	movs	r3, #0
 80018de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018e0:	f002 0203 	and.w	r2, r2, #3
 80018e4:	0092      	lsls	r2, r2, #2
 80018e6:	4093      	lsls	r3, r2
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018ee:	492f      	ldr	r1, [pc, #188]	; (80019ac <HAL_GPIO_Init+0x2bc>)
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	089b      	lsrs	r3, r3, #2
 80018f4:	3302      	adds	r3, #2
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d006      	beq.n	8001916 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001908:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	492c      	ldr	r1, [pc, #176]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
 8001914:	e006      	b.n	8001924 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001916:	4b2a      	ldr	r3, [pc, #168]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	43db      	mvns	r3, r3
 800191e:	4928      	ldr	r1, [pc, #160]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001920:	4013      	ands	r3, r2
 8001922:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d006      	beq.n	800193e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001930:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	4922      	ldr	r1, [pc, #136]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	4313      	orrs	r3, r2
 800193a:	604b      	str	r3, [r1, #4]
 800193c:	e006      	b.n	800194c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800193e:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	43db      	mvns	r3, r3
 8001946:	491e      	ldr	r1, [pc, #120]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001948:	4013      	ands	r3, r2
 800194a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d006      	beq.n	8001966 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	4918      	ldr	r1, [pc, #96]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	4313      	orrs	r3, r2
 8001962:	608b      	str	r3, [r1, #8]
 8001964:	e006      	b.n	8001974 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001966:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	43db      	mvns	r3, r3
 800196e:	4914      	ldr	r1, [pc, #80]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001970:	4013      	ands	r3, r2
 8001972:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d021      	beq.n	80019c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001982:	68da      	ldr	r2, [r3, #12]
 8001984:	490e      	ldr	r1, [pc, #56]	; (80019c0 <HAL_GPIO_Init+0x2d0>)
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	4313      	orrs	r3, r2
 800198a:	60cb      	str	r3, [r1, #12]
 800198c:	e021      	b.n	80019d2 <HAL_GPIO_Init+0x2e2>
 800198e:	bf00      	nop
 8001990:	10320000 	.word	0x10320000
 8001994:	10310000 	.word	0x10310000
 8001998:	10220000 	.word	0x10220000
 800199c:	10210000 	.word	0x10210000
 80019a0:	10120000 	.word	0x10120000
 80019a4:	10110000 	.word	0x10110000
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40010000 	.word	0x40010000
 80019b0:	40010800 	.word	0x40010800
 80019b4:	40010c00 	.word	0x40010c00
 80019b8:	40011000 	.word	0x40011000
 80019bc:	40011400 	.word	0x40011400
 80019c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <HAL_GPIO_Init+0x304>)
 80019c6:	68da      	ldr	r2, [r3, #12]
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	4909      	ldr	r1, [pc, #36]	; (80019f4 <HAL_GPIO_Init+0x304>)
 80019ce:	4013      	ands	r3, r2
 80019d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d4:	3301      	adds	r3, #1
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	fa22 f303 	lsr.w	r3, r2, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f47f ae8e 	bne.w	8001704 <HAL_GPIO_Init+0x14>
  }
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	372c      	adds	r7, #44	; 0x2c
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	40010400 	.word	0x40010400

080019f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689a      	ldr	r2, [r3, #8]
 8001a08:	887b      	ldrh	r3, [r7, #2]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d002      	beq.n	8001a16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a10:	2301      	movs	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
 8001a14:	e001      	b.n	8001a1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a16:	2300      	movs	r3, #0
 8001a18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	807b      	strh	r3, [r7, #2]
 8001a32:	4613      	mov	r3, r2
 8001a34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a36:	787b      	ldrb	r3, [r7, #1]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a3c:	887a      	ldrh	r2, [r7, #2]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a42:	e003      	b.n	8001a4c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a44:	887b      	ldrh	r3, [r7, #2]
 8001a46:	041a      	lsls	r2, r3, #16
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	611a      	str	r2, [r3, #16]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
	...

08001a58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a62:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a64:	695a      	ldr	r2, [r3, #20]
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d006      	beq.n	8001a7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a6e:	4a05      	ldr	r2, [pc, #20]	; (8001a84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a74:	88fb      	ldrh	r3, [r7, #6]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff f9d0 	bl	8000e1c <HAL_GPIO_EXTI_Callback>
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40010400 	.word	0x40010400

08001a88 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8a:	b08b      	sub	sp, #44	; 0x2c
 8001a8c:	af06      	add	r7, sp, #24
 8001a8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e0fd      	b.n	8001c96 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d106      	bne.n	8001ab4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f006 fef6 	bl	80088a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f003 f8d1 	bl	8004c68 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	603b      	str	r3, [r7, #0]
 8001acc:	687e      	ldr	r6, [r7, #4]
 8001ace:	466d      	mov	r5, sp
 8001ad0:	f106 0410 	add.w	r4, r6, #16
 8001ad4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ad6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ad8:	6823      	ldr	r3, [r4, #0]
 8001ada:	602b      	str	r3, [r5, #0]
 8001adc:	1d33      	adds	r3, r6, #4
 8001ade:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae0:	6838      	ldr	r0, [r7, #0]
 8001ae2:	f003 f89b 	bl	8004c1c <USB_CoreInit>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d005      	beq.n	8001af8 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2202      	movs	r2, #2
 8001af0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0ce      	b.n	8001c96 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f003 f8cc 	bl	8004c9c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b04:	2300      	movs	r3, #0
 8001b06:	73fb      	strb	r3, [r7, #15]
 8001b08:	e04c      	b.n	8001ba4 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	1c5a      	adds	r2, r3, #1
 8001b10:	4613      	mov	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	4613      	mov	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	440b      	add	r3, r1
 8001b30:	7bfa      	ldrb	r2, [r7, #15]
 8001b32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	b298      	uxth	r0, r3
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	440b      	add	r3, r1
 8001b46:	3336      	adds	r3, #54	; 0x36
 8001b48:	4602      	mov	r2, r0
 8001b4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	1c5a      	adds	r2, r3, #1
 8001b52:	4613      	mov	r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	440b      	add	r3, r1
 8001b5c:	3303      	adds	r3, #3
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b62:	7bfa      	ldrb	r2, [r7, #15]
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	440b      	add	r3, r1
 8001b70:	3338      	adds	r3, #56	; 0x38
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b76:	7bfa      	ldrb	r2, [r7, #15]
 8001b78:	6879      	ldr	r1, [r7, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	440b      	add	r3, r1
 8001b84:	333c      	adds	r3, #60	; 0x3c
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b8a:	7bfa      	ldrb	r2, [r7, #15]
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	3340      	adds	r3, #64	; 0x40
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
 8001ba4:	7bfa      	ldrb	r2, [r7, #15]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d3ad      	bcc.n	8001b0a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	e044      	b.n	8001c3e <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001bca:	7bfa      	ldrb	r2, [r7, #15]
 8001bcc:	6879      	ldr	r1, [r7, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001bdc:	7bfa      	ldrb	r2, [r7, #15]
 8001bde:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001be0:	7bfa      	ldrb	r2, [r7, #15]
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	440b      	add	r3, r1
 8001bee:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001bf6:	7bfa      	ldrb	r2, [r7, #15]
 8001bf8:	6879      	ldr	r1, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	440b      	add	r3, r1
 8001c04:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c0c:	7bfa      	ldrb	r2, [r7, #15]
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	440b      	add	r3, r1
 8001c1a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c22:	7bfa      	ldrb	r2, [r7, #15]
 8001c24:	6879      	ldr	r1, [r7, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	440b      	add	r3, r1
 8001c30:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	73fb      	strb	r3, [r7, #15]
 8001c3e:	7bfa      	ldrb	r2, [r7, #15]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d3b5      	bcc.n	8001bb4 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	603b      	str	r3, [r7, #0]
 8001c4e:	687e      	ldr	r6, [r7, #4]
 8001c50:	466d      	mov	r5, sp
 8001c52:	f106 0410 	add.w	r4, r6, #16
 8001c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	602b      	str	r3, [r5, #0]
 8001c5e:	1d33      	adds	r3, r6, #4
 8001c60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c62:	6838      	ldr	r0, [r7, #0]
 8001c64:	f003 f826 	bl	8004cb4 <USB_DevInit>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d005      	beq.n	8001c7a <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2202      	movs	r2, #2
 8001c72:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00d      	b.n	8001c96 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2201      	movs	r2, #1
 8001c86:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f004 ffc0 	bl	8006c14 <USB_DevDisconnect>

  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c9e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_PCD_Start+0x16>
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	e016      	b.n	8001ce2 <HAL_PCD_Start+0x44>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f002 ffbb 	bl	8004c3c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f007 f85c 	bl	8008d86 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f004 ff94 	bl	8006c00 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b088      	sub	sp, #32
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 ff96 	bl	8006c28 <USB_ReadInterrupts>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d06:	d102      	bne.n	8001d0e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 fb61 	bl	80023d0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f004 ff88 	bl	8006c28 <USB_ReadInterrupts>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d22:	d112      	bne.n	8001d4a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d36:	b292      	uxth	r2, r2
 8001d38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f006 fe2a 	bl	8008996 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001d42:	2100      	movs	r1, #0
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f925 	bl	8001f94 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f004 ff6a 	bl	8006c28 <USB_ReadInterrupts>
 8001d54:	4603      	mov	r3, r0
 8001d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d5e:	d10b      	bne.n	8001d78 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001d72:	b292      	uxth	r2, r2
 8001d74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f004 ff53 	bl	8006c28 <USB_ReadInterrupts>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d8c:	d10b      	bne.n	8001da6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001da0:	b292      	uxth	r2, r2
 8001da2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f004 ff3c 	bl	8006c28 <USB_ReadInterrupts>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dba:	d126      	bne.n	8001e0a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 0204 	bic.w	r2, r2, #4
 8001dce:	b292      	uxth	r2, r2
 8001dd0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0208 	bic.w	r2, r2, #8
 8001de6:	b292      	uxth	r2, r2
 8001de8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f006 fe0b 	bl	8008a08 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e04:	b292      	uxth	r2, r2
 8001e06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f004 ff0a 	bl	8006c28 <USB_ReadInterrupts>
 8001e14:	4603      	mov	r3, r0
 8001e16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e1e:	f040 8084 	bne.w	8001f2a <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001e22:	2300      	movs	r3, #0
 8001e24:	77fb      	strb	r3, [r7, #31]
 8001e26:	e011      	b.n	8001e4c <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	7ffb      	ldrb	r3, [r7, #31]
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	441a      	add	r2, r3
 8001e34:	7ffb      	ldrb	r3, [r7, #31]
 8001e36:	8812      	ldrh	r2, [r2, #0]
 8001e38:	b292      	uxth	r2, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	f107 0120 	add.w	r1, r7, #32
 8001e40:	440b      	add	r3, r1
 8001e42:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001e46:	7ffb      	ldrb	r3, [r7, #31]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	77fb      	strb	r3, [r7, #31]
 8001e4c:	7ffb      	ldrb	r3, [r7, #31]
 8001e4e:	2b07      	cmp	r3, #7
 8001e50:	d9ea      	bls.n	8001e28 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f042 0201 	orr.w	r2, r2, #1
 8001e64:	b292      	uxth	r2, r2
 8001e66:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 0201 	bic.w	r2, r2, #1
 8001e7c:	b292      	uxth	r2, r2
 8001e7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001e82:	bf00      	nop
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f6      	beq.n	8001e84 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea8:	b292      	uxth	r2, r2
 8001eaa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001eae:	2300      	movs	r3, #0
 8001eb0:	77fb      	strb	r3, [r7, #31]
 8001eb2:	e010      	b.n	8001ed6 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001eb4:	7ffb      	ldrb	r3, [r7, #31]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6812      	ldr	r2, [r2, #0]
 8001eba:	4611      	mov	r1, r2
 8001ebc:	7ffa      	ldrb	r2, [r7, #31]
 8001ebe:	0092      	lsls	r2, r2, #2
 8001ec0:	440a      	add	r2, r1
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	f107 0120 	add.w	r1, r7, #32
 8001ec8:	440b      	add	r3, r1
 8001eca:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001ece:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001ed0:	7ffb      	ldrb	r3, [r7, #31]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	77fb      	strb	r3, [r7, #31]
 8001ed6:	7ffb      	ldrb	r3, [r7, #31]
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	d9eb      	bls.n	8001eb4 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0208 	orr.w	r2, r2, #8
 8001eee:	b292      	uxth	r2, r2
 8001ef0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f06:	b292      	uxth	r2, r2
 8001f08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 0204 	orr.w	r2, r2, #4
 8001f1e:	b292      	uxth	r2, r2
 8001f20:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f006 fd55 	bl	80089d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f004 fe7a 	bl	8006c28 <USB_ReadInterrupts>
 8001f34:	4603      	mov	r3, r0
 8001f36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f3e:	d10e      	bne.n	8001f5e <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f52:	b292      	uxth	r2, r2
 8001f54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f006 fd0e 	bl	800897a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f004 fe60 	bl	8006c28 <USB_ReadInterrupts>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f72:	d10b      	bne.n	8001f8c <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f86:	b292      	uxth	r2, r2
 8001f88:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	3720      	adds	r7, #32
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_PCD_SetAddress+0x1a>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e013      	b.n	8001fd6 <HAL_PCD_SetAddress+0x42>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	78fa      	ldrb	r2, [r7, #3]
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	78fa      	ldrb	r2, [r7, #3]
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f004 fe07 	bl	8006bda <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b084      	sub	sp, #16
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	4608      	mov	r0, r1
 8001fe8:	4611      	mov	r1, r2
 8001fea:	461a      	mov	r2, r3
 8001fec:	4603      	mov	r3, r0
 8001fee:	70fb      	strb	r3, [r7, #3]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	803b      	strh	r3, [r7, #0]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002000:	2b00      	cmp	r3, #0
 8002002:	da0e      	bge.n	8002022 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	4613      	mov	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2201      	movs	r2, #1
 800201e:	705a      	strb	r2, [r3, #1]
 8002020:	e00e      	b.n	8002040 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002022:	78fb      	ldrb	r3, [r7, #3]
 8002024:	f003 0207 	and.w	r2, r3, #7
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	4413      	add	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	b2da      	uxtb	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800204c:	883a      	ldrh	r2, [r7, #0]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	78ba      	ldrb	r2, [r7, #2]
 8002056:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	785b      	ldrb	r3, [r3, #1]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d004      	beq.n	800206a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800206a:	78bb      	ldrb	r3, [r7, #2]
 800206c:	2b02      	cmp	r3, #2
 800206e:	d102      	bne.n	8002076 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_PCD_EP_Open+0xa6>
 8002080:	2302      	movs	r3, #2
 8002082:	e00e      	b.n	80020a2 <HAL_PCD_EP_Open+0xc4>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	4618      	mov	r0, r3
 8002094:	f002 fe2e 	bl	8004cf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80020a0:	7afb      	ldrb	r3, [r7, #11]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b084      	sub	sp, #16
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	460b      	mov	r3, r1
 80020b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	da0e      	bge.n	80020dc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	705a      	strb	r2, [r3, #1]
 80020da:	e00e      	b.n	80020fa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	f003 0207 	and.w	r2, r3, #7
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	b2da      	uxtb	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_PCD_EP_Close+0x6a>
 8002110:	2302      	movs	r3, #2
 8002112:	e00e      	b.n	8002132 <HAL_PCD_EP_Close+0x88>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68f9      	ldr	r1, [r7, #12]
 8002122:	4618      	mov	r0, r3
 8002124:	f003 f950 	bl	80053c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	607a      	str	r2, [r7, #4]
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	460b      	mov	r3, r1
 8002148:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800214a:	7afb      	ldrb	r3, [r7, #11]
 800214c:	f003 0207 	and.w	r2, r3, #7
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2200      	movs	r2, #0
 8002172:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2200      	movs	r2, #0
 8002178:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800217a:	7afb      	ldrb	r3, [r7, #11]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	b2da      	uxtb	r2, r3
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002186:	7afb      	ldrb	r3, [r7, #11]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	2b00      	cmp	r3, #0
 800218e:	d106      	bne.n	800219e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6979      	ldr	r1, [r7, #20]
 8002196:	4618      	mov	r0, r3
 8002198:	f003 fb02 	bl	80057a0 <USB_EPStartXfer>
 800219c:	e005      	b.n	80021aa <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6979      	ldr	r1, [r7, #20]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f003 fafb 	bl	80057a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80021c0:	78fb      	ldrb	r3, [r7, #3]
 80021c2:	f003 0207 	and.w	r2, r3, #7
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	440b      	add	r3, r1
 80021d2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr

080021e2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	603b      	str	r3, [r7, #0]
 80021ee:	460b      	mov	r3, r1
 80021f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4413      	add	r3, r2
 8002206:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2200      	movs	r2, #0
 8002226:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	2201      	movs	r2, #1
 800222c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800222e:	7afb      	ldrb	r3, [r7, #11]
 8002230:	f003 0307 	and.w	r3, r3, #7
 8002234:	b2da      	uxtb	r2, r3
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800223a:	7afb      	ldrb	r3, [r7, #11]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	2b00      	cmp	r3, #0
 8002242:	d106      	bne.n	8002252 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6979      	ldr	r1, [r7, #20]
 800224a:	4618      	mov	r0, r3
 800224c:	f003 faa8 	bl	80057a0 <USB_EPStartXfer>
 8002250:	e005      	b.n	800225e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6979      	ldr	r1, [r7, #20]
 8002258:	4618      	mov	r0, r3
 800225a:	f003 faa1 	bl	80057a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	f003 0207 	and.w	r2, r3, #7
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	429a      	cmp	r2, r3
 8002280:	d901      	bls.n	8002286 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e04c      	b.n	8002320 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002286:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800228a:	2b00      	cmp	r3, #0
 800228c:	da0e      	bge.n	80022ac <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	4413      	add	r3, r2
 80022a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2201      	movs	r2, #1
 80022a8:	705a      	strb	r2, [r3, #1]
 80022aa:	e00c      	b.n	80022c6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2201      	movs	r2, #1
 80022ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022cc:	78fb      	ldrb	r3, [r7, #3]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_PCD_EP_SetStall+0x7e>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e01c      	b.n	8002320 <HAL_PCD_EP_SetStall+0xb8>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68f9      	ldr	r1, [r7, #12]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f004 fb73 	bl	80069e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80022fa:	78fb      	ldrb	r3, [r7, #3]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	2b00      	cmp	r3, #0
 8002302:	d108      	bne.n	8002316 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800230e:	4619      	mov	r1, r3
 8002310:	4610      	mov	r0, r2
 8002312:	f004 fc98 	bl	8006c46 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002334:	78fb      	ldrb	r3, [r7, #3]
 8002336:	f003 020f 	and.w	r2, r3, #15
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	429a      	cmp	r2, r3
 8002340:	d901      	bls.n	8002346 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e040      	b.n	80023c8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002346:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800234a:	2b00      	cmp	r3, #0
 800234c:	da0e      	bge.n	800236c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800234e:	78fb      	ldrb	r3, [r7, #3]
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	4413      	add	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2201      	movs	r2, #1
 8002368:	705a      	strb	r2, [r3, #1]
 800236a:	e00e      	b.n	800238a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800236c:	78fb      	ldrb	r3, [r7, #3]
 800236e:	f003 0207 	and.w	r2, r3, #7
 8002372:	4613      	mov	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002390:	78fb      	ldrb	r3, [r7, #3]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	b2da      	uxtb	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_PCD_EP_ClrStall+0x82>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e00e      	b.n	80023c8 <HAL_PCD_EP_ClrStall+0xa0>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68f9      	ldr	r1, [r7, #12]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f004 fb61 	bl	8006a80 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08e      	sub	sp, #56	; 0x38
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80023d8:	e2df      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023e2:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80023e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80023f0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f040 8158 	bne.w	80026aa <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80023fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80023fc:	f003 0310 	and.w	r3, r3, #16
 8002400:	2b00      	cmp	r3, #0
 8002402:	d152      	bne.n	80024aa <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002414:	81fb      	strh	r3, [r7, #14]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	89fb      	ldrh	r3, [r7, #14]
 800241c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002420:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002424:	b29b      	uxth	r3, r3
 8002426:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3328      	adds	r3, #40	; 0x28
 800242c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002436:	b29b      	uxth	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4413      	add	r3, r2
 8002442:	3302      	adds	r3, #2
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	4413      	add	r3, r2
 800244c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002458:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	441a      	add	r2, r3
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002468:	2100      	movs	r1, #0
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f006 fa6b 	bl	8008946 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 828e 	beq.w	800299a <PCD_EP_ISR_Handler+0x5ca>
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	f040 8289 	bne.w	800299a <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800248e:	b2db      	uxtb	r3, r3
 8002490:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002494:	b2da      	uxtb	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	b292      	uxth	r2, r2
 800249c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80024a8:	e277      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80024ba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80024bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d034      	beq.n	800252e <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	461a      	mov	r2, r3
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4413      	add	r3, r2
 80024d8:	3306      	adds	r3, #6
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	4413      	add	r3, r2
 80024e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002502:	b29b      	uxth	r3, r3
 8002504:	f004 fbef 	bl	8006ce6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	b29a      	uxth	r2, r3
 8002510:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002514:	4013      	ands	r3, r2
 8002516:	823b      	strh	r3, [r7, #16]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	8a3a      	ldrh	r2, [r7, #16]
 800251e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002522:	b292      	uxth	r2, r2
 8002524:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f006 f9e0 	bl	80088ec <HAL_PCD_SetupStageCallback>
 800252c:	e235      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800252e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002532:	2b00      	cmp	r3, #0
 8002534:	f280 8231 	bge.w	800299a <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	b29a      	uxth	r2, r3
 8002540:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002544:	4013      	ands	r3, r2
 8002546:	83bb      	strh	r3, [r7, #28]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	8bba      	ldrh	r2, [r7, #28]
 800254e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002552:	b292      	uxth	r2, r2
 8002554:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800255e:	b29b      	uxth	r3, r3
 8002560:	461a      	mov	r2, r3
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	4413      	add	r3, r2
 800256a:	3306      	adds	r3, #6
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6812      	ldr	r2, [r2, #0]
 8002572:	4413      	add	r3, r2
 8002574:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d019      	beq.n	80025be <PCD_EP_ISR_Handler+0x1ee>
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d015      	beq.n	80025be <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6818      	ldr	r0, [r3, #0]
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	6959      	ldr	r1, [r3, #20]
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800259e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	f004 fb9f 	bl	8006ce6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80025a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025aa:	695a      	ldr	r2, [r3, #20]
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	69db      	ldr	r3, [r3, #28]
 80025b0:	441a      	add	r2, r3
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80025b6:	2100      	movs	r1, #0
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f006 f9a9 	bl	8008910 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	61bb      	str	r3, [r7, #24]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	4413      	add	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d112      	bne.n	800260c <PCD_EP_ISR_Handler+0x23c>
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	801a      	strh	r2, [r3, #0]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002600:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002604:	b29a      	uxth	r2, r3
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	801a      	strh	r2, [r3, #0]
 800260a:	e02f      	b.n	800266c <PCD_EP_ISR_Handler+0x29c>
 800260c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b3e      	cmp	r3, #62	; 0x3e
 8002612:	d813      	bhi.n	800263c <PCD_EP_ISR_Handler+0x26c>
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	085b      	lsrs	r3, r3, #1
 800261a:	633b      	str	r3, [r7, #48]	; 0x30
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <PCD_EP_ISR_Handler+0x25e>
 8002628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800262a:	3301      	adds	r3, #1
 800262c:	633b      	str	r3, [r7, #48]	; 0x30
 800262e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002630:	b29b      	uxth	r3, r3
 8002632:	029b      	lsls	r3, r3, #10
 8002634:	b29a      	uxth	r2, r3
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	801a      	strh	r2, [r3, #0]
 800263a:	e017      	b.n	800266c <PCD_EP_ISR_Handler+0x29c>
 800263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	633b      	str	r3, [r7, #48]	; 0x30
 8002644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <PCD_EP_ISR_Handler+0x286>
 8002650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002652:	3b01      	subs	r3, #1
 8002654:	633b      	str	r3, [r7, #48]	; 0x30
 8002656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002658:	b29b      	uxth	r3, r3
 800265a:	029b      	lsls	r3, r3, #10
 800265c:	b29b      	uxth	r3, r3
 800265e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002662:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002666:	b29a      	uxth	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800267c:	827b      	strh	r3, [r7, #18]
 800267e:	8a7b      	ldrh	r3, [r7, #18]
 8002680:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002684:	827b      	strh	r3, [r7, #18]
 8002686:	8a7b      	ldrh	r3, [r7, #18]
 8002688:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800268c:	827b      	strh	r3, [r7, #18]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	8a7b      	ldrh	r3, [r7, #18]
 8002694:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002698:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800269c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	8013      	strh	r3, [r2, #0]
 80026a8:	e177      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80026bc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f280 80ea 	bge.w	800289a <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80026dc:	4013      	ands	r3, r2
 80026de:	853b      	strh	r3, [r7, #40]	; 0x28
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80026f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80026f4:	b292      	uxth	r2, r2
 80026f6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80026f8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	4413      	add	r3, r2
 800270c:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800270e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002710:	7b1b      	ldrb	r3, [r3, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d122      	bne.n	800275c <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	4413      	add	r3, r2
 800272a:	3306      	adds	r3, #6
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6812      	ldr	r2, [r2, #0]
 8002732:	4413      	add	r3, r2
 8002734:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800273e:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002740:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8087 	beq.w	8002856 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	6959      	ldr	r1, [r3, #20]
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	88da      	ldrh	r2, [r3, #6]
 8002754:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002756:	f004 fac6 	bl	8006ce6 <USB_ReadPMA>
 800275a:	e07c      	b.n	8002856 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	78db      	ldrb	r3, [r3, #3]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d108      	bne.n	8002776 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002764:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002766:	461a      	mov	r2, r3
 8002768:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f923 	bl	80029b6 <HAL_PCD_EP_DB_Receive>
 8002770:	4603      	mov	r3, r0
 8002772:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002774:	e06f      	b.n	8002856 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	881b      	ldrh	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800278c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002790:	847b      	strh	r3, [r7, #34]	; 0x22
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	441a      	add	r2, r3
 80027a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80027a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80027aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	461a      	mov	r2, r3
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d021      	beq.n	8002814 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027d8:	b29b      	uxth	r3, r3
 80027da:	461a      	mov	r2, r3
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	4413      	add	r3, r2
 80027e4:	3302      	adds	r3, #2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027f8:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80027fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d02a      	beq.n	8002856 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6818      	ldr	r0, [r3, #0]
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	6959      	ldr	r1, [r3, #20]
 8002808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280a:	891a      	ldrh	r2, [r3, #8]
 800280c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800280e:	f004 fa6a 	bl	8006ce6 <USB_ReadPMA>
 8002812:	e020      	b.n	8002856 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800281c:	b29b      	uxth	r3, r3
 800281e:	461a      	mov	r2, r3
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4413      	add	r3, r2
 8002828:	3306      	adds	r3, #6
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	4413      	add	r3, r2
 8002832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800283c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800283e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002840:	2b00      	cmp	r3, #0
 8002842:	d008      	beq.n	8002856 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6818      	ldr	r0, [r3, #0]
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	6959      	ldr	r1, [r3, #20]
 800284c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284e:	895a      	ldrh	r2, [r3, #10]
 8002850:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002852:	f004 fa48 	bl	8006ce6 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800285c:	441a      	add	r2, r3
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002868:	441a      	add	r2, r3
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d004      	beq.n	8002880 <PCD_EP_ISR_Handler+0x4b0>
 8002876:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	429a      	cmp	r2, r3
 800287e:	d206      	bcs.n	800288e <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f006 f842 	bl	8008910 <HAL_PCD_DataOutStageCallback>
 800288c:	e005      	b.n	800289a <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002894:	4618      	mov	r0, r3
 8002896:	f002 ff83 	bl	80057a0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800289a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800289c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d07a      	beq.n	800299a <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 80028a4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	461a      	mov	r2, r3
 80028be:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80028ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d2:	843b      	strh	r3, [r7, #32]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	441a      	add	r2, r3
 80028e2:	8c3b      	ldrh	r3, [r7, #32]
 80028e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	78db      	ldrb	r3, [r3, #3]
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d108      	bne.n	800290a <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80028f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fa:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d146      	bne.n	800298e <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002900:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002906:	2b00      	cmp	r3, #0
 8002908:	d141      	bne.n	800298e <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002912:	b29b      	uxth	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	4413      	add	r3, r2
 800291e:	3302      	adds	r3, #2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	4413      	add	r3, r2
 8002928:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002932:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	699a      	ldr	r2, [r3, #24]
 8002938:	8bfb      	ldrh	r3, [r7, #30]
 800293a:	429a      	cmp	r2, r3
 800293c:	d906      	bls.n	800294c <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	699a      	ldr	r2, [r3, #24]
 8002942:	8bfb      	ldrh	r3, [r7, #30]
 8002944:	1ad2      	subs	r2, r2, r3
 8002946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002948:	619a      	str	r2, [r3, #24]
 800294a:	e002      	b.n	8002952 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	2200      	movs	r2, #0
 8002950:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d106      	bne.n	8002968 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	4619      	mov	r1, r3
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f005 fff0 	bl	8008946 <HAL_PCD_DataInStageCallback>
 8002966:	e018      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	695a      	ldr	r2, [r3, #20]
 800296c:	8bfb      	ldrh	r3, [r7, #30]
 800296e:	441a      	add	r2, r3
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	69da      	ldr	r2, [r3, #28]
 8002978:	8bfb      	ldrh	r3, [r7, #30]
 800297a:	441a      	add	r2, r3
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002986:	4618      	mov	r0, r3
 8002988:	f002 ff0a 	bl	80057a0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800298c:	e005      	b.n	800299a <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800298e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002990:	461a      	mov	r2, r3
 8002992:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f91b 	bl	8002bd0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	b21b      	sxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f6ff ad17 	blt.w	80023da <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3738      	adds	r7, #56	; 0x38
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b088      	sub	sp, #32
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	60f8      	str	r0, [r7, #12]
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	4613      	mov	r3, r2
 80029c2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80029c4:	88fb      	ldrh	r3, [r7, #6]
 80029c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d07e      	beq.n	8002acc <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	461a      	mov	r2, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	4413      	add	r3, r2
 80029e2:	3302      	adds	r3, #2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	6812      	ldr	r2, [r2, #0]
 80029ea:	4413      	add	r3, r2
 80029ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029f6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	699a      	ldr	r2, [r3, #24]
 80029fc:	8b7b      	ldrh	r3, [r7, #26]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d306      	bcc.n	8002a10 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	699a      	ldr	r2, [r3, #24]
 8002a06:	8b7b      	ldrh	r3, [r7, #26]
 8002a08:	1ad2      	subs	r2, r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	619a      	str	r2, [r3, #24]
 8002a0e:	e002      	b.n	8002a16 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2200      	movs	r2, #0
 8002a14:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d123      	bne.n	8002a66 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a38:	833b      	strh	r3, [r7, #24]
 8002a3a:	8b3b      	ldrh	r3, [r7, #24]
 8002a3c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002a40:	833b      	strh	r3, [r7, #24]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	441a      	add	r2, r3
 8002a50:	8b3b      	ldrh	r3, [r7, #24]
 8002a52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a66:	88fb      	ldrh	r3, [r7, #6]
 8002a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01f      	beq.n	8002ab0 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	461a      	mov	r2, r3
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a8a:	82fb      	strh	r3, [r7, #22]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	441a      	add	r2, r3
 8002a9a:	8afb      	ldrh	r3, [r7, #22]
 8002a9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002aa0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002aa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aa8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002ab0:	8b7b      	ldrh	r3, [r7, #26]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 8087 	beq.w	8002bc6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6818      	ldr	r0, [r3, #0]
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	6959      	ldr	r1, [r3, #20]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	891a      	ldrh	r2, [r3, #8]
 8002ac4:	8b7b      	ldrh	r3, [r7, #26]
 8002ac6:	f004 f90e 	bl	8006ce6 <USB_ReadPMA>
 8002aca:	e07c      	b.n	8002bc6 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4413      	add	r3, r2
 8002ae0:	3306      	adds	r3, #6
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	6812      	ldr	r2, [r2, #0]
 8002ae8:	4413      	add	r3, r2
 8002aea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002af4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	699a      	ldr	r2, [r3, #24]
 8002afa:	8b7b      	ldrh	r3, [r7, #26]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d306      	bcc.n	8002b0e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	699a      	ldr	r2, [r3, #24]
 8002b04:	8b7b      	ldrh	r3, [r7, #26]
 8002b06:	1ad2      	subs	r2, r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	619a      	str	r2, [r3, #24]
 8002b0c:	e002      	b.n	8002b14 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2200      	movs	r2, #0
 8002b12:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d123      	bne.n	8002b64 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	461a      	mov	r2, r3
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b36:	83fb      	strh	r3, [r7, #30]
 8002b38:	8bfb      	ldrh	r3, [r7, #30]
 8002b3a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002b3e:	83fb      	strh	r3, [r7, #30]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	441a      	add	r2, r3
 8002b4e:	8bfb      	ldrh	r3, [r7, #30]
 8002b50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d11f      	bne.n	8002bae <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	461a      	mov	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b88:	83bb      	strh	r3, [r7, #28]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	441a      	add	r2, r3
 8002b98:	8bbb      	ldrh	r3, [r7, #28]
 8002b9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ba2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ba6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002bae:	8b7b      	ldrh	r3, [r7, #26]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6818      	ldr	r0, [r3, #0]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	6959      	ldr	r1, [r3, #20]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	895a      	ldrh	r2, [r3, #10]
 8002bc0:	8b7b      	ldrh	r3, [r7, #26]
 8002bc2:	f004 f890 	bl	8006ce6 <USB_ReadPMA>
    }
  }

  return count;
 8002bc6:	8b7b      	ldrh	r3, [r7, #26]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b094      	sub	sp, #80	; 0x50
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 8138 	beq.w	8002e5a <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	4413      	add	r3, r2
 8002bfe:	3302      	adds	r3, #2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	4413      	add	r3, r2
 8002c08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c0c:	881b      	ldrh	r3, [r3, #0]
 8002c0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c12:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	699a      	ldr	r2, [r3, #24]
 8002c1a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d907      	bls.n	8002c32 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	699a      	ldr	r2, [r3, #24]
 8002c26:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c2a:	1ad2      	subs	r2, r2, r3
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	619a      	str	r2, [r3, #24]
 8002c30:	e002      	b.n	8002c38 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2200      	movs	r2, #0
 8002c36:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d12c      	bne.n	8002c9a <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f005 fe7d 	bl	8008946 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f000 823a 	beq.w	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c72:	82fb      	strh	r3, [r7, #22]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	441a      	add	r2, r3
 8002c82:	8afb      	ldrh	r3, [r7, #22]
 8002c84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	8013      	strh	r3, [r2, #0]
 8002c98:	e218      	b.n	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002c9a:	88fb      	ldrh	r3, [r7, #6]
 8002c9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d01f      	beq.n	8002ce4 <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4413      	add	r3, r2
 8002cb2:	881b      	ldrh	r3, [r3, #0]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cbe:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	441a      	add	r2, r3
 8002cce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002cd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002cd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002cd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	f040 81ee 	bne.w	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	695a      	ldr	r2, [r3, #20]
 8002cf4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002cf8:	441a      	add	r2, r3
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	69da      	ldr	r2, [r3, #28]
 8002d02:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002d06:	441a      	add	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	6a1a      	ldr	r2, [r3, #32]
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d309      	bcc.n	8002d2c <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	6a1a      	ldr	r2, [r3, #32]
 8002d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d24:	1ad2      	subs	r2, r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	621a      	str	r2, [r3, #32]
 8002d2a:	e015      	b.n	8002d58 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d107      	bne.n	8002d44 <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8002d34:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002d38:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d42:	e009      	b.n	8002d58 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2200      	movs	r2, #0
 8002d56:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	785b      	ldrb	r3, [r3, #1]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d155      	bne.n	8002e0c <HAL_PCD_EP_DB_Transmit+0x23c>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	61fb      	str	r3, [r7, #28]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	461a      	mov	r2, r3
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	4413      	add	r3, r2
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	011a      	lsls	r2, r3, #4
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	4413      	add	r3, r2
 8002d82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002d86:	61bb      	str	r3, [r7, #24]
 8002d88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d112      	bne.n	8002db4 <HAL_PCD_EP_DB_Transmit+0x1e4>
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	881b      	ldrh	r3, [r3, #0]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	801a      	strh	r2, [r3, #0]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002da8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	801a      	strh	r2, [r3, #0]
 8002db2:	e047      	b.n	8002e44 <HAL_PCD_EP_DB_Transmit+0x274>
 8002db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002db6:	2b3e      	cmp	r3, #62	; 0x3e
 8002db8:	d811      	bhi.n	8002dde <HAL_PCD_EP_DB_Transmit+0x20e>
 8002dba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dbc:	085b      	lsrs	r3, r3, #1
 8002dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d002      	beq.n	8002dd0 <HAL_PCD_EP_DB_Transmit+0x200>
 8002dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dcc:	3301      	adds	r3, #1
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	029b      	lsls	r3, r3, #10
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	801a      	strh	r2, [r3, #0]
 8002ddc:	e032      	b.n	8002e44 <HAL_PCD_EP_DB_Transmit+0x274>
 8002dde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002de0:	095b      	lsrs	r3, r3, #5
 8002de2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002de4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d102      	bne.n	8002df4 <HAL_PCD_EP_DB_Transmit+0x224>
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	3b01      	subs	r3, #1
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	029b      	lsls	r3, r3, #10
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	801a      	strh	r2, [r3, #0]
 8002e0a:	e01b      	b.n	8002e44 <HAL_PCD_EP_DB_Transmit+0x274>
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	785b      	ldrb	r3, [r3, #1]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d117      	bne.n	8002e44 <HAL_PCD_EP_DB_Transmit+0x274>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	627b      	str	r3, [r7, #36]	; 0x24
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	461a      	mov	r2, r3
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	4413      	add	r3, r2
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	011a      	lsls	r2, r3, #4
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	4413      	add	r3, r2
 8002e36:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002e3a:	623b      	str	r3, [r7, #32]
 8002e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	6959      	ldr	r1, [r3, #20]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	891a      	ldrh	r2, [r3, #8]
 8002e50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	f003 ff02 	bl	8006c5c <USB_WritePMA>
 8002e58:	e138      	b.n	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	461a      	mov	r2, r3
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	3306      	adds	r3, #6
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	4413      	add	r3, r2
 8002e78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e7c:	881b      	ldrh	r3, [r3, #0]
 8002e7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e82:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	699a      	ldr	r2, [r3, #24]
 8002e8a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d307      	bcc.n	8002ea2 <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	699a      	ldr	r2, [r3, #24]
 8002e96:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002e9a:	1ad2      	subs	r2, r2, r3
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	619a      	str	r2, [r3, #24]
 8002ea0:	e002      	b.n	8002ea8 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d12e      	bne.n	8002f0e <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f005 fd45 	bl	8008946 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ebc:	88fb      	ldrh	r3, [r7, #6]
 8002ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f040 8102 	bne.w	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	441a      	add	r2, r3
 8002ef4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002ef8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002efc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	8013      	strh	r3, [r2, #0]
 8002f0c:	e0de      	b.n	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d11f      	bne.n	8002f58 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	4413      	add	r3, r2
 8002f26:	881b      	ldrh	r3, [r3, #0]
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f32:	867b      	strh	r3, [r7, #50]	; 0x32
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	441a      	add	r2, r3
 8002f42:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002f44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	f040 80b4 	bne.w	80030cc <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	695a      	ldr	r2, [r3, #20]
 8002f68:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002f6c:	441a      	add	r2, r3
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	69da      	ldr	r2, [r3, #28]
 8002f76:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002f7a:	441a      	add	r2, r3
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	6a1a      	ldr	r2, [r3, #32]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d309      	bcc.n	8002fa0 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	6a1a      	ldr	r2, [r3, #32]
 8002f96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f98:	1ad2      	subs	r2, r2, r3
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	621a      	str	r2, [r3, #32]
 8002f9e:	e015      	b.n	8002fcc <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d107      	bne.n	8002fb8 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 8002fa8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002fac:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002fb6:	e009      	b.n	8002fcc <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	643b      	str	r3, [r7, #64]	; 0x40
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	785b      	ldrb	r3, [r3, #1]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d155      	bne.n	8003086 <HAL_PCD_EP_DB_Transmit+0x4b6>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	461a      	mov	r2, r3
 8002fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fee:	4413      	add	r3, r2
 8002ff0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	011a      	lsls	r2, r3, #4
 8002ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffa:	4413      	add	r3, r2
 8002ffc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003000:	637b      	str	r3, [r7, #52]	; 0x34
 8003002:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003004:	2b00      	cmp	r3, #0
 8003006:	d112      	bne.n	800302e <HAL_PCD_EP_DB_Transmit+0x45e>
 8003008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	b29b      	uxth	r3, r3
 800300e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003012:	b29a      	uxth	r2, r3
 8003014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003016:	801a      	strh	r2, [r3, #0]
 8003018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	b29b      	uxth	r3, r3
 800301e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003026:	b29a      	uxth	r2, r3
 8003028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800302a:	801a      	strh	r2, [r3, #0]
 800302c:	e044      	b.n	80030b8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800302e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003030:	2b3e      	cmp	r3, #62	; 0x3e
 8003032:	d811      	bhi.n	8003058 <HAL_PCD_EP_DB_Transmit+0x488>
 8003034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003036:	085b      	lsrs	r3, r3, #1
 8003038:	64fb      	str	r3, [r7, #76]	; 0x4c
 800303a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b00      	cmp	r3, #0
 8003042:	d002      	beq.n	800304a <HAL_PCD_EP_DB_Transmit+0x47a>
 8003044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003046:	3301      	adds	r3, #1
 8003048:	64fb      	str	r3, [r7, #76]	; 0x4c
 800304a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800304c:	b29b      	uxth	r3, r3
 800304e:	029b      	lsls	r3, r3, #10
 8003050:	b29a      	uxth	r2, r3
 8003052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003054:	801a      	strh	r2, [r3, #0]
 8003056:	e02f      	b.n	80030b8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800305e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003060:	f003 031f 	and.w	r3, r3, #31
 8003064:	2b00      	cmp	r3, #0
 8003066:	d102      	bne.n	800306e <HAL_PCD_EP_DB_Transmit+0x49e>
 8003068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800306a:	3b01      	subs	r3, #1
 800306c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800306e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003070:	b29b      	uxth	r3, r3
 8003072:	029b      	lsls	r3, r3, #10
 8003074:	b29b      	uxth	r3, r3
 8003076:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800307a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800307e:	b29a      	uxth	r2, r3
 8003080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003082:	801a      	strh	r2, [r3, #0]
 8003084:	e018      	b.n	80030b8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	785b      	ldrb	r3, [r3, #1]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d114      	bne.n	80030b8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003096:	b29b      	uxth	r3, r3
 8003098:	461a      	mov	r2, r3
 800309a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800309c:	4413      	add	r3, r2
 800309e:	643b      	str	r3, [r7, #64]	; 0x40
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	011a      	lsls	r2, r3, #4
 80030a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030a8:	4413      	add	r3, r2
 80030aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030b6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	6959      	ldr	r1, [r3, #20]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	895a      	ldrh	r2, [r3, #10]
 80030c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	f003 fdc8 	bl	8006c5c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	461a      	mov	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	881b      	ldrh	r3, [r3, #0]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030e6:	82bb      	strh	r3, [r7, #20]
 80030e8:	8abb      	ldrh	r3, [r7, #20]
 80030ea:	f083 0310 	eor.w	r3, r3, #16
 80030ee:	82bb      	strh	r3, [r7, #20]
 80030f0:	8abb      	ldrh	r3, [r7, #20]
 80030f2:	f083 0320 	eor.w	r3, r3, #32
 80030f6:	82bb      	strh	r3, [r7, #20]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	461a      	mov	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	441a      	add	r2, r3
 8003106:	8abb      	ldrh	r3, [r7, #20]
 8003108:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800310c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003118:	b29b      	uxth	r3, r3
 800311a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3750      	adds	r7, #80	; 0x50
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003126:	b480      	push	{r7}
 8003128:	b087      	sub	sp, #28
 800312a:	af00      	add	r7, sp, #0
 800312c:	60f8      	str	r0, [r7, #12]
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	817b      	strh	r3, [r7, #10]
 8003134:	4613      	mov	r3, r2
 8003136:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003138:	897b      	ldrh	r3, [r7, #10]
 800313a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313e:	b29b      	uxth	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00b      	beq.n	800315c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003144:	897b      	ldrh	r3, [r7, #10]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	4413      	add	r3, r2
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	e009      	b.n	8003170 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800315c:	897a      	ldrh	r2, [r7, #10]
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	4413      	add	r3, r2
 800316e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003170:	893b      	ldrh	r3, [r7, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d107      	bne.n	8003186 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2200      	movs	r2, #0
 800317a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	b29a      	uxth	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	80da      	strh	r2, [r3, #6]
 8003184:	e00b      	b.n	800319e <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2201      	movs	r2, #1
 800318a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	b29a      	uxth	r2, r3
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	0c1b      	lsrs	r3, r3, #16
 8003198:	b29a      	uxth	r2, r3
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	371c      	adds	r7, #28
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr
	...

080031ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e26c      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8087 	beq.w	80032da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031cc:	4b92      	ldr	r3, [pc, #584]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 030c 	and.w	r3, r3, #12
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d00c      	beq.n	80031f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031d8:	4b8f      	ldr	r3, [pc, #572]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f003 030c 	and.w	r3, r3, #12
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d112      	bne.n	800320a <HAL_RCC_OscConfig+0x5e>
 80031e4:	4b8c      	ldr	r3, [pc, #560]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f0:	d10b      	bne.n	800320a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f2:	4b89      	ldr	r3, [pc, #548]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d06c      	beq.n	80032d8 <HAL_RCC_OscConfig+0x12c>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d168      	bne.n	80032d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e246      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003212:	d106      	bne.n	8003222 <HAL_RCC_OscConfig+0x76>
 8003214:	4b80      	ldr	r3, [pc, #512]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a7f      	ldr	r2, [pc, #508]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800321a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800321e:	6013      	str	r3, [r2, #0]
 8003220:	e02e      	b.n	8003280 <HAL_RCC_OscConfig+0xd4>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10c      	bne.n	8003244 <HAL_RCC_OscConfig+0x98>
 800322a:	4b7b      	ldr	r3, [pc, #492]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a7a      	ldr	r2, [pc, #488]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	4b78      	ldr	r3, [pc, #480]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a77      	ldr	r2, [pc, #476]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800323c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	e01d      	b.n	8003280 <HAL_RCC_OscConfig+0xd4>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800324c:	d10c      	bne.n	8003268 <HAL_RCC_OscConfig+0xbc>
 800324e:	4b72      	ldr	r3, [pc, #456]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a71      	ldr	r2, [pc, #452]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	4b6f      	ldr	r3, [pc, #444]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a6e      	ldr	r2, [pc, #440]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	e00b      	b.n	8003280 <HAL_RCC_OscConfig+0xd4>
 8003268:	4b6b      	ldr	r3, [pc, #428]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a6a      	ldr	r2, [pc, #424]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800326e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003272:	6013      	str	r3, [r2, #0]
 8003274:	4b68      	ldr	r3, [pc, #416]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a67      	ldr	r2, [pc, #412]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800327a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800327e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d013      	beq.n	80032b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7fe f880 	bl	800138c <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003290:	f7fe f87c 	bl	800138c <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	; 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e1fa      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a2:	4b5d      	ldr	r3, [pc, #372]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0xe4>
 80032ae:	e014      	b.n	80032da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7fe f86c 	bl	800138c <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b8:	f7fe f868 	bl	800138c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b64      	cmp	r3, #100	; 0x64
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e1e6      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ca:	4b53      	ldr	r3, [pc, #332]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x10c>
 80032d6:	e000      	b.n	80032da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d063      	beq.n	80033ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032e6:	4b4c      	ldr	r3, [pc, #304]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00b      	beq.n	800330a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032f2:	4b49      	ldr	r3, [pc, #292]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d11c      	bne.n	8003338 <HAL_RCC_OscConfig+0x18c>
 80032fe:	4b46      	ldr	r3, [pc, #280]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d116      	bne.n	8003338 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330a:	4b43      	ldr	r3, [pc, #268]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d005      	beq.n	8003322 <HAL_RCC_OscConfig+0x176>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d001      	beq.n	8003322 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e1ba      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003322:	4b3d      	ldr	r3, [pc, #244]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	4939      	ldr	r1, [pc, #228]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003336:	e03a      	b.n	80033ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d020      	beq.n	8003382 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003340:	4b36      	ldr	r3, [pc, #216]	; (800341c <HAL_RCC_OscConfig+0x270>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003346:	f7fe f821 	bl	800138c <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334e:	f7fe f81d 	bl	800138c <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e19b      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003360:	4b2d      	ldr	r3, [pc, #180]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336c:	4b2a      	ldr	r3, [pc, #168]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4927      	ldr	r1, [pc, #156]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 800337c:	4313      	orrs	r3, r2
 800337e:	600b      	str	r3, [r1, #0]
 8003380:	e015      	b.n	80033ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003382:	4b26      	ldr	r3, [pc, #152]	; (800341c <HAL_RCC_OscConfig+0x270>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003388:	f7fe f800 	bl	800138c <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003390:	f7fd fffc 	bl	800138c <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e17a      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a2:	4b1d      	ldr	r3, [pc, #116]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d03a      	beq.n	8003430 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d019      	beq.n	80033f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c2:	4b17      	ldr	r3, [pc, #92]	; (8003420 <HAL_RCC_OscConfig+0x274>)
 80033c4:	2201      	movs	r2, #1
 80033c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c8:	f7fd ffe0 	bl	800138c <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d0:	f7fd ffdc 	bl	800138c <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e15a      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e2:	4b0d      	ldr	r3, [pc, #52]	; (8003418 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033ee:	2001      	movs	r0, #1
 80033f0:	f000 fb10 	bl	8003a14 <RCC_Delay>
 80033f4:	e01c      	b.n	8003430 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f6:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <HAL_RCC_OscConfig+0x274>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033fc:	f7fd ffc6 	bl	800138c <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003402:	e00f      	b.n	8003424 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003404:	f7fd ffc2 	bl	800138c <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d908      	bls.n	8003424 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e140      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
 8003416:	bf00      	nop
 8003418:	40021000 	.word	0x40021000
 800341c:	42420000 	.word	0x42420000
 8003420:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003424:	4b9e      	ldr	r3, [pc, #632]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1e9      	bne.n	8003404 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 80a6 	beq.w	800358a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800343e:	2300      	movs	r3, #0
 8003440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003442:	4b97      	ldr	r3, [pc, #604]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10d      	bne.n	800346a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344e:	4b94      	ldr	r3, [pc, #592]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	4a93      	ldr	r2, [pc, #588]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003458:	61d3      	str	r3, [r2, #28]
 800345a:	4b91      	ldr	r3, [pc, #580]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003466:	2301      	movs	r3, #1
 8003468:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346a:	4b8e      	ldr	r3, [pc, #568]	; (80036a4 <HAL_RCC_OscConfig+0x4f8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d118      	bne.n	80034a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003476:	4b8b      	ldr	r3, [pc, #556]	; (80036a4 <HAL_RCC_OscConfig+0x4f8>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a8a      	ldr	r2, [pc, #552]	; (80036a4 <HAL_RCC_OscConfig+0x4f8>)
 800347c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003482:	f7fd ff83 	bl	800138c <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800348a:	f7fd ff7f 	bl	800138c <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b64      	cmp	r3, #100	; 0x64
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e0fd      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349c:	4b81      	ldr	r3, [pc, #516]	; (80036a4 <HAL_RCC_OscConfig+0x4f8>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x312>
 80034b0:	4b7b      	ldr	r3, [pc, #492]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	4a7a      	ldr	r2, [pc, #488]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	6213      	str	r3, [r2, #32]
 80034bc:	e02d      	b.n	800351a <HAL_RCC_OscConfig+0x36e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCC_OscConfig+0x334>
 80034c6:	4b76      	ldr	r3, [pc, #472]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	4a75      	ldr	r2, [pc, #468]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034cc:	f023 0301 	bic.w	r3, r3, #1
 80034d0:	6213      	str	r3, [r2, #32]
 80034d2:	4b73      	ldr	r3, [pc, #460]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	4a72      	ldr	r2, [pc, #456]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034d8:	f023 0304 	bic.w	r3, r3, #4
 80034dc:	6213      	str	r3, [r2, #32]
 80034de:	e01c      	b.n	800351a <HAL_RCC_OscConfig+0x36e>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	2b05      	cmp	r3, #5
 80034e6:	d10c      	bne.n	8003502 <HAL_RCC_OscConfig+0x356>
 80034e8:	4b6d      	ldr	r3, [pc, #436]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	4a6c      	ldr	r2, [pc, #432]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034ee:	f043 0304 	orr.w	r3, r3, #4
 80034f2:	6213      	str	r3, [r2, #32]
 80034f4:	4b6a      	ldr	r3, [pc, #424]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	4a69      	ldr	r2, [pc, #420]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80034fa:	f043 0301 	orr.w	r3, r3, #1
 80034fe:	6213      	str	r3, [r2, #32]
 8003500:	e00b      	b.n	800351a <HAL_RCC_OscConfig+0x36e>
 8003502:	4b67      	ldr	r3, [pc, #412]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	4a66      	ldr	r2, [pc, #408]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003508:	f023 0301 	bic.w	r3, r3, #1
 800350c:	6213      	str	r3, [r2, #32]
 800350e:	4b64      	ldr	r3, [pc, #400]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	4a63      	ldr	r2, [pc, #396]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	f023 0304 	bic.w	r3, r3, #4
 8003518:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d015      	beq.n	800354e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003522:	f7fd ff33 	bl	800138c <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003528:	e00a      	b.n	8003540 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352a:	f7fd ff2f 	bl	800138c <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	f241 3288 	movw	r2, #5000	; 0x1388
 8003538:	4293      	cmp	r3, r2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e0ab      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003540:	4b57      	ldr	r3, [pc, #348]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ee      	beq.n	800352a <HAL_RCC_OscConfig+0x37e>
 800354c:	e014      	b.n	8003578 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354e:	f7fd ff1d 	bl	800138c <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003554:	e00a      	b.n	800356c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003556:	f7fd ff19 	bl	800138c <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	f241 3288 	movw	r2, #5000	; 0x1388
 8003564:	4293      	cmp	r3, r2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e095      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356c:	4b4c      	ldr	r3, [pc, #304]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1ee      	bne.n	8003556 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003578:	7dfb      	ldrb	r3, [r7, #23]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d105      	bne.n	800358a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800357e:	4b48      	ldr	r3, [pc, #288]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	4a47      	ldr	r2, [pc, #284]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003584:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003588:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 8081 	beq.w	8003696 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003594:	4b42      	ldr	r3, [pc, #264]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 030c 	and.w	r3, r3, #12
 800359c:	2b08      	cmp	r3, #8
 800359e:	d061      	beq.n	8003664 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d146      	bne.n	8003636 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a8:	4b3f      	ldr	r3, [pc, #252]	; (80036a8 <HAL_RCC_OscConfig+0x4fc>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ae:	f7fd feed 	bl	800138c <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b6:	f7fd fee9 	bl	800138c <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e067      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035c8:	4b35      	ldr	r3, [pc, #212]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1f0      	bne.n	80035b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035dc:	d108      	bne.n	80035f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035de:	4b30      	ldr	r3, [pc, #192]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	492d      	ldr	r1, [pc, #180]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035f0:	4b2b      	ldr	r3, [pc, #172]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a19      	ldr	r1, [r3, #32]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003600:	430b      	orrs	r3, r1
 8003602:	4927      	ldr	r1, [pc, #156]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003604:	4313      	orrs	r3, r2
 8003606:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003608:	4b27      	ldr	r3, [pc, #156]	; (80036a8 <HAL_RCC_OscConfig+0x4fc>)
 800360a:	2201      	movs	r2, #1
 800360c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360e:	f7fd febd 	bl	800138c <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003616:	f7fd feb9 	bl	800138c <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e037      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003628:	4b1d      	ldr	r3, [pc, #116]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0f0      	beq.n	8003616 <HAL_RCC_OscConfig+0x46a>
 8003634:	e02f      	b.n	8003696 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003636:	4b1c      	ldr	r3, [pc, #112]	; (80036a8 <HAL_RCC_OscConfig+0x4fc>)
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363c:	f7fd fea6 	bl	800138c <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003644:	f7fd fea2 	bl	800138c <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e020      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003656:	4b12      	ldr	r3, [pc, #72]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f0      	bne.n	8003644 <HAL_RCC_OscConfig+0x498>
 8003662:	e018      	b.n	8003696 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e013      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003670:	4b0b      	ldr	r3, [pc, #44]	; (80036a0 <HAL_RCC_OscConfig+0x4f4>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	429a      	cmp	r2, r3
 8003682:	d106      	bne.n	8003692 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368e:	429a      	cmp	r2, r3
 8003690:	d001      	beq.n	8003696 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	40007000 	.word	0x40007000
 80036a8:	42420060 	.word	0x42420060

080036ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e0d0      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036c0:	4b6a      	ldr	r3, [pc, #424]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d910      	bls.n	80036f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b67      	ldr	r3, [pc, #412]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f023 0207 	bic.w	r2, r3, #7
 80036d6:	4965      	ldr	r1, [pc, #404]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	4313      	orrs	r3, r2
 80036dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b63      	ldr	r3, [pc, #396]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0b8      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d020      	beq.n	800373e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003708:	4b59      	ldr	r3, [pc, #356]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	4a58      	ldr	r2, [pc, #352]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800370e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003712:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b00      	cmp	r3, #0
 800371e:	d005      	beq.n	800372c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003720:	4b53      	ldr	r3, [pc, #332]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	4a52      	ldr	r2, [pc, #328]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800372a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800372c:	4b50      	ldr	r3, [pc, #320]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	494d      	ldr	r1, [pc, #308]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800373a:	4313      	orrs	r3, r2
 800373c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d040      	beq.n	80037cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	4b47      	ldr	r3, [pc, #284]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d115      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e07f      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b02      	cmp	r3, #2
 8003768:	d107      	bne.n	800377a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376a:	4b41      	ldr	r3, [pc, #260]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d109      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e073      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377a:	4b3d      	ldr	r3, [pc, #244]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e06b      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800378a:	4b39      	ldr	r3, [pc, #228]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f023 0203 	bic.w	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	4936      	ldr	r1, [pc, #216]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800379c:	f7fd fdf6 	bl	800138c <HAL_GetTick>
 80037a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	e00a      	b.n	80037ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a4:	f7fd fdf2 	bl	800138c <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e053      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ba:	4b2d      	ldr	r3, [pc, #180]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 020c 	and.w	r2, r3, #12
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d1eb      	bne.n	80037a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037cc:	4b27      	ldr	r3, [pc, #156]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d210      	bcs.n	80037fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b24      	ldr	r3, [pc, #144]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 0207 	bic.w	r2, r3, #7
 80037e2:	4922      	ldr	r1, [pc, #136]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d001      	beq.n	80037fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e032      	b.n	8003862 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003808:	4b19      	ldr	r3, [pc, #100]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	4916      	ldr	r1, [pc, #88]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003816:	4313      	orrs	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b00      	cmp	r3, #0
 8003824:	d009      	beq.n	800383a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003826:	4b12      	ldr	r3, [pc, #72]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	490e      	ldr	r1, [pc, #56]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	4313      	orrs	r3, r2
 8003838:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800383a:	f000 f859 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 800383e:	4602      	mov	r2, r0
 8003840:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	091b      	lsrs	r3, r3, #4
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	490a      	ldr	r1, [pc, #40]	; (8003874 <HAL_RCC_ClockConfig+0x1c8>)
 800384c:	5ccb      	ldrb	r3, [r1, r3]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	4a09      	ldr	r2, [pc, #36]	; (8003878 <HAL_RCC_ClockConfig+0x1cc>)
 8003854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003856:	4b09      	ldr	r3, [pc, #36]	; (800387c <HAL_RCC_ClockConfig+0x1d0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fd fd54 	bl	8001308 <HAL_InitTick>

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40022000 	.word	0x40022000
 8003870:	40021000 	.word	0x40021000
 8003874:	0800a6e4 	.word	0x0800a6e4
 8003878:	2000001c 	.word	0x2000001c
 800387c:	20000020 	.word	0x20000020

08003880 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	; 0x28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 800388c:	f107 0318 	add.w	r3, r7, #24
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	605a      	str	r2, [r3, #4]
 8003896:	609a      	str	r2, [r3, #8]
 8003898:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800389a:	2302      	movs	r3, #2
 800389c:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 800389e:	2303      	movs	r3, #3
 80038a0:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 80038a2:	2300      	movs	r3, #0
 80038a4:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80038a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038aa:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80038ac:	4b0e      	ldr	r3, [pc, #56]	; (80038e8 <HAL_RCC_MCOConfig+0x68>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	4a0d      	ldr	r2, [pc, #52]	; (80038e8 <HAL_RCC_MCOConfig+0x68>)
 80038b2:	f043 0304 	orr.w	r3, r3, #4
 80038b6:	6193      	str	r3, [r2, #24]
 80038b8:	4b0b      	ldr	r3, [pc, #44]	; (80038e8 <HAL_RCC_MCOConfig+0x68>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80038c4:	f107 0318 	add.w	r3, r7, #24
 80038c8:	4619      	mov	r1, r3
 80038ca:	4808      	ldr	r0, [pc, #32]	; (80038ec <HAL_RCC_MCOConfig+0x6c>)
 80038cc:	f7fd ff10 	bl	80016f0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <HAL_RCC_MCOConfig+0x68>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80038d8:	4903      	ldr	r1, [pc, #12]	; (80038e8 <HAL_RCC_MCOConfig+0x68>)
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	4313      	orrs	r3, r2
 80038de:	604b      	str	r3, [r1, #4]
}
 80038e0:	bf00      	nop
 80038e2:	3728      	adds	r7, #40	; 0x28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40010800 	.word	0x40010800

080038f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f0:	b490      	push	{r4, r7}
 80038f2:	b08a      	sub	sp, #40	; 0x28
 80038f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038f6:	4b2a      	ldr	r3, [pc, #168]	; (80039a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80038f8:	1d3c      	adds	r4, r7, #4
 80038fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003900:	f240 2301 	movw	r3, #513	; 0x201
 8003904:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
 800390a:	2300      	movs	r3, #0
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	2300      	movs	r3, #0
 8003910:	627b      	str	r3, [r7, #36]	; 0x24
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800391a:	4b22      	ldr	r3, [pc, #136]	; (80039a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b04      	cmp	r3, #4
 8003928:	d002      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0x40>
 800392a:	2b08      	cmp	r3, #8
 800392c:	d003      	beq.n	8003936 <HAL_RCC_GetSysClockFreq+0x46>
 800392e:	e02d      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003930:	4b1d      	ldr	r3, [pc, #116]	; (80039a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003932:	623b      	str	r3, [r7, #32]
      break;
 8003934:	e02d      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	0c9b      	lsrs	r3, r3, #18
 800393a:	f003 030f 	and.w	r3, r3, #15
 800393e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003942:	4413      	add	r3, r2
 8003944:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003948:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003954:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	0c5b      	lsrs	r3, r3, #17
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003962:	4413      	add	r3, r2
 8003964:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003968:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	4a0e      	ldr	r2, [pc, #56]	; (80039a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800396e:	fb02 f203 	mul.w	r2, r2, r3
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	fbb2 f3f3 	udiv	r3, r2, r3
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
 800397a:	e004      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	4a0b      	ldr	r2, [pc, #44]	; (80039ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8003980:	fb02 f303 	mul.w	r3, r2, r3
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	623b      	str	r3, [r7, #32]
      break;
 800398a:	e002      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800398c:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800398e:	623b      	str	r3, [r7, #32]
      break;
 8003990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003992:	6a3b      	ldr	r3, [r7, #32]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3728      	adds	r7, #40	; 0x28
 8003998:	46bd      	mov	sp, r7
 800399a:	bc90      	pop	{r4, r7}
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	0800a68c 	.word	0x0800a68c
 80039a4:	40021000 	.word	0x40021000
 80039a8:	007a1200 	.word	0x007a1200
 80039ac:	003d0900 	.word	0x003d0900

080039b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b4:	4b02      	ldr	r3, [pc, #8]	; (80039c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80039b6:	681b      	ldr	r3, [r3, #0]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr
 80039c0:	2000001c 	.word	0x2000001c

080039c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039c8:	f7ff fff2 	bl	80039b0 <HAL_RCC_GetHCLKFreq>
 80039cc:	4602      	mov	r2, r0
 80039ce:	4b05      	ldr	r3, [pc, #20]	; (80039e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	4903      	ldr	r1, [pc, #12]	; (80039e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039da:	5ccb      	ldrb	r3, [r1, r3]
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40021000 	.word	0x40021000
 80039e8:	0800a6f4 	.word	0x0800a6f4

080039ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039f0:	f7ff ffde 	bl	80039b0 <HAL_RCC_GetHCLKFreq>
 80039f4:	4602      	mov	r2, r0
 80039f6:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	0adb      	lsrs	r3, r3, #11
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	4903      	ldr	r1, [pc, #12]	; (8003a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a02:	5ccb      	ldrb	r3, [r1, r3]
 8003a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	0800a6f4 	.word	0x0800a6f4

08003a14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	; (8003a48 <RCC_Delay+0x34>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a0a      	ldr	r2, [pc, #40]	; (8003a4c <RCC_Delay+0x38>)
 8003a22:	fba2 2303 	umull	r2, r3, r2, r3
 8003a26:	0a5b      	lsrs	r3, r3, #9
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a30:	bf00      	nop
  }
  while (Delay --);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1e5a      	subs	r2, r3, #1
 8003a36:	60fa      	str	r2, [r7, #12]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1f9      	bne.n	8003a30 <RCC_Delay+0x1c>
}
 8003a3c:	bf00      	nop
 8003a3e:	bf00      	nop
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr
 8003a48:	2000001c 	.word	0x2000001c
 8003a4c:	10624dd3 	.word	0x10624dd3

08003a50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	613b      	str	r3, [r7, #16]
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d07d      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a70:	4b4f      	ldr	r3, [pc, #316]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10d      	bne.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a7c:	4b4c      	ldr	r3, [pc, #304]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	4a4b      	ldr	r2, [pc, #300]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a86:	61d3      	str	r3, [r2, #28]
 8003a88:	4b49      	ldr	r3, [pc, #292]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a8a:	69db      	ldr	r3, [r3, #28]
 8003a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a94:	2301      	movs	r3, #1
 8003a96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a98:	4b46      	ldr	r3, [pc, #280]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d118      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aa4:	4b43      	ldr	r3, [pc, #268]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a42      	ldr	r2, [pc, #264]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab0:	f7fd fc6c 	bl	800138c <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab6:	e008      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab8:	f7fd fc68 	bl	800138c <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	; 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e06d      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aca:	4b3a      	ldr	r3, [pc, #232]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ad6:	4b36      	ldr	r3, [pc, #216]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ade:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d02e      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d027      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003af4:	4b2e      	ldr	r3, [pc, #184]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003afc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003afe:	4b2e      	ldr	r3, [pc, #184]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b00:	2201      	movs	r2, #1
 8003b02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b04:	4b2c      	ldr	r3, [pc, #176]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b0a:	4a29      	ldr	r2, [pc, #164]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d014      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1a:	f7fd fc37 	bl	800138c <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b20:	e00a      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b22:	f7fd fc33 	bl	800138c <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e036      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b38:	4b1d      	ldr	r3, [pc, #116]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0ee      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b44:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4917      	ldr	r1, [pc, #92]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b56:	7dfb      	ldrb	r3, [r7, #23]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d105      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b5c:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b5e:	69db      	ldr	r3, [r3, #28]
 8003b60:	4a13      	ldr	r2, [pc, #76]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b74:	4b0e      	ldr	r3, [pc, #56]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	490b      	ldr	r1, [pc, #44]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0310 	and.w	r3, r3, #16
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d008      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b92:	4b07      	ldr	r3, [pc, #28]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	4904      	ldr	r1, [pc, #16]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40021000 	.word	0x40021000
 8003bb4:	40007000 	.word	0x40007000
 8003bb8:	42420440 	.word	0x42420440

08003bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e041      	b.n	8003c52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d106      	bne.n	8003be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7fd f96c 	bl	8000ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	f000 fa70 	bl	80040e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d001      	beq.n	8003c74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e03a      	b.n	8003cea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a18      	ldr	r2, [pc, #96]	; (8003cf4 <HAL_TIM_Base_Start_IT+0x98>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00e      	beq.n	8003cb4 <HAL_TIM_Base_Start_IT+0x58>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9e:	d009      	beq.n	8003cb4 <HAL_TIM_Base_Start_IT+0x58>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a14      	ldr	r2, [pc, #80]	; (8003cf8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d004      	beq.n	8003cb4 <HAL_TIM_Base_Start_IT+0x58>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a13      	ldr	r2, [pc, #76]	; (8003cfc <HAL_TIM_Base_Start_IT+0xa0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d111      	bne.n	8003cd8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b06      	cmp	r3, #6
 8003cc4:	d010      	beq.n	8003ce8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0201 	orr.w	r2, r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd6:	e007      	b.n	8003ce8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0201 	orr.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr
 8003cf4:	40012c00 	.word	0x40012c00
 8003cf8:	40000400 	.word	0x40000400
 8003cfc:	40000800 	.word	0x40000800

08003d00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d122      	bne.n	8003d5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d11b      	bne.n	8003d5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f06f 0202 	mvn.w	r2, #2
 8003d2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 f9b1 	bl	80040aa <HAL_TIM_IC_CaptureCallback>
 8003d48:	e005      	b.n	8003d56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f9a4 	bl	8004098 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f9b3 	bl	80040bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d122      	bne.n	8003db0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	f003 0304 	and.w	r3, r3, #4
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d11b      	bne.n	8003db0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f06f 0204 	mvn.w	r2, #4
 8003d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2202      	movs	r2, #2
 8003d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f987 	bl	80040aa <HAL_TIM_IC_CaptureCallback>
 8003d9c:	e005      	b.n	8003daa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f97a 	bl	8004098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 f989 	bl	80040bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b08      	cmp	r3, #8
 8003dbc:	d122      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f003 0308 	and.w	r3, r3, #8
 8003dc8:	2b08      	cmp	r3, #8
 8003dca:	d11b      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0208 	mvn.w	r2, #8
 8003dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2204      	movs	r2, #4
 8003dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f95d 	bl	80040aa <HAL_TIM_IC_CaptureCallback>
 8003df0:	e005      	b.n	8003dfe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f950 	bl	8004098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f95f 	bl	80040bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b10      	cmp	r3, #16
 8003e10:	d122      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	2b10      	cmp	r3, #16
 8003e1e:	d11b      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0210 	mvn.w	r2, #16
 8003e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2208      	movs	r2, #8
 8003e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 f933 	bl	80040aa <HAL_TIM_IC_CaptureCallback>
 8003e44:	e005      	b.n	8003e52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f926 	bl	8004098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f935 	bl	80040bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d10e      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0201 	mvn.w	r2, #1
 8003e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7fc ffb6 	bl	8000df0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e8e:	2b80      	cmp	r3, #128	; 0x80
 8003e90:	d10e      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e9c:	2b80      	cmp	r3, #128	; 0x80
 8003e9e:	d107      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa77 	bl	800439e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eba:	2b40      	cmp	r3, #64	; 0x40
 8003ebc:	d10e      	bne.n	8003edc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec8:	2b40      	cmp	r3, #64	; 0x40
 8003eca:	d107      	bne.n	8003edc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f8f9 	bl	80040ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b20      	cmp	r3, #32
 8003ee8:	d10e      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b20      	cmp	r3, #32
 8003ef6:	d107      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0220 	mvn.w	r2, #32
 8003f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 fa42 	bl	800438c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <HAL_TIM_ConfigClockSource+0x18>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e0b3      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x180>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f4e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f60:	d03e      	beq.n	8003fe0 <HAL_TIM_ConfigClockSource+0xd0>
 8003f62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f66:	f200 8087 	bhi.w	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f6e:	f000 8085 	beq.w	800407c <HAL_TIM_ConfigClockSource+0x16c>
 8003f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f76:	d87f      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f78:	2b70      	cmp	r3, #112	; 0x70
 8003f7a:	d01a      	beq.n	8003fb2 <HAL_TIM_ConfigClockSource+0xa2>
 8003f7c:	2b70      	cmp	r3, #112	; 0x70
 8003f7e:	d87b      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f80:	2b60      	cmp	r3, #96	; 0x60
 8003f82:	d050      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x116>
 8003f84:	2b60      	cmp	r3, #96	; 0x60
 8003f86:	d877      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f88:	2b50      	cmp	r3, #80	; 0x50
 8003f8a:	d03c      	beq.n	8004006 <HAL_TIM_ConfigClockSource+0xf6>
 8003f8c:	2b50      	cmp	r3, #80	; 0x50
 8003f8e:	d873      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f90:	2b40      	cmp	r3, #64	; 0x40
 8003f92:	d058      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x136>
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d86f      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003f98:	2b30      	cmp	r3, #48	; 0x30
 8003f9a:	d064      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x156>
 8003f9c:	2b30      	cmp	r3, #48	; 0x30
 8003f9e:	d86b      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003fa0:	2b20      	cmp	r3, #32
 8003fa2:	d060      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x156>
 8003fa4:	2b20      	cmp	r3, #32
 8003fa6:	d867      	bhi.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d05c      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x156>
 8003fac:	2b10      	cmp	r3, #16
 8003fae:	d05a      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003fb0:	e062      	b.n	8004078 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6818      	ldr	r0, [r3, #0]
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	6899      	ldr	r1, [r3, #8]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f000 f966 	bl	8004292 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fd4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	609a      	str	r2, [r3, #8]
      break;
 8003fde:	e04e      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	6899      	ldr	r1, [r3, #8]
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f000 f94f 	bl	8004292 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689a      	ldr	r2, [r3, #8]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004002:	609a      	str	r2, [r3, #8]
      break;
 8004004:	e03b      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	6859      	ldr	r1, [r3, #4]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	461a      	mov	r2, r3
 8004014:	f000 f8c6 	bl	80041a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2150      	movs	r1, #80	; 0x50
 800401e:	4618      	mov	r0, r3
 8004020:	f000 f91d 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8004024:	e02b      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6859      	ldr	r1, [r3, #4]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	461a      	mov	r2, r3
 8004034:	f000 f8e4 	bl	8004200 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2160      	movs	r1, #96	; 0x60
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f90d 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8004044:	e01b      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	6859      	ldr	r1, [r3, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	461a      	mov	r2, r3
 8004054:	f000 f8a6 	bl	80041a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2140      	movs	r1, #64	; 0x40
 800405e:	4618      	mov	r0, r3
 8004060:	f000 f8fd 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8004064:	e00b      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4619      	mov	r1, r3
 8004070:	4610      	mov	r0, r2
 8004072:	f000 f8f4 	bl	800425e <TIM_ITRx_SetConfig>
        break;
 8004076:	e002      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004078:	bf00      	nop
 800407a:	e000      	b.n	800407e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800407c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bc80      	pop	{r7}
 80040a8:	4770      	bx	lr

080040aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr

080040bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a29      	ldr	r2, [pc, #164]	; (8004198 <TIM_Base_SetConfig+0xb8>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d00b      	beq.n	8004110 <TIM_Base_SetConfig+0x30>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040fe:	d007      	beq.n	8004110 <TIM_Base_SetConfig+0x30>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a26      	ldr	r2, [pc, #152]	; (800419c <TIM_Base_SetConfig+0xbc>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d003      	beq.n	8004110 <TIM_Base_SetConfig+0x30>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a25      	ldr	r2, [pc, #148]	; (80041a0 <TIM_Base_SetConfig+0xc0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d108      	bne.n	8004122 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a1c      	ldr	r2, [pc, #112]	; (8004198 <TIM_Base_SetConfig+0xb8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00b      	beq.n	8004142 <TIM_Base_SetConfig+0x62>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004130:	d007      	beq.n	8004142 <TIM_Base_SetConfig+0x62>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a19      	ldr	r2, [pc, #100]	; (800419c <TIM_Base_SetConfig+0xbc>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d003      	beq.n	8004142 <TIM_Base_SetConfig+0x62>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a18      	ldr	r2, [pc, #96]	; (80041a0 <TIM_Base_SetConfig+0xc0>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d108      	bne.n	8004154 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004148:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	4313      	orrs	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a07      	ldr	r2, [pc, #28]	; (8004198 <TIM_Base_SetConfig+0xb8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d103      	bne.n	8004188 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	691a      	ldr	r2, [r3, #16]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	615a      	str	r2, [r3, #20]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	bc80      	pop	{r7}
 8004196:	4770      	bx	lr
 8004198:	40012c00 	.word	0x40012c00
 800419c:	40000400 	.word	0x40000400
 80041a0:	40000800 	.word	0x40000800

080041a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	f023 0201 	bic.w	r2, r3, #1
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f023 030a 	bic.w	r3, r3, #10
 80041e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	621a      	str	r2, [r3, #32]
}
 80041f6:	bf00      	nop
 80041f8:	371c      	adds	r7, #28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr

08004200 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004200:	b480      	push	{r7}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	f023 0210 	bic.w	r2, r3, #16
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800422a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	031b      	lsls	r3, r3, #12
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	4313      	orrs	r3, r2
 8004234:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800423c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	621a      	str	r2, [r3, #32]
}
 8004254:	bf00      	nop
 8004256:	371c      	adds	r7, #28
 8004258:	46bd      	mov	sp, r7
 800425a:	bc80      	pop	{r7}
 800425c:	4770      	bx	lr

0800425e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800425e:	b480      	push	{r7}
 8004260:	b085      	sub	sp, #20
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004274:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	f043 0307 	orr.w	r3, r3, #7
 8004280:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	609a      	str	r2, [r3, #8]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	bc80      	pop	{r7}
 8004290:	4770      	bx	lr

08004292 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004292:	b480      	push	{r7}
 8004294:	b087      	sub	sp, #28
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
 800429e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	021a      	lsls	r2, r3, #8
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	431a      	orrs	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	4313      	orrs	r3, r2
 80042be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	609a      	str	r2, [r3, #8]
}
 80042c6:	bf00      	nop
 80042c8:	371c      	adds	r7, #28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr

080042d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d101      	bne.n	80042e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042e4:	2302      	movs	r3, #2
 80042e6:	e046      	b.n	8004376 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a16      	ldr	r2, [pc, #88]	; (8004380 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d00e      	beq.n	800434a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004334:	d009      	beq.n	800434a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a12      	ldr	r2, [pc, #72]	; (8004384 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d004      	beq.n	800434a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a10      	ldr	r2, [pc, #64]	; (8004388 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d10c      	bne.n	8004364 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004350:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	4313      	orrs	r3, r2
 800435a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr
 8004380:	40012c00 	.word	0x40012c00
 8004384:	40000400 	.word	0x40000400
 8004388:	40000800 	.word	0x40000800

0800438c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr

0800439e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr

080043b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e03f      	b.n	8004442 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fc fdb4 	bl	8000f44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2224      	movs	r2, #36	; 0x24
 80043e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 fb83 	bl	8004b00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	691a      	ldr	r2, [r3, #16]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004408:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004418:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004428:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b08a      	sub	sp, #40	; 0x28
 800444e:	af02      	add	r7, sp, #8
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	603b      	str	r3, [r7, #0]
 8004456:	4613      	mov	r3, r2
 8004458:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b20      	cmp	r3, #32
 8004468:	d17c      	bne.n	8004564 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d002      	beq.n	8004476 <HAL_UART_Transmit+0x2c>
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e075      	b.n	8004566 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004480:	2b01      	cmp	r3, #1
 8004482:	d101      	bne.n	8004488 <HAL_UART_Transmit+0x3e>
 8004484:	2302      	movs	r3, #2
 8004486:	e06e      	b.n	8004566 <HAL_UART_Transmit+0x11c>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2221      	movs	r2, #33	; 0x21
 800449a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800449e:	f7fc ff75 	bl	800138c <HAL_GetTick>
 80044a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	88fa      	ldrh	r2, [r7, #6]
 80044a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b8:	d108      	bne.n	80044cc <HAL_UART_Transmit+0x82>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d104      	bne.n	80044cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	e003      	b.n	80044d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80044dc:	e02a      	b.n	8004534 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	2200      	movs	r2, #0
 80044e6:	2180      	movs	r1, #128	; 0x80
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f9a7 	bl	800483c <UART_WaitOnFlagUntilTimeout>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e036      	b.n	8004566 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10b      	bne.n	8004516 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800450c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	3302      	adds	r3, #2
 8004512:	61bb      	str	r3, [r7, #24]
 8004514:	e007      	b.n	8004526 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	781a      	ldrb	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	3301      	adds	r3, #1
 8004524:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1cf      	bne.n	80044de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2200      	movs	r2, #0
 8004546:	2140      	movs	r1, #64	; 0x40
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f977 	bl	800483c <UART_WaitOnFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e006      	b.n	8004566 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2220      	movs	r2, #32
 800455c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	e000      	b.n	8004566 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004564:	2302      	movs	r3, #2
  }
}
 8004566:	4618      	mov	r0, r3
 8004568:	3720      	adds	r7, #32
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800456e:	b480      	push	{r7}
 8004570:	b085      	sub	sp, #20
 8004572:	af00      	add	r7, sp, #0
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	60b9      	str	r1, [r7, #8]
 8004578:	4613      	mov	r3, r2
 800457a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b20      	cmp	r3, #32
 8004586:	d140      	bne.n	800460a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_UART_Receive_IT+0x26>
 800458e:	88fb      	ldrh	r3, [r7, #6]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e039      	b.n	800460c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_UART_Receive_IT+0x38>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e032      	b.n	800460c <HAL_UART_Receive_IT+0x9e>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	88fa      	ldrh	r2, [r7, #6]
 80045be:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2222      	movs	r2, #34	; 0x22
 80045ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045e4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f042 0220 	orr.w	r2, r2, #32
 8004604:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	e000      	b.n	800460c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800460a:	2302      	movs	r3, #2
  }
}
 800460c:	4618      	mov	r0, r3
 800460e:	3714      	adds	r7, #20
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
	...

08004618 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004638:	2300      	movs	r3, #0
 800463a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800463c:	2300      	movs	r3, #0
 800463e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10d      	bne.n	800466a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_UART_IRQHandler+0x52>
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d003      	beq.n	800466a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f9cc 	bl	8004a00 <UART_Receive_IT>
      return;
 8004668:	e0d0      	b.n	800480c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	f000 80b0 	beq.w	80047d2 <HAL_UART_IRQHandler+0x1ba>
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d105      	bne.n	8004688 <HAL_UART_IRQHandler+0x70>
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80a5 	beq.w	80047d2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00a      	beq.n	80046a8 <HAL_UART_IRQHandler+0x90>
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046a0:	f043 0201 	orr.w	r2, r3, #1
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00a      	beq.n	80046c8 <HAL_UART_IRQHandler+0xb0>
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d005      	beq.n	80046c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c0:	f043 0202 	orr.w	r2, r3, #2
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <HAL_UART_IRQHandler+0xd0>
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e0:	f043 0204 	orr.w	r2, r3, #4
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00f      	beq.n	8004712 <HAL_UART_IRQHandler+0xfa>
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	f003 0320 	and.w	r3, r3, #32
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d104      	bne.n	8004706 <HAL_UART_IRQHandler+0xee>
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d005      	beq.n	8004712 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800470a:	f043 0208 	orr.w	r2, r3, #8
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004716:	2b00      	cmp	r3, #0
 8004718:	d077      	beq.n	800480a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	d007      	beq.n	8004734 <HAL_UART_IRQHandler+0x11c>
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f966 	bl	8004a00 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473e:	2b00      	cmp	r3, #0
 8004740:	bf14      	ite	ne
 8004742:	2301      	movne	r3, #1
 8004744:	2300      	moveq	r3, #0
 8004746:	b2db      	uxtb	r3, r3
 8004748:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d102      	bne.n	800475c <HAL_UART_IRQHandler+0x144>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d031      	beq.n	80047c0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f8b7 	bl	80048d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d023      	beq.n	80047b8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800477e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004784:	2b00      	cmp	r3, #0
 8004786:	d013      	beq.n	80047b0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800478c:	4a21      	ldr	r2, [pc, #132]	; (8004814 <HAL_UART_IRQHandler+0x1fc>)
 800478e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004794:	4618      	mov	r0, r3
 8004796:	f7fc ff35 	bl	8001604 <HAL_DMA_Abort_IT>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d016      	beq.n	80047ce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047aa:	4610      	mov	r0, r2
 80047ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ae:	e00e      	b.n	80047ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f83a 	bl	800482a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b6:	e00a      	b.n	80047ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f836 	bl	800482a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047be:	e006      	b.n	80047ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f832 	bl	800482a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80047cc:	e01d      	b.n	800480a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ce:	bf00      	nop
    return;
 80047d0:	e01b      	b.n	800480a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_UART_IRQHandler+0x1d6>
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f8a3 	bl	8004932 <UART_Transmit_IT>
    return;
 80047ec:	e00e      	b.n	800480c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d009      	beq.n	800480c <HAL_UART_IRQHandler+0x1f4>
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d004      	beq.n	800480c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f8e4 	bl	80049d0 <UART_EndTransmit_IT>
    return;
 8004808:	e000      	b.n	800480c <HAL_UART_IRQHandler+0x1f4>
    return;
 800480a:	bf00      	nop
  }
}
 800480c:	3720      	adds	r7, #32
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	0800490b 	.word	0x0800490b

08004818 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	bc80      	pop	{r7}
 8004828:	4770      	bx	lr

0800482a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	bc80      	pop	{r7}
 800483a:	4770      	bx	lr

0800483c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	4613      	mov	r3, r2
 800484a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800484c:	e02c      	b.n	80048a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004854:	d028      	beq.n	80048a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d007      	beq.n	800486c <UART_WaitOnFlagUntilTimeout+0x30>
 800485c:	f7fc fd96 	bl	800138c <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	429a      	cmp	r2, r3
 800486a:	d21d      	bcs.n	80048a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800487a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0201 	bic.w	r2, r2, #1
 800488a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e00f      	b.n	80048c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	bf0c      	ite	eq
 80048b8:	2301      	moveq	r3, #1
 80048ba:	2300      	movne	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d0c3      	beq.n	800484e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68da      	ldr	r2, [r3, #12]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695a      	ldr	r2, [r3, #20]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0201 	bic.w	r2, r2, #1
 80048f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr

0800490a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f7ff ff80 	bl	800482a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800492a:	bf00      	nop
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004932:	b480      	push	{r7}
 8004934:	b085      	sub	sp, #20
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b21      	cmp	r3, #33	; 0x21
 8004944:	d13e      	bne.n	80049c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800494e:	d114      	bne.n	800497a <UART_Transmit_IT+0x48>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d110      	bne.n	800497a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	881b      	ldrh	r3, [r3, #0]
 8004962:	461a      	mov	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800496c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	1c9a      	adds	r2, r3, #2
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	621a      	str	r2, [r3, #32]
 8004978:	e008      	b.n	800498c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	1c59      	adds	r1, r3, #1
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6211      	str	r1, [r2, #32]
 8004984:	781a      	ldrb	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29b      	uxth	r3, r3
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	4619      	mov	r1, r3
 800499a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10f      	bne.n	80049c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	e000      	b.n	80049c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049c4:	2302      	movs	r3, #2
  }
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68da      	ldr	r2, [r3, #12]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7ff ff11 	bl	8004818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b22      	cmp	r3, #34	; 0x22
 8004a12:	d170      	bne.n	8004af6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a1c:	d117      	bne.n	8004a4e <UART_Receive_IT+0x4e>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d113      	bne.n	8004a4e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004a26:	2300      	movs	r3, #0
 8004a28:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a46:	1c9a      	adds	r2, r3, #2
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a4c:	e026      	b.n	8004a9c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a52:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a60:	d007      	beq.n	8004a72 <UART_Receive_IT+0x72>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10a      	bne.n	8004a80 <UART_Receive_IT+0x80>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d106      	bne.n	8004a80 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	701a      	strb	r2, [r3, #0]
 8004a7e:	e008      	b.n	8004a92 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a8c:	b2da      	uxtb	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d120      	bne.n	8004af2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68da      	ldr	r2, [r3, #12]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0220 	bic.w	r2, r2, #32
 8004abe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ace:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695a      	ldr	r2, [r3, #20]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7fc f943 	bl	8000d74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004aee:	2300      	movs	r3, #0
 8004af0:	e002      	b.n	8004af8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e000      	b.n	8004af8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004af6:	2302      	movs	r3, #2
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004b3a:	f023 030c 	bic.w	r3, r3, #12
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	6812      	ldr	r2, [r2, #0]
 8004b42:	68b9      	ldr	r1, [r7, #8]
 8004b44:	430b      	orrs	r3, r1
 8004b46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699a      	ldr	r2, [r3, #24]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a2c      	ldr	r2, [pc, #176]	; (8004c14 <UART_SetConfig+0x114>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d103      	bne.n	8004b70 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b68:	f7fe ff40 	bl	80039ec <HAL_RCC_GetPCLK2Freq>
 8004b6c:	60f8      	str	r0, [r7, #12]
 8004b6e:	e002      	b.n	8004b76 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b70:	f7fe ff28 	bl	80039c4 <HAL_RCC_GetPCLK1Freq>
 8004b74:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009a      	lsls	r2, r3, #2
 8004b80:	441a      	add	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b8c:	4a22      	ldr	r2, [pc, #136]	; (8004c18 <UART_SetConfig+0x118>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	0119      	lsls	r1, r3, #4
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009a      	lsls	r2, r3, #2
 8004ba0:	441a      	add	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bac:	4b1a      	ldr	r3, [pc, #104]	; (8004c18 <UART_SetConfig+0x118>)
 8004bae:	fba3 0302 	umull	r0, r3, r3, r2
 8004bb2:	095b      	lsrs	r3, r3, #5
 8004bb4:	2064      	movs	r0, #100	; 0x64
 8004bb6:	fb00 f303 	mul.w	r3, r0, r3
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	3332      	adds	r3, #50	; 0x32
 8004bc0:	4a15      	ldr	r2, [pc, #84]	; (8004c18 <UART_SetConfig+0x118>)
 8004bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bcc:	4419      	add	r1, r3
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	4413      	add	r3, r2
 8004bd6:	009a      	lsls	r2, r3, #2
 8004bd8:	441a      	add	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004be4:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <UART_SetConfig+0x118>)
 8004be6:	fba3 0302 	umull	r0, r3, r3, r2
 8004bea:	095b      	lsrs	r3, r3, #5
 8004bec:	2064      	movs	r0, #100	; 0x64
 8004bee:	fb00 f303 	mul.w	r3, r0, r3
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	3332      	adds	r3, #50	; 0x32
 8004bf8:	4a07      	ldr	r2, [pc, #28]	; (8004c18 <UART_SetConfig+0x118>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	f003 020f 	and.w	r2, r3, #15
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	440a      	add	r2, r1
 8004c0a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004c0c:	bf00      	nop
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40013800 	.word	0x40013800
 8004c18:	51eb851f 	.word	0x51eb851f

08004c1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c1c:	b084      	sub	sp, #16
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
 8004c26:	f107 0014 	add.w	r0, r7, #20
 8004c2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	b004      	add	sp, #16
 8004c3a:	4770      	bx	lr

08004c3c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c4c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c50:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc80      	pop	{r7}
 8004c66:	4770      	bx	lr

08004c68 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c70:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c74:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	43db      	mvns	r3, r3
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	4013      	ands	r3, r2
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr

08004c9c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc80      	pop	{r7}
 8004cb2:	4770      	bx	lr

08004cb4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004cb4:	b084      	sub	sp, #16
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	f107 0014 	add.w	r0, r7, #20
 8004cc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bc80      	pop	{r7}
 8004cf0:	b004      	add	sp, #16
 8004cf2:	4770      	bx	lr

08004cf4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b09b      	sub	sp, #108	; 0x6c
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d1a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	78db      	ldrb	r3, [r3, #3]
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d81f      	bhi.n	8004d66 <USB_ActivateEndpoint+0x72>
 8004d26:	a201      	add	r2, pc, #4	; (adr r2, 8004d2c <USB_ActivateEndpoint+0x38>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d3d 	.word	0x08004d3d
 8004d30:	08004d59 	.word	0x08004d59
 8004d34:	08004d6f 	.word	0x08004d6f
 8004d38:	08004d4b 	.word	0x08004d4b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004d3c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004d40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d44:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004d48:	e012      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004d4a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004d4e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004d52:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004d56:	e00b      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004d58:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004d5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d60:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004d64:	e004      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004d6c:	e000      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>
      break;
 8004d6e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	441a      	add	r2, r3
 8004d7a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004d7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004da4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	441a      	add	r2, r3
 8004dc0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004dc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004dc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004dcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	7b1b      	ldrb	r3, [r3, #12]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f040 8149 	bne.w	8005074 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	785b      	ldrb	r3, [r3, #1]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 8084 	beq.w	8004ef4 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	617b      	str	r3, [r7, #20]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	461a      	mov	r2, r3
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	617b      	str	r3, [r7, #20]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	011a      	lsls	r2, r3, #4
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e0e:	613b      	str	r3, [r7, #16]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	88db      	ldrh	r3, [r3, #6]
 8004e14:	085b      	lsrs	r3, r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	81fb      	strh	r3, [r7, #14]
 8004e2e:	89fb      	ldrh	r3, [r7, #14]
 8004e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d01b      	beq.n	8004e70 <USB_ActivateEndpoint+0x17c>
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e4e:	81bb      	strh	r3, [r7, #12]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	441a      	add	r2, r3
 8004e5a:	89bb      	ldrh	r3, [r7, #12]
 8004e5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e68:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	78db      	ldrb	r3, [r3, #3]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d020      	beq.n	8004eba <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e8e:	813b      	strh	r3, [r7, #8]
 8004e90:	893b      	ldrh	r3, [r7, #8]
 8004e92:	f083 0320 	eor.w	r3, r3, #32
 8004e96:	813b      	strh	r3, [r7, #8]
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	441a      	add	r2, r3
 8004ea2:	893b      	ldrh	r3, [r7, #8]
 8004ea4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ea8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004eac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	8013      	strh	r3, [r2, #0]
 8004eb8:	e27f      	b.n	80053ba <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	881b      	ldrh	r3, [r3, #0]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ecc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ed0:	817b      	strh	r3, [r7, #10]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	441a      	add	r2, r3
 8004edc:	897b      	ldrh	r3, [r7, #10]
 8004ede:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ee2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	8013      	strh	r3, [r2, #0]
 8004ef2:	e262      	b.n	80053ba <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	461a      	mov	r2, r3
 8004f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f04:	4413      	add	r3, r2
 8004f06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	011a      	lsls	r2, r3, #4
 8004f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004f16:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	88db      	ldrh	r3, [r3, #6]
 8004f1c:	085b      	lsrs	r3, r3, #1
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f26:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	461a      	mov	r2, r3
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	4413      	add	r3, r2
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	011a      	lsls	r2, r3, #4
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	4413      	add	r3, r2
 8004f46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f4a:	623b      	str	r3, [r7, #32]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d112      	bne.n	8004f7a <USB_ActivateEndpoint+0x286>
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	6a3b      	ldr	r3, [r7, #32]
 8004f62:	801a      	strh	r2, [r3, #0]
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	801a      	strh	r2, [r3, #0]
 8004f78:	e02f      	b.n	8004fda <USB_ActivateEndpoint+0x2e6>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b3e      	cmp	r3, #62	; 0x3e
 8004f80:	d813      	bhi.n	8004faa <USB_ActivateEndpoint+0x2b6>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	085b      	lsrs	r3, r3, #1
 8004f88:	663b      	str	r3, [r7, #96]	; 0x60
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <USB_ActivateEndpoint+0x2a8>
 8004f96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f98:	3301      	adds	r3, #1
 8004f9a:	663b      	str	r3, [r7, #96]	; 0x60
 8004f9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	029b      	lsls	r3, r3, #10
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	801a      	strh	r2, [r3, #0]
 8004fa8:	e017      	b.n	8004fda <USB_ActivateEndpoint+0x2e6>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	663b      	str	r3, [r7, #96]	; 0x60
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f003 031f 	and.w	r3, r3, #31
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d102      	bne.n	8004fc4 <USB_ActivateEndpoint+0x2d0>
 8004fbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	663b      	str	r3, [r7, #96]	; 0x60
 8004fc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	029b      	lsls	r3, r3, #10
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	83fb      	strh	r3, [r7, #30]
 8004fe8:	8bfb      	ldrh	r3, [r7, #30]
 8004fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d01b      	beq.n	800502a <USB_ActivateEndpoint+0x336>
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	4413      	add	r3, r2
 8004ffc:	881b      	ldrh	r3, [r3, #0]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005004:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005008:	83bb      	strh	r3, [r7, #28]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	441a      	add	r2, r3
 8005014:	8bbb      	ldrh	r3, [r7, #28]
 8005016:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800501a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800501e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005026:	b29b      	uxth	r3, r3
 8005028:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005040:	837b      	strh	r3, [r7, #26]
 8005042:	8b7b      	ldrh	r3, [r7, #26]
 8005044:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005048:	837b      	strh	r3, [r7, #26]
 800504a:	8b7b      	ldrh	r3, [r7, #26]
 800504c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005050:	837b      	strh	r3, [r7, #26]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	441a      	add	r2, r3
 800505c:	8b7b      	ldrh	r3, [r7, #26]
 800505e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005062:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005066:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800506a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800506e:	b29b      	uxth	r3, r3
 8005070:	8013      	strh	r3, [r2, #0]
 8005072:	e1a2      	b.n	80053ba <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	881b      	ldrh	r3, [r3, #0]
 8005080:	b29b      	uxth	r3, r3
 8005082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800508a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	441a      	add	r2, r3
 8005098:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800509c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050a4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80050a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c0:	4413      	add	r3, r2
 80050c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	011a      	lsls	r2, r3, #4
 80050ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050d2:	657b      	str	r3, [r7, #84]	; 0x54
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	891b      	ldrh	r3, [r3, #8]
 80050d8:	085b      	lsrs	r3, r3, #1
 80050da:	b29b      	uxth	r3, r3
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050e2:	801a      	strh	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	653b      	str	r3, [r7, #80]	; 0x50
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	461a      	mov	r2, r3
 80050f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050f4:	4413      	add	r3, r2
 80050f6:	653b      	str	r3, [r7, #80]	; 0x50
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	011a      	lsls	r2, r3, #4
 80050fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005100:	4413      	add	r3, r2
 8005102:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005106:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	895b      	ldrh	r3, [r3, #10]
 800510c:	085b      	lsrs	r3, r3, #1
 800510e:	b29b      	uxth	r3, r3
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005116:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	785b      	ldrb	r3, [r3, #1]
 800511c:	2b00      	cmp	r3, #0
 800511e:	f040 8091 	bne.w	8005244 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	881b      	ldrh	r3, [r3, #0]
 800512e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005130:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d01b      	beq.n	8005172 <USB_ActivateEndpoint+0x47e>
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	4413      	add	r3, r2
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	b29b      	uxth	r3, r3
 8005148:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800514c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005150:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	441a      	add	r2, r3
 800515c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800515e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005162:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005166:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800516a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800516e:	b29b      	uxth	r3, r3
 8005170:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	873b      	strh	r3, [r7, #56]	; 0x38
 8005180:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d01b      	beq.n	80051c2 <USB_ActivateEndpoint+0x4ce>
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4413      	add	r3, r2
 8005194:	881b      	ldrh	r3, [r3, #0]
 8005196:	b29b      	uxth	r3, r3
 8005198:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800519c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	441a      	add	r2, r3
 80051ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80051ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80051be:	b29b      	uxth	r3, r3
 80051c0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	881b      	ldrh	r3, [r3, #0]
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80051da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80051dc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80051e0:	86bb      	strh	r3, [r7, #52]	; 0x34
 80051e2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80051e4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80051e8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	441a      	add	r2, r3
 80051f4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80051f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005206:	b29b      	uxth	r3, r3
 8005208:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	4413      	add	r3, r2
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	b29b      	uxth	r3, r3
 8005218:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800521c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005220:	867b      	strh	r3, [r7, #50]	; 0x32
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	441a      	add	r2, r3
 800522c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800522e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005232:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800523a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800523e:	b29b      	uxth	r3, r3
 8005240:	8013      	strh	r3, [r2, #0]
 8005242:	e0ba      	b.n	80053ba <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005254:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005258:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01d      	beq.n	800529c <USB_ActivateEndpoint+0x5a8>
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005276:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	441a      	add	r2, r3
 8005284:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005288:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800528c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005290:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005298:	b29b      	uxth	r3, r3
 800529a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	881b      	ldrh	r3, [r3, #0]
 80052a8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80052ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80052b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d01d      	beq.n	80052f4 <USB_ActivateEndpoint+0x600>
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ce:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	441a      	add	r2, r3
 80052dc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80052e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	78db      	ldrb	r3, [r3, #3]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d024      	beq.n	8005346 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	b29b      	uxth	r3, r3
 800530a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800530e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005312:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005316:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800531a:	f083 0320 	eor.w	r3, r3, #32
 800531e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	441a      	add	r2, r3
 800532c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005330:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005334:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800533c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005340:	b29b      	uxth	r3, r3
 8005342:	8013      	strh	r3, [r2, #0]
 8005344:	e01d      	b.n	8005382 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	4413      	add	r3, r2
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	b29b      	uxth	r3, r3
 8005354:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005358:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800535c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800536e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005372:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005376:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800537a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800537e:	b29b      	uxth	r3, r3
 8005380:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	4413      	add	r3, r2
 800538c:	881b      	ldrh	r3, [r3, #0]
 800538e:	b29b      	uxth	r3, r3
 8005390:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005394:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005398:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	441a      	add	r2, r3
 80053a4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80053a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80053ba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80053be:	4618      	mov	r0, r3
 80053c0:	376c      	adds	r7, #108	; 0x6c
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bc80      	pop	{r7}
 80053c6:	4770      	bx	lr

080053c8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b08d      	sub	sp, #52	; 0x34
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	7b1b      	ldrb	r3, [r3, #12]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f040 808e 	bne.w	80054f8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	785b      	ldrb	r3, [r3, #1]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d044      	beq.n	800546e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	881b      	ldrh	r3, [r3, #0]
 80053f0:	81bb      	strh	r3, [r7, #12]
 80053f2:	89bb      	ldrh	r3, [r7, #12]
 80053f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01b      	beq.n	8005434 <USB_DeactivateEndpoint+0x6c>
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	881b      	ldrh	r3, [r3, #0]
 8005408:	b29b      	uxth	r3, r3
 800540a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	817b      	strh	r3, [r7, #10]
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	441a      	add	r2, r3
 800541e:	897b      	ldrh	r3, [r7, #10]
 8005420:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005424:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005428:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800542c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005430:	b29b      	uxth	r3, r3
 8005432:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	881b      	ldrh	r3, [r3, #0]
 8005440:	b29b      	uxth	r3, r3
 8005442:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005446:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800544a:	813b      	strh	r3, [r7, #8]
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	441a      	add	r2, r3
 8005456:	893b      	ldrh	r3, [r7, #8]
 8005458:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800545c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005460:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005468:	b29b      	uxth	r3, r3
 800546a:	8013      	strh	r3, [r2, #0]
 800546c:	e192      	b.n	8005794 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	881b      	ldrh	r3, [r3, #0]
 800547a:	827b      	strh	r3, [r7, #18]
 800547c:	8a7b      	ldrh	r3, [r7, #18]
 800547e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d01b      	beq.n	80054be <USB_DeactivateEndpoint+0xf6>
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4413      	add	r3, r2
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549c:	823b      	strh	r3, [r7, #16]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	441a      	add	r2, r3
 80054a8:	8a3b      	ldrh	r3, [r7, #16]
 80054aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	881b      	ldrh	r3, [r3, #0]
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d4:	81fb      	strh	r3, [r7, #14]
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	441a      	add	r2, r3
 80054e0:	89fb      	ldrh	r3, [r7, #14]
 80054e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	8013      	strh	r3, [r2, #0]
 80054f6:	e14d      	b.n	8005794 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	785b      	ldrb	r3, [r3, #1]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f040 80a5 	bne.w	800564c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	881b      	ldrh	r3, [r3, #0]
 800550e:	843b      	strh	r3, [r7, #32]
 8005510:	8c3b      	ldrh	r3, [r7, #32]
 8005512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d01b      	beq.n	8005552 <USB_DeactivateEndpoint+0x18a>
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800552c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005530:	83fb      	strh	r3, [r7, #30]
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	441a      	add	r2, r3
 800553c:	8bfb      	ldrh	r3, [r7, #30]
 800553e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005542:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005546:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800554a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800554e:	b29b      	uxth	r3, r3
 8005550:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	781b      	ldrb	r3, [r3, #0]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	881b      	ldrh	r3, [r3, #0]
 800555e:	83bb      	strh	r3, [r7, #28]
 8005560:	8bbb      	ldrh	r3, [r7, #28]
 8005562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d01b      	beq.n	80055a2 <USB_DeactivateEndpoint+0x1da>
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	b29b      	uxth	r3, r3
 8005578:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800557c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005580:	837b      	strh	r3, [r7, #26]
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	441a      	add	r2, r3
 800558c:	8b7b      	ldrh	r3, [r7, #26]
 800558e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005592:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800559a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800559e:	b29b      	uxth	r3, r3
 80055a0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	881b      	ldrh	r3, [r3, #0]
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055b8:	833b      	strh	r3, [r7, #24]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	441a      	add	r2, r3
 80055c4:	8b3b      	ldrh	r3, [r7, #24]
 80055c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	881b      	ldrh	r3, [r3, #0]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055f0:	82fb      	strh	r3, [r7, #22]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	441a      	add	r2, r3
 80055fc:	8afb      	ldrh	r3, [r7, #22]
 80055fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005602:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005606:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800560a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800560e:	b29b      	uxth	r3, r3
 8005610:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	881b      	ldrh	r3, [r3, #0]
 800561e:	b29b      	uxth	r3, r3
 8005620:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005624:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005628:	82bb      	strh	r3, [r7, #20]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	441a      	add	r2, r3
 8005634:	8abb      	ldrh	r3, [r7, #20]
 8005636:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800563a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800563e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005646:	b29b      	uxth	r3, r3
 8005648:	8013      	strh	r3, [r2, #0]
 800564a:	e0a3      	b.n	8005794 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	881b      	ldrh	r3, [r3, #0]
 8005658:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800565a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800565c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d01b      	beq.n	800569c <USB_DeactivateEndpoint+0x2d4>
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	881b      	ldrh	r3, [r3, #0]
 8005670:	b29b      	uxth	r3, r3
 8005672:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	441a      	add	r2, r3
 8005686:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005688:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800568c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005690:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005698:	b29b      	uxth	r3, r3
 800569a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	881b      	ldrh	r3, [r3, #0]
 80056a8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80056aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80056ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01b      	beq.n	80056ec <USB_DeactivateEndpoint+0x324>
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	881b      	ldrh	r3, [r3, #0]
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ca:	853b      	strh	r3, [r7, #40]	; 0x28
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	441a      	add	r2, r3
 80056d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80056d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005702:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	441a      	add	r2, r3
 800570e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005710:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005714:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005718:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800571c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005720:	b29b      	uxth	r3, r3
 8005722:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	881b      	ldrh	r3, [r3, #0]
 8005730:	b29b      	uxth	r3, r3
 8005732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800573a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	441a      	add	r2, r3
 8005746:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005748:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800574c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005750:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005758:	b29b      	uxth	r3, r3
 800575a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	4413      	add	r3, r2
 8005766:	881b      	ldrh	r3, [r3, #0]
 8005768:	b29b      	uxth	r3, r3
 800576a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800576e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005772:	847b      	strh	r3, [r7, #34]	; 0x22
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	441a      	add	r2, r3
 800577e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005780:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005784:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800578c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005790:	b29b      	uxth	r3, r3
 8005792:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3734      	adds	r7, #52	; 0x34
 800579a:	46bd      	mov	sp, r7
 800579c:	bc80      	pop	{r7}
 800579e:	4770      	bx	lr

080057a0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b0c4      	sub	sp, #272	; 0x110
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	1d3b      	adds	r3, r7, #4
 80057a8:	6018      	str	r0, [r3, #0]
 80057aa:	463b      	mov	r3, r7
 80057ac:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057ae:	463b      	mov	r3, r7
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	785b      	ldrb	r3, [r3, #1]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	f040 8557 	bne.w	8006268 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80057ba:	463b      	mov	r3, r7
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	699a      	ldr	r2, [r3, #24]
 80057c0:	463b      	mov	r3, r7
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d905      	bls.n	80057d6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80057ca:	463b      	mov	r3, r7
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80057d4:	e004      	b.n	80057e0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80057d6:	463b      	mov	r3, r7
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80057e0:	463b      	mov	r3, r7
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	7b1b      	ldrb	r3, [r3, #12]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d12c      	bne.n	8005844 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80057ea:	463b      	mov	r3, r7
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6959      	ldr	r1, [r3, #20]
 80057f0:	463b      	mov	r3, r7
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	88da      	ldrh	r2, [r3, #6]
 80057f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	1d38      	adds	r0, r7, #4
 80057fe:	6800      	ldr	r0, [r0, #0]
 8005800:	f001 fa2c 	bl	8006c5c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005804:	1d3b      	adds	r3, r7, #4
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	617b      	str	r3, [r7, #20]
 800580a:	1d3b      	adds	r3, r7, #4
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005812:	b29b      	uxth	r3, r3
 8005814:	461a      	mov	r2, r3
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	4413      	add	r3, r2
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	463b      	mov	r3, r7
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	011a      	lsls	r2, r3, #4
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	4413      	add	r3, r2
 8005828:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800582c:	f107 0310 	add.w	r3, r7, #16
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005836:	b29a      	uxth	r2, r3
 8005838:	f107 0310 	add.w	r3, r7, #16
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	801a      	strh	r2, [r3, #0]
 8005840:	f000 bcdd 	b.w	80061fe <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005844:	463b      	mov	r3, r7
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	78db      	ldrb	r3, [r3, #3]
 800584a:	2b02      	cmp	r3, #2
 800584c:	f040 8347 	bne.w	8005ede <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005850:	463b      	mov	r3, r7
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6a1a      	ldr	r2, [r3, #32]
 8005856:	463b      	mov	r3, r7
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	429a      	cmp	r2, r3
 800585e:	f240 82eb 	bls.w	8005e38 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005862:	1d3b      	adds	r3, r7, #4
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	463b      	mov	r3, r7
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	881b      	ldrh	r3, [r3, #0]
 8005872:	b29b      	uxth	r3, r3
 8005874:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800587c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8005880:	1d3b      	adds	r3, r7, #4
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	463b      	mov	r3, r7
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	441a      	add	r2, r3
 800588e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8005892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800589a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800589e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80058a6:	463b      	mov	r3, r7
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6a1a      	ldr	r2, [r3, #32]
 80058ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058b0:	1ad2      	subs	r2, r2, r3
 80058b2:	463b      	mov	r3, r7
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80058b8:	1d3b      	adds	r3, r7, #4
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	463b      	mov	r3, r7
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	881b      	ldrh	r3, [r3, #0]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8159 	beq.w	8005b86 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80058d4:	1d3b      	adds	r3, r7, #4
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	637b      	str	r3, [r7, #52]	; 0x34
 80058da:	463b      	mov	r3, r7
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	785b      	ldrb	r3, [r3, #1]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d164      	bne.n	80059ae <USB_EPStartXfer+0x20e>
 80058e4:	1d3b      	adds	r3, r7, #4
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058ea:	1d3b      	adds	r3, r7, #4
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f8:	4413      	add	r3, r2
 80058fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058fc:	463b      	mov	r3, r7
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	011a      	lsls	r2, r3, #4
 8005904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005906:	4413      	add	r3, r2
 8005908:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800590c:	62bb      	str	r3, [r7, #40]	; 0x28
 800590e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005912:	2b00      	cmp	r3, #0
 8005914:	d112      	bne.n	800593c <USB_EPStartXfer+0x19c>
 8005916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	b29b      	uxth	r3, r3
 800591c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005920:	b29a      	uxth	r2, r3
 8005922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005924:	801a      	strh	r2, [r3, #0]
 8005926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005928:	881b      	ldrh	r3, [r3, #0]
 800592a:	b29b      	uxth	r3, r3
 800592c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005934:	b29a      	uxth	r2, r3
 8005936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005938:	801a      	strh	r2, [r3, #0]
 800593a:	e054      	b.n	80059e6 <USB_EPStartXfer+0x246>
 800593c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005940:	2b3e      	cmp	r3, #62	; 0x3e
 8005942:	d817      	bhi.n	8005974 <USB_EPStartXfer+0x1d4>
 8005944:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005948:	085b      	lsrs	r3, r3, #1
 800594a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800594e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	2b00      	cmp	r3, #0
 8005958:	d004      	beq.n	8005964 <USB_EPStartXfer+0x1c4>
 800595a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800595e:	3301      	adds	r3, #1
 8005960:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005964:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005968:	b29b      	uxth	r3, r3
 800596a:	029b      	lsls	r3, r3, #10
 800596c:	b29a      	uxth	r2, r3
 800596e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005970:	801a      	strh	r2, [r3, #0]
 8005972:	e038      	b.n	80059e6 <USB_EPStartXfer+0x246>
 8005974:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005978:	095b      	lsrs	r3, r3, #5
 800597a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800597e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005982:	f003 031f 	and.w	r3, r3, #31
 8005986:	2b00      	cmp	r3, #0
 8005988:	d104      	bne.n	8005994 <USB_EPStartXfer+0x1f4>
 800598a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800598e:	3b01      	subs	r3, #1
 8005990:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005994:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005998:	b29b      	uxth	r3, r3
 800599a:	029b      	lsls	r3, r3, #10
 800599c:	b29b      	uxth	r3, r3
 800599e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	801a      	strh	r2, [r3, #0]
 80059ac:	e01b      	b.n	80059e6 <USB_EPStartXfer+0x246>
 80059ae:	463b      	mov	r3, r7
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	785b      	ldrb	r3, [r3, #1]
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d116      	bne.n	80059e6 <USB_EPStartXfer+0x246>
 80059b8:	1d3b      	adds	r3, r7, #4
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	461a      	mov	r2, r3
 80059c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c6:	4413      	add	r3, r2
 80059c8:	637b      	str	r3, [r7, #52]	; 0x34
 80059ca:	463b      	mov	r3, r7
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	011a      	lsls	r2, r3, #4
 80059d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d4:	4413      	add	r3, r2
 80059d6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80059da:	633b      	str	r3, [r7, #48]	; 0x30
 80059dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059e0:	b29a      	uxth	r2, r3
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80059e6:	463b      	mov	r3, r7
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	895b      	ldrh	r3, [r3, #10]
 80059ec:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059f0:	463b      	mov	r3, r7
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6959      	ldr	r1, [r3, #20]
 80059f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005a00:	1d38      	adds	r0, r7, #4
 8005a02:	6800      	ldr	r0, [r0, #0]
 8005a04:	f001 f92a 	bl	8006c5c <USB_WritePMA>
            ep->xfer_buff += len;
 8005a08:	463b      	mov	r3, r7
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695a      	ldr	r2, [r3, #20]
 8005a0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a12:	441a      	add	r2, r3
 8005a14:	463b      	mov	r3, r7
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005a1a:	463b      	mov	r3, r7
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6a1a      	ldr	r2, [r3, #32]
 8005a20:	463b      	mov	r3, r7
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d909      	bls.n	8005a3e <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8005a2a:	463b      	mov	r3, r7
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6a1a      	ldr	r2, [r3, #32]
 8005a30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a34:	1ad2      	subs	r2, r2, r3
 8005a36:	463b      	mov	r3, r7
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	621a      	str	r2, [r3, #32]
 8005a3c:	e008      	b.n	8005a50 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8005a3e:	463b      	mov	r3, r7
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005a48:	463b      	mov	r3, r7
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005a50:	463b      	mov	r3, r7
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	785b      	ldrb	r3, [r3, #1]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d164      	bne.n	8005b24 <USB_EPStartXfer+0x384>
 8005a5a:	1d3b      	adds	r3, r7, #4
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	61fb      	str	r3, [r7, #28]
 8005a60:	1d3b      	adds	r3, r7, #4
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	4413      	add	r3, r2
 8005a70:	61fb      	str	r3, [r7, #28]
 8005a72:	463b      	mov	r3, r7
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	011a      	lsls	r2, r3, #4
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a82:	61bb      	str	r3, [r7, #24]
 8005a84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d112      	bne.n	8005ab2 <USB_EPStartXfer+0x312>
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	881b      	ldrh	r3, [r3, #0]
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	801a      	strh	r2, [r3, #0]
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	881b      	ldrh	r3, [r3, #0]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	801a      	strh	r2, [r3, #0]
 8005ab0:	e057      	b.n	8005b62 <USB_EPStartXfer+0x3c2>
 8005ab2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ab6:	2b3e      	cmp	r3, #62	; 0x3e
 8005ab8:	d817      	bhi.n	8005aea <USB_EPStartXfer+0x34a>
 8005aba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005abe:	085b      	lsrs	r3, r3, #1
 8005ac0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d004      	beq.n	8005ada <USB_EPStartXfer+0x33a>
 8005ad0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005ada:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	029b      	lsls	r3, r3, #10
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	801a      	strh	r2, [r3, #0]
 8005ae8:	e03b      	b.n	8005b62 <USB_EPStartXfer+0x3c2>
 8005aea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005af8:	f003 031f 	and.w	r3, r3, #31
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d104      	bne.n	8005b0a <USB_EPStartXfer+0x36a>
 8005b00:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005b04:	3b01      	subs	r3, #1
 8005b06:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005b0a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	029b      	lsls	r3, r3, #10
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	801a      	strh	r2, [r3, #0]
 8005b22:	e01e      	b.n	8005b62 <USB_EPStartXfer+0x3c2>
 8005b24:	463b      	mov	r3, r7
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	785b      	ldrb	r3, [r3, #1]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d119      	bne.n	8005b62 <USB_EPStartXfer+0x3c2>
 8005b2e:	1d3b      	adds	r3, r7, #4
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	627b      	str	r3, [r7, #36]	; 0x24
 8005b34:	1d3b      	adds	r3, r7, #4
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	4413      	add	r3, r2
 8005b44:	627b      	str	r3, [r7, #36]	; 0x24
 8005b46:	463b      	mov	r3, r7
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	011a      	lsls	r2, r3, #4
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	4413      	add	r3, r2
 8005b52:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005b56:	623b      	str	r3, [r7, #32]
 8005b58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005b62:	463b      	mov	r3, r7
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	891b      	ldrh	r3, [r3, #8]
 8005b68:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b6c:	463b      	mov	r3, r7
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6959      	ldr	r1, [r3, #20]
 8005b72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005b7c:	1d38      	adds	r0, r7, #4
 8005b7e:	6800      	ldr	r0, [r0, #0]
 8005b80:	f001 f86c 	bl	8006c5c <USB_WritePMA>
 8005b84:	e33b      	b.n	80061fe <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005b86:	463b      	mov	r3, r7
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	785b      	ldrb	r3, [r3, #1]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d164      	bne.n	8005c5a <USB_EPStartXfer+0x4ba>
 8005b90:	1d3b      	adds	r3, r7, #4
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b96:	1d3b      	adds	r3, r7, #4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ba4:	4413      	add	r3, r2
 8005ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ba8:	463b      	mov	r3, r7
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	011a      	lsls	r2, r3, #4
 8005bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005bb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d112      	bne.n	8005be8 <USB_EPStartXfer+0x448>
 8005bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bd0:	801a      	strh	r2, [r3, #0]
 8005bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bd4:	881b      	ldrh	r3, [r3, #0]
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005be4:	801a      	strh	r2, [r3, #0]
 8005be6:	e057      	b.n	8005c98 <USB_EPStartXfer+0x4f8>
 8005be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bec:	2b3e      	cmp	r3, #62	; 0x3e
 8005bee:	d817      	bhi.n	8005c20 <USB_EPStartXfer+0x480>
 8005bf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bf4:	085b      	lsrs	r3, r3, #1
 8005bf6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005bfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d004      	beq.n	8005c10 <USB_EPStartXfer+0x470>
 8005c06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	029b      	lsls	r3, r3, #10
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c1c:	801a      	strh	r2, [r3, #0]
 8005c1e:	e03b      	b.n	8005c98 <USB_EPStartXfer+0x4f8>
 8005c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c2e:	f003 031f 	and.w	r3, r3, #31
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d104      	bne.n	8005c40 <USB_EPStartXfer+0x4a0>
 8005c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	029b      	lsls	r3, r3, #10
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c56:	801a      	strh	r2, [r3, #0]
 8005c58:	e01e      	b.n	8005c98 <USB_EPStartXfer+0x4f8>
 8005c5a:	463b      	mov	r3, r7
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	785b      	ldrb	r3, [r3, #1]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d119      	bne.n	8005c98 <USB_EPStartXfer+0x4f8>
 8005c64:	1d3b      	adds	r3, r7, #4
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	657b      	str	r3, [r7, #84]	; 0x54
 8005c6a:	1d3b      	adds	r3, r7, #4
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	461a      	mov	r2, r3
 8005c76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c78:	4413      	add	r3, r2
 8005c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8005c7c:	463b      	mov	r3, r7
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	011a      	lsls	r2, r3, #4
 8005c84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c86:	4413      	add	r3, r2
 8005c88:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c8c:	653b      	str	r3, [r7, #80]	; 0x50
 8005c8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c96:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005c98:	463b      	mov	r3, r7
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	891b      	ldrh	r3, [r3, #8]
 8005c9e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6959      	ldr	r1, [r3, #20]
 8005ca8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005cb2:	1d38      	adds	r0, r7, #4
 8005cb4:	6800      	ldr	r0, [r0, #0]
 8005cb6:	f000 ffd1 	bl	8006c5c <USB_WritePMA>
            ep->xfer_buff += len;
 8005cba:	463b      	mov	r3, r7
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005cc4:	441a      	add	r2, r3
 8005cc6:	463b      	mov	r3, r7
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005ccc:	463b      	mov	r3, r7
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6a1a      	ldr	r2, [r3, #32]
 8005cd2:	463b      	mov	r3, r7
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d909      	bls.n	8005cf0 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8005cdc:	463b      	mov	r3, r7
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6a1a      	ldr	r2, [r3, #32]
 8005ce2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ce6:	1ad2      	subs	r2, r2, r3
 8005ce8:	463b      	mov	r3, r7
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	621a      	str	r2, [r3, #32]
 8005cee:	e008      	b.n	8005d02 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8005cf0:	463b      	mov	r3, r7
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005cfa:	463b      	mov	r3, r7
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005d02:	1d3b      	adds	r3, r7, #4
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	647b      	str	r3, [r7, #68]	; 0x44
 8005d08:	463b      	mov	r3, r7
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	785b      	ldrb	r3, [r3, #1]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d164      	bne.n	8005ddc <USB_EPStartXfer+0x63c>
 8005d12:	1d3b      	adds	r3, r7, #4
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d18:	1d3b      	adds	r3, r7, #4
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	461a      	mov	r2, r3
 8005d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d26:	4413      	add	r3, r2
 8005d28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d2a:	463b      	mov	r3, r7
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	011a      	lsls	r2, r3, #4
 8005d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d34:	4413      	add	r3, r2
 8005d36:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005d3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d112      	bne.n	8005d6a <USB_EPStartXfer+0x5ca>
 8005d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d52:	801a      	strh	r2, [r3, #0]
 8005d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d66:	801a      	strh	r2, [r3, #0]
 8005d68:	e054      	b.n	8005e14 <USB_EPStartXfer+0x674>
 8005d6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d6e:	2b3e      	cmp	r3, #62	; 0x3e
 8005d70:	d817      	bhi.n	8005da2 <USB_EPStartXfer+0x602>
 8005d72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d76:	085b      	lsrs	r3, r3, #1
 8005d78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005d7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d004      	beq.n	8005d92 <USB_EPStartXfer+0x5f2>
 8005d88:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005d92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	029b      	lsls	r3, r3, #10
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9e:	801a      	strh	r2, [r3, #0]
 8005da0:	e038      	b.n	8005e14 <USB_EPStartXfer+0x674>
 8005da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005da6:	095b      	lsrs	r3, r3, #5
 8005da8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005dac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005db0:	f003 031f 	and.w	r3, r3, #31
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <USB_EPStartXfer+0x622>
 8005db8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005dc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	029b      	lsls	r3, r3, #10
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd8:	801a      	strh	r2, [r3, #0]
 8005dda:	e01b      	b.n	8005e14 <USB_EPStartXfer+0x674>
 8005ddc:	463b      	mov	r3, r7
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	785b      	ldrb	r3, [r3, #1]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d116      	bne.n	8005e14 <USB_EPStartXfer+0x674>
 8005de6:	1d3b      	adds	r3, r7, #4
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	461a      	mov	r2, r3
 8005df2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005df4:	4413      	add	r3, r2
 8005df6:	647b      	str	r3, [r7, #68]	; 0x44
 8005df8:	463b      	mov	r3, r7
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	011a      	lsls	r2, r3, #4
 8005e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e02:	4413      	add	r3, r2
 8005e04:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005e08:	643b      	str	r3, [r7, #64]	; 0x40
 8005e0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005e14:	463b      	mov	r3, r7
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	895b      	ldrh	r3, [r3, #10]
 8005e1a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e1e:	463b      	mov	r3, r7
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6959      	ldr	r1, [r3, #20]
 8005e24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005e2e:	1d38      	adds	r0, r7, #4
 8005e30:	6800      	ldr	r0, [r0, #0]
 8005e32:	f000 ff13 	bl	8006c5c <USB_WritePMA>
 8005e36:	e1e2      	b.n	80061fe <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005e38:	463b      	mov	r3, r7
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005e42:	1d3b      	adds	r3, r7, #4
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	463b      	mov	r3, r7
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4413      	add	r3, r2
 8005e50:	881b      	ldrh	r3, [r3, #0]
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005e60:	1d3b      	adds	r3, r7, #4
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	463b      	mov	r3, r7
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	441a      	add	r2, r3
 8005e6e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005e72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005e86:	1d3b      	adds	r3, r7, #4
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	663b      	str	r3, [r7, #96]	; 0x60
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	461a      	mov	r2, r3
 8005e98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e9a:	4413      	add	r3, r2
 8005e9c:	663b      	str	r3, [r7, #96]	; 0x60
 8005e9e:	463b      	mov	r3, r7
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	011a      	lsls	r2, r3, #4
 8005ea6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ea8:	4413      	add	r3, r2
 8005eaa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005eae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005eb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005eb8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005eba:	463b      	mov	r3, r7
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	891b      	ldrh	r3, [r3, #8]
 8005ec0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005ec4:	463b      	mov	r3, r7
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6959      	ldr	r1, [r3, #20]
 8005eca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005ed4:	1d38      	adds	r0, r7, #4
 8005ed6:	6800      	ldr	r0, [r0, #0]
 8005ed8:	f000 fec0 	bl	8006c5c <USB_WritePMA>
 8005edc:	e18f      	b.n	80061fe <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005ede:	1d3b      	adds	r3, r7, #4
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	463b      	mov	r3, r7
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 808f 	beq.w	8006018 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005efa:	1d3b      	adds	r3, r7, #4
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f00:	463b      	mov	r3, r7
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d164      	bne.n	8005fd4 <USB_EPStartXfer+0x834>
 8005f0a:	1d3b      	adds	r3, r7, #4
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	673b      	str	r3, [r7, #112]	; 0x70
 8005f10:	1d3b      	adds	r3, r7, #4
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f1e:	4413      	add	r3, r2
 8005f20:	673b      	str	r3, [r7, #112]	; 0x70
 8005f22:	463b      	mov	r3, r7
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	011a      	lsls	r2, r3, #4
 8005f2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005f32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d112      	bne.n	8005f62 <USB_EPStartXfer+0x7c2>
 8005f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f3e:	881b      	ldrh	r3, [r3, #0]
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f4a:	801a      	strh	r2, [r3, #0]
 8005f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f5e:	801a      	strh	r2, [r3, #0]
 8005f60:	e054      	b.n	800600c <USB_EPStartXfer+0x86c>
 8005f62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f66:	2b3e      	cmp	r3, #62	; 0x3e
 8005f68:	d817      	bhi.n	8005f9a <USB_EPStartXfer+0x7fa>
 8005f6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f6e:	085b      	lsrs	r3, r3, #1
 8005f70:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005f74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <USB_EPStartXfer+0x7ea>
 8005f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f84:	3301      	adds	r3, #1
 8005f86:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	029b      	lsls	r3, r3, #10
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f96:	801a      	strh	r2, [r3, #0]
 8005f98:	e038      	b.n	800600c <USB_EPStartXfer+0x86c>
 8005f9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f9e:	095b      	lsrs	r3, r3, #5
 8005fa0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fa8:	f003 031f 	and.w	r3, r3, #31
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d104      	bne.n	8005fba <USB_EPStartXfer+0x81a>
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	029b      	lsls	r3, r3, #10
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fd0:	801a      	strh	r2, [r3, #0]
 8005fd2:	e01b      	b.n	800600c <USB_EPStartXfer+0x86c>
 8005fd4:	463b      	mov	r3, r7
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	785b      	ldrb	r3, [r3, #1]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d116      	bne.n	800600c <USB_EPStartXfer+0x86c>
 8005fde:	1d3b      	adds	r3, r7, #4
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	461a      	mov	r2, r3
 8005fea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fec:	4413      	add	r3, r2
 8005fee:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ff0:	463b      	mov	r3, r7
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	011a      	lsls	r2, r3, #4
 8005ff8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006000:	677b      	str	r3, [r7, #116]	; 0x74
 8006002:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006006:	b29a      	uxth	r2, r3
 8006008:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800600a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800600c:	463b      	mov	r3, r7
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	895b      	ldrh	r3, [r3, #10]
 8006012:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8006016:	e097      	b.n	8006148 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006018:	463b      	mov	r3, r7
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	785b      	ldrb	r3, [r3, #1]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d168      	bne.n	80060f4 <USB_EPStartXfer+0x954>
 8006022:	1d3b      	adds	r3, r7, #4
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800602a:	1d3b      	adds	r3, r7, #4
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006032:	b29b      	uxth	r3, r3
 8006034:	461a      	mov	r2, r3
 8006036:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800603a:	4413      	add	r3, r2
 800603c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006040:	463b      	mov	r3, r7
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	011a      	lsls	r2, r3, #4
 8006048:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800604c:	4413      	add	r3, r2
 800604e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006052:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006054:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006058:	2b00      	cmp	r3, #0
 800605a:	d112      	bne.n	8006082 <USB_EPStartXfer+0x8e2>
 800605c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	b29b      	uxth	r3, r3
 8006062:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006066:	b29a      	uxth	r2, r3
 8006068:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800606a:	801a      	strh	r2, [r3, #0]
 800606c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800606e:	881b      	ldrh	r3, [r3, #0]
 8006070:	b29b      	uxth	r3, r3
 8006072:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006076:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800607a:	b29a      	uxth	r2, r3
 800607c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800607e:	801a      	strh	r2, [r3, #0]
 8006080:	e05d      	b.n	800613e <USB_EPStartXfer+0x99e>
 8006082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006086:	2b3e      	cmp	r3, #62	; 0x3e
 8006088:	d817      	bhi.n	80060ba <USB_EPStartXfer+0x91a>
 800608a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006094:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b00      	cmp	r3, #0
 800609e:	d004      	beq.n	80060aa <USB_EPStartXfer+0x90a>
 80060a0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80060a4:	3301      	adds	r3, #1
 80060a6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80060aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	029b      	lsls	r3, r3, #10
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060b6:	801a      	strh	r2, [r3, #0]
 80060b8:	e041      	b.n	800613e <USB_EPStartXfer+0x99e>
 80060ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060be:	095b      	lsrs	r3, r3, #5
 80060c0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80060c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060c8:	f003 031f 	and.w	r3, r3, #31
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d104      	bne.n	80060da <USB_EPStartXfer+0x93a>
 80060d0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80060d4:	3b01      	subs	r3, #1
 80060d6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80060da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80060de:	b29b      	uxth	r3, r3
 80060e0:	029b      	lsls	r3, r3, #10
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060f0:	801a      	strh	r2, [r3, #0]
 80060f2:	e024      	b.n	800613e <USB_EPStartXfer+0x99e>
 80060f4:	463b      	mov	r3, r7
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	785b      	ldrb	r3, [r3, #1]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d11f      	bne.n	800613e <USB_EPStartXfer+0x99e>
 80060fe:	1d3b      	adds	r3, r7, #4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006106:	1d3b      	adds	r3, r7, #4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800610e:	b29b      	uxth	r3, r3
 8006110:	461a      	mov	r2, r3
 8006112:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006116:	4413      	add	r3, r2
 8006118:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800611c:	463b      	mov	r3, r7
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	011a      	lsls	r2, r3, #4
 8006124:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006128:	4413      	add	r3, r2
 800612a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800612e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006132:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006136:	b29a      	uxth	r2, r3
 8006138:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800613c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800613e:	463b      	mov	r3, r7
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	891b      	ldrh	r3, [r3, #8]
 8006144:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006148:	463b      	mov	r3, r7
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6959      	ldr	r1, [r3, #20]
 800614e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006152:	b29b      	uxth	r3, r3
 8006154:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006158:	1d38      	adds	r0, r7, #4
 800615a:	6800      	ldr	r0, [r0, #0]
 800615c:	f000 fd7e 	bl	8006c5c <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006160:	463b      	mov	r3, r7
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d122      	bne.n	80061b0 <USB_EPStartXfer+0xa10>
 800616a:	1d3b      	adds	r3, r7, #4
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	463b      	mov	r3, r7
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	4413      	add	r3, r2
 8006178:	881b      	ldrh	r3, [r3, #0]
 800617a:	b29b      	uxth	r3, r3
 800617c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006184:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8006188:	1d3b      	adds	r3, r7, #4
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	463b      	mov	r3, r7
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	441a      	add	r2, r3
 8006196:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800619a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800619e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	8013      	strh	r3, [r2, #0]
 80061ae:	e026      	b.n	80061fe <USB_EPStartXfer+0xa5e>
 80061b0:	463b      	mov	r3, r7
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	785b      	ldrb	r3, [r3, #1]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d121      	bne.n	80061fe <USB_EPStartXfer+0xa5e>
 80061ba:	1d3b      	adds	r3, r7, #4
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	463b      	mov	r3, r7
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80061d8:	1d3b      	adds	r3, r7, #4
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	463b      	mov	r3, r7
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80061ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80061fe:	1d3b      	adds	r3, r7, #4
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	463b      	mov	r3, r7
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4413      	add	r3, r2
 800620c:	881b      	ldrh	r3, [r3, #0]
 800620e:	b29b      	uxth	r3, r3
 8006210:	f107 020e 	add.w	r2, r7, #14
 8006214:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800621c:	8013      	strh	r3, [r2, #0]
 800621e:	f107 030e 	add.w	r3, r7, #14
 8006222:	f107 020e 	add.w	r2, r7, #14
 8006226:	8812      	ldrh	r2, [r2, #0]
 8006228:	f082 0210 	eor.w	r2, r2, #16
 800622c:	801a      	strh	r2, [r3, #0]
 800622e:	f107 030e 	add.w	r3, r7, #14
 8006232:	f107 020e 	add.w	r2, r7, #14
 8006236:	8812      	ldrh	r2, [r2, #0]
 8006238:	f082 0220 	eor.w	r2, r2, #32
 800623c:	801a      	strh	r2, [r3, #0]
 800623e:	1d3b      	adds	r3, r7, #4
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	463b      	mov	r3, r7
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	441a      	add	r2, r3
 800624c:	f107 030e 	add.w	r3, r7, #14
 8006250:	881b      	ldrh	r3, [r3, #0]
 8006252:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006256:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800625a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800625e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006262:	b29b      	uxth	r3, r3
 8006264:	8013      	strh	r3, [r2, #0]
 8006266:	e3b5      	b.n	80069d4 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006268:	463b      	mov	r3, r7
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	7b1b      	ldrb	r3, [r3, #12]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f040 8090 	bne.w	8006394 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006274:	463b      	mov	r3, r7
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	699a      	ldr	r2, [r3, #24]
 800627a:	463b      	mov	r3, r7
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	429a      	cmp	r2, r3
 8006282:	d90e      	bls.n	80062a2 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8006284:	463b      	mov	r3, r7
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 800628e:	463b      	mov	r3, r7
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	699a      	ldr	r2, [r3, #24]
 8006294:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006298:	1ad2      	subs	r2, r2, r3
 800629a:	463b      	mov	r3, r7
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	619a      	str	r2, [r3, #24]
 80062a0:	e008      	b.n	80062b4 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 80062a2:	463b      	mov	r3, r7
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 80062ac:	463b      	mov	r3, r7
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2200      	movs	r2, #0
 80062b2:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80062b4:	1d3b      	adds	r3, r7, #4
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80062bc:	1d3b      	adds	r3, r7, #4
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	461a      	mov	r2, r3
 80062c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80062cc:	4413      	add	r3, r2
 80062ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80062d2:	463b      	mov	r3, r7
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	011a      	lsls	r2, r3, #4
 80062da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80062de:	4413      	add	r3, r2
 80062e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80062e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80062e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d116      	bne.n	800631e <USB_EPStartXfer+0xb7e>
 80062f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006302:	801a      	strh	r2, [r3, #0]
 8006304:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	b29b      	uxth	r3, r3
 800630c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006310:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006314:	b29a      	uxth	r2, r3
 8006316:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800631a:	801a      	strh	r2, [r3, #0]
 800631c:	e32c      	b.n	8006978 <USB_EPStartXfer+0x11d8>
 800631e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006322:	2b3e      	cmp	r3, #62	; 0x3e
 8006324:	d818      	bhi.n	8006358 <USB_EPStartXfer+0xbb8>
 8006326:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800632a:	085b      	lsrs	r3, r3, #1
 800632c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006330:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d004      	beq.n	8006346 <USB_EPStartXfer+0xba6>
 800633c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006340:	3301      	adds	r3, #1
 8006342:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006346:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800634a:	b29b      	uxth	r3, r3
 800634c:	029b      	lsls	r3, r3, #10
 800634e:	b29a      	uxth	r2, r3
 8006350:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	e30f      	b.n	8006978 <USB_EPStartXfer+0x11d8>
 8006358:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800635c:	095b      	lsrs	r3, r3, #5
 800635e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006362:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006366:	f003 031f 	and.w	r3, r3, #31
 800636a:	2b00      	cmp	r3, #0
 800636c:	d104      	bne.n	8006378 <USB_EPStartXfer+0xbd8>
 800636e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006372:	3b01      	subs	r3, #1
 8006374:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006378:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800637c:	b29b      	uxth	r3, r3
 800637e:	029b      	lsls	r3, r3, #10
 8006380:	b29b      	uxth	r3, r3
 8006382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800638a:	b29a      	uxth	r2, r3
 800638c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006390:	801a      	strh	r2, [r3, #0]
 8006392:	e2f1      	b.n	8006978 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006394:	463b      	mov	r3, r7
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	78db      	ldrb	r3, [r3, #3]
 800639a:	2b02      	cmp	r3, #2
 800639c:	f040 818f 	bne.w	80066be <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80063a0:	463b      	mov	r3, r7
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	785b      	ldrb	r3, [r3, #1]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d175      	bne.n	8006496 <USB_EPStartXfer+0xcf6>
 80063aa:	1d3b      	adds	r3, r7, #4
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063b2:	1d3b      	adds	r3, r7, #4
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	461a      	mov	r2, r3
 80063be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80063c2:	4413      	add	r3, r2
 80063c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063c8:	463b      	mov	r3, r7
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	011a      	lsls	r2, r3, #4
 80063d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80063d4:	4413      	add	r3, r2
 80063d6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80063da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80063de:	463b      	mov	r3, r7
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d116      	bne.n	8006416 <USB_EPStartXfer+0xc76>
 80063e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80063ec:	881b      	ldrh	r3, [r3, #0]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80063fa:	801a      	strh	r2, [r3, #0]
 80063fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006400:	881b      	ldrh	r3, [r3, #0]
 8006402:	b29b      	uxth	r3, r3
 8006404:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006408:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800640c:	b29a      	uxth	r2, r3
 800640e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006412:	801a      	strh	r2, [r3, #0]
 8006414:	e065      	b.n	80064e2 <USB_EPStartXfer+0xd42>
 8006416:	463b      	mov	r3, r7
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	2b3e      	cmp	r3, #62	; 0x3e
 800641e:	d81a      	bhi.n	8006456 <USB_EPStartXfer+0xcb6>
 8006420:	463b      	mov	r3, r7
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	085b      	lsrs	r3, r3, #1
 8006428:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800642c:	463b      	mov	r3, r7
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d004      	beq.n	8006444 <USB_EPStartXfer+0xca4>
 800643a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800643e:	3301      	adds	r3, #1
 8006440:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006444:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006448:	b29b      	uxth	r3, r3
 800644a:	029b      	lsls	r3, r3, #10
 800644c:	b29a      	uxth	r2, r3
 800644e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006452:	801a      	strh	r2, [r3, #0]
 8006454:	e045      	b.n	80064e2 <USB_EPStartXfer+0xd42>
 8006456:	463b      	mov	r3, r7
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	095b      	lsrs	r3, r3, #5
 800645e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006462:	463b      	mov	r3, r7
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	f003 031f 	and.w	r3, r3, #31
 800646c:	2b00      	cmp	r3, #0
 800646e:	d104      	bne.n	800647a <USB_EPStartXfer+0xcda>
 8006470:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006474:	3b01      	subs	r3, #1
 8006476:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800647a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800647e:	b29b      	uxth	r3, r3
 8006480:	029b      	lsls	r3, r3, #10
 8006482:	b29b      	uxth	r3, r3
 8006484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800648c:	b29a      	uxth	r2, r3
 800648e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006492:	801a      	strh	r2, [r3, #0]
 8006494:	e025      	b.n	80064e2 <USB_EPStartXfer+0xd42>
 8006496:	463b      	mov	r3, r7
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	785b      	ldrb	r3, [r3, #1]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d120      	bne.n	80064e2 <USB_EPStartXfer+0xd42>
 80064a0:	1d3b      	adds	r3, r7, #4
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064a8:	1d3b      	adds	r3, r7, #4
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	461a      	mov	r2, r3
 80064b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80064b8:	4413      	add	r3, r2
 80064ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064be:	463b      	mov	r3, r7
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	011a      	lsls	r2, r3, #4
 80064c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80064ca:	4413      	add	r3, r2
 80064cc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80064d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064d4:	463b      	mov	r3, r7
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	b29a      	uxth	r2, r3
 80064dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80064e0:	801a      	strh	r2, [r3, #0]
 80064e2:	1d3b      	adds	r3, r7, #4
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80064ea:	463b      	mov	r3, r7
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	785b      	ldrb	r3, [r3, #1]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d175      	bne.n	80065e0 <USB_EPStartXfer+0xe40>
 80064f4:	1d3b      	adds	r3, r7, #4
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80064fc:	1d3b      	adds	r3, r7, #4
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006504:	b29b      	uxth	r3, r3
 8006506:	461a      	mov	r2, r3
 8006508:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800650c:	4413      	add	r3, r2
 800650e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006512:	463b      	mov	r3, r7
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	011a      	lsls	r2, r3, #4
 800651a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800651e:	4413      	add	r3, r2
 8006520:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006524:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006528:	463b      	mov	r3, r7
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d116      	bne.n	8006560 <USB_EPStartXfer+0xdc0>
 8006532:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006536:	881b      	ldrh	r3, [r3, #0]
 8006538:	b29b      	uxth	r3, r3
 800653a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800653e:	b29a      	uxth	r2, r3
 8006540:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006544:	801a      	strh	r2, [r3, #0]
 8006546:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800654a:	881b      	ldrh	r3, [r3, #0]
 800654c:	b29b      	uxth	r3, r3
 800654e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006552:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006556:	b29a      	uxth	r2, r3
 8006558:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800655c:	801a      	strh	r2, [r3, #0]
 800655e:	e061      	b.n	8006624 <USB_EPStartXfer+0xe84>
 8006560:	463b      	mov	r3, r7
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b3e      	cmp	r3, #62	; 0x3e
 8006568:	d81a      	bhi.n	80065a0 <USB_EPStartXfer+0xe00>
 800656a:	463b      	mov	r3, r7
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	085b      	lsrs	r3, r3, #1
 8006572:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006576:	463b      	mov	r3, r7
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b00      	cmp	r3, #0
 8006582:	d004      	beq.n	800658e <USB_EPStartXfer+0xdee>
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006588:	3301      	adds	r3, #1
 800658a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800658e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006592:	b29b      	uxth	r3, r3
 8006594:	029b      	lsls	r3, r3, #10
 8006596:	b29a      	uxth	r2, r3
 8006598:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800659c:	801a      	strh	r2, [r3, #0]
 800659e:	e041      	b.n	8006624 <USB_EPStartXfer+0xe84>
 80065a0:	463b      	mov	r3, r7
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	095b      	lsrs	r3, r3, #5
 80065a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80065ac:	463b      	mov	r3, r7
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	f003 031f 	and.w	r3, r3, #31
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d104      	bne.n	80065c4 <USB_EPStartXfer+0xe24>
 80065ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065be:	3b01      	subs	r3, #1
 80065c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80065c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	029b      	lsls	r3, r3, #10
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065dc:	801a      	strh	r2, [r3, #0]
 80065de:	e021      	b.n	8006624 <USB_EPStartXfer+0xe84>
 80065e0:	463b      	mov	r3, r7
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	785b      	ldrb	r3, [r3, #1]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d11c      	bne.n	8006624 <USB_EPStartXfer+0xe84>
 80065ea:	1d3b      	adds	r3, r7, #4
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	461a      	mov	r2, r3
 80065f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80065fa:	4413      	add	r3, r2
 80065fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006600:	463b      	mov	r3, r7
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	011a      	lsls	r2, r3, #4
 8006608:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800660c:	4413      	add	r3, r2
 800660e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006612:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006616:	463b      	mov	r3, r7
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	b29a      	uxth	r2, r3
 800661e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006622:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006624:	463b      	mov	r3, r7
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 81a4 	beq.w	8006978 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006630:	1d3b      	adds	r3, r7, #4
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	463b      	mov	r3, r7
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	881b      	ldrh	r3, [r3, #0]
 8006640:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006644:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d005      	beq.n	800665c <USB_EPStartXfer+0xebc>
 8006650:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10d      	bne.n	8006678 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800665c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006664:	2b00      	cmp	r3, #0
 8006666:	f040 8187 	bne.w	8006978 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800666a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800666e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006672:	2b00      	cmp	r3, #0
 8006674:	f040 8180 	bne.w	8006978 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006678:	1d3b      	adds	r3, r7, #4
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	463b      	mov	r3, r7
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	b29b      	uxth	r3, r3
 800668a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800668e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006692:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8006696:	1d3b      	adds	r3, r7, #4
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	463b      	mov	r3, r7
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	441a      	add	r2, r3
 80066a4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80066a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	8013      	strh	r3, [r2, #0]
 80066bc:	e15c      	b.n	8006978 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80066be:	463b      	mov	r3, r7
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	78db      	ldrb	r3, [r3, #3]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	f040 8155 	bne.w	8006974 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80066ca:	463b      	mov	r3, r7
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	699a      	ldr	r2, [r3, #24]
 80066d0:	463b      	mov	r3, r7
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d90e      	bls.n	80066f8 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 80066da:	463b      	mov	r3, r7
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 80066e4:	463b      	mov	r3, r7
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066ee:	1ad2      	subs	r2, r2, r3
 80066f0:	463b      	mov	r3, r7
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	619a      	str	r2, [r3, #24]
 80066f6:	e008      	b.n	800670a <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 80066f8:	463b      	mov	r3, r7
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8006702:	463b      	mov	r3, r7
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2200      	movs	r2, #0
 8006708:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800670a:	463b      	mov	r3, r7
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	785b      	ldrb	r3, [r3, #1]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d16f      	bne.n	80067f4 <USB_EPStartXfer+0x1054>
 8006714:	1d3b      	adds	r3, r7, #4
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800671c:	1d3b      	adds	r3, r7, #4
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006724:	b29b      	uxth	r3, r3
 8006726:	461a      	mov	r2, r3
 8006728:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800672c:	4413      	add	r3, r2
 800672e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006732:	463b      	mov	r3, r7
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	011a      	lsls	r2, r3, #4
 800673a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800673e:	4413      	add	r3, r2
 8006740:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006744:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006748:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800674c:	2b00      	cmp	r3, #0
 800674e:	d116      	bne.n	800677e <USB_EPStartXfer+0xfde>
 8006750:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006754:	881b      	ldrh	r3, [r3, #0]
 8006756:	b29b      	uxth	r3, r3
 8006758:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800675c:	b29a      	uxth	r2, r3
 800675e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006762:	801a      	strh	r2, [r3, #0]
 8006764:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	b29b      	uxth	r3, r3
 800676c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006770:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006774:	b29a      	uxth	r2, r3
 8006776:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800677a:	801a      	strh	r2, [r3, #0]
 800677c:	e05f      	b.n	800683e <USB_EPStartXfer+0x109e>
 800677e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006782:	2b3e      	cmp	r3, #62	; 0x3e
 8006784:	d818      	bhi.n	80067b8 <USB_EPStartXfer+0x1018>
 8006786:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800678a:	085b      	lsrs	r3, r3, #1
 800678c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006790:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	d004      	beq.n	80067a6 <USB_EPStartXfer+0x1006>
 800679c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067a0:	3301      	adds	r3, #1
 80067a2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	029b      	lsls	r3, r3, #10
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80067b4:	801a      	strh	r2, [r3, #0]
 80067b6:	e042      	b.n	800683e <USB_EPStartXfer+0x109e>
 80067b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067c6:	f003 031f 	and.w	r3, r3, #31
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d104      	bne.n	80067d8 <USB_EPStartXfer+0x1038>
 80067ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067d2:	3b01      	subs	r3, #1
 80067d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067dc:	b29b      	uxth	r3, r3
 80067de:	029b      	lsls	r3, r3, #10
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80067f0:	801a      	strh	r2, [r3, #0]
 80067f2:	e024      	b.n	800683e <USB_EPStartXfer+0x109e>
 80067f4:	463b      	mov	r3, r7
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	785b      	ldrb	r3, [r3, #1]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d11f      	bne.n	800683e <USB_EPStartXfer+0x109e>
 80067fe:	1d3b      	adds	r3, r7, #4
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006806:	1d3b      	adds	r3, r7, #4
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800680e:	b29b      	uxth	r3, r3
 8006810:	461a      	mov	r2, r3
 8006812:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006816:	4413      	add	r3, r2
 8006818:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800681c:	463b      	mov	r3, r7
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	011a      	lsls	r2, r3, #4
 8006824:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006828:	4413      	add	r3, r2
 800682a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800682e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006832:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006836:	b29a      	uxth	r2, r3
 8006838:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800683c:	801a      	strh	r2, [r3, #0]
 800683e:	1d3b      	adds	r3, r7, #4
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006846:	463b      	mov	r3, r7
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	785b      	ldrb	r3, [r3, #1]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d16f      	bne.n	8006930 <USB_EPStartXfer+0x1190>
 8006850:	1d3b      	adds	r3, r7, #4
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006858:	1d3b      	adds	r3, r7, #4
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006860:	b29b      	uxth	r3, r3
 8006862:	461a      	mov	r2, r3
 8006864:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006868:	4413      	add	r3, r2
 800686a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800686e:	463b      	mov	r3, r7
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	011a      	lsls	r2, r3, #4
 8006876:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800687a:	4413      	add	r3, r2
 800687c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006880:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006884:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006888:	2b00      	cmp	r3, #0
 800688a:	d116      	bne.n	80068ba <USB_EPStartXfer+0x111a>
 800688c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006890:	881b      	ldrh	r3, [r3, #0]
 8006892:	b29b      	uxth	r3, r3
 8006894:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006898:	b29a      	uxth	r2, r3
 800689a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800689e:	801a      	strh	r2, [r3, #0]
 80068a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068a4:	881b      	ldrh	r3, [r3, #0]
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068b6:	801a      	strh	r2, [r3, #0]
 80068b8:	e05e      	b.n	8006978 <USB_EPStartXfer+0x11d8>
 80068ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068be:	2b3e      	cmp	r3, #62	; 0x3e
 80068c0:	d818      	bhi.n	80068f4 <USB_EPStartXfer+0x1154>
 80068c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068c6:	085b      	lsrs	r3, r3, #1
 80068c8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80068cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d004      	beq.n	80068e2 <USB_EPStartXfer+0x1142>
 80068d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068dc:	3301      	adds	r3, #1
 80068de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80068e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	029b      	lsls	r3, r3, #10
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068f0:	801a      	strh	r2, [r3, #0]
 80068f2:	e041      	b.n	8006978 <USB_EPStartXfer+0x11d8>
 80068f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068f8:	095b      	lsrs	r3, r3, #5
 80068fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80068fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006902:	f003 031f 	and.w	r3, r3, #31
 8006906:	2b00      	cmp	r3, #0
 8006908:	d104      	bne.n	8006914 <USB_EPStartXfer+0x1174>
 800690a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800690e:	3b01      	subs	r3, #1
 8006910:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006914:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006918:	b29b      	uxth	r3, r3
 800691a:	029b      	lsls	r3, r3, #10
 800691c:	b29b      	uxth	r3, r3
 800691e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006922:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006926:	b29a      	uxth	r2, r3
 8006928:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800692c:	801a      	strh	r2, [r3, #0]
 800692e:	e023      	b.n	8006978 <USB_EPStartXfer+0x11d8>
 8006930:	463b      	mov	r3, r7
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	785b      	ldrb	r3, [r3, #1]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d11e      	bne.n	8006978 <USB_EPStartXfer+0x11d8>
 800693a:	1d3b      	adds	r3, r7, #4
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006942:	b29b      	uxth	r3, r3
 8006944:	461a      	mov	r2, r3
 8006946:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800694a:	4413      	add	r3, r2
 800694c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006950:	463b      	mov	r3, r7
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	011a      	lsls	r2, r3, #4
 8006958:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800695c:	4413      	add	r3, r2
 800695e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006962:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006966:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800696a:	b29a      	uxth	r2, r3
 800696c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006970:	801a      	strh	r2, [r3, #0]
 8006972:	e001      	b.n	8006978 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e02e      	b.n	80069d6 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006978:	1d3b      	adds	r3, r7, #4
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	463b      	mov	r3, r7
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	4413      	add	r3, r2
 8006986:	881b      	ldrh	r3, [r3, #0]
 8006988:	b29b      	uxth	r3, r3
 800698a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800698e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006992:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006996:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800699a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800699e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80069a2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80069a6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80069aa:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80069ae:	1d3b      	adds	r3, r7, #4
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	463b      	mov	r3, r7
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	441a      	add	r2, r3
 80069bc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80069c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d020      	beq.n	8006a34 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	881b      	ldrh	r3, [r3, #0]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a08:	81bb      	strh	r3, [r7, #12]
 8006a0a:	89bb      	ldrh	r3, [r7, #12]
 8006a0c:	f083 0310 	eor.w	r3, r3, #16
 8006a10:	81bb      	strh	r3, [r7, #12]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	441a      	add	r2, r3
 8006a1c:	89bb      	ldrh	r3, [r7, #12]
 8006a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	8013      	strh	r3, [r2, #0]
 8006a32:	e01f      	b.n	8006a74 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	881b      	ldrh	r3, [r3, #0]
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a4a:	81fb      	strh	r3, [r7, #14]
 8006a4c:	89fb      	ldrh	r3, [r7, #14]
 8006a4e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006a52:	81fb      	strh	r3, [r7, #14]
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	441a      	add	r2, r3
 8006a5e:	89fb      	ldrh	r3, [r7, #14]
 8006a60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr

08006a80 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	7b1b      	ldrb	r3, [r3, #12]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f040 809d 	bne.w	8006bce <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	785b      	ldrb	r3, [r3, #1]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d04c      	beq.n	8006b36 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	823b      	strh	r3, [r7, #16]
 8006aaa:	8a3b      	ldrh	r3, [r7, #16]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d01b      	beq.n	8006aec <USB_EPClearStall+0x6c>
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aca:	81fb      	strh	r3, [r7, #14]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	441a      	add	r2, r3
 8006ad6:	89fb      	ldrh	r3, [r7, #14]
 8006ad8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006adc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ae4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	78db      	ldrb	r3, [r3, #3]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d06c      	beq.n	8006bce <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4413      	add	r3, r2
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b0a:	81bb      	strh	r3, [r7, #12]
 8006b0c:	89bb      	ldrh	r3, [r7, #12]
 8006b0e:	f083 0320 	eor.w	r3, r3, #32
 8006b12:	81bb      	strh	r3, [r7, #12]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	441a      	add	r2, r3
 8006b1e:	89bb      	ldrh	r3, [r7, #12]
 8006b20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	8013      	strh	r3, [r2, #0]
 8006b34:	e04b      	b.n	8006bce <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	82fb      	strh	r3, [r7, #22]
 8006b44:	8afb      	ldrh	r3, [r7, #22]
 8006b46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d01b      	beq.n	8006b86 <USB_EPClearStall+0x106>
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	881b      	ldrh	r3, [r3, #0]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b64:	82bb      	strh	r3, [r7, #20]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	441a      	add	r2, r3
 8006b70:	8abb      	ldrh	r3, [r7, #20]
 8006b72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006b7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9c:	827b      	strh	r3, [r7, #18]
 8006b9e:	8a7b      	ldrh	r3, [r7, #18]
 8006ba0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006ba4:	827b      	strh	r3, [r7, #18]
 8006ba6:	8a7b      	ldrh	r3, [r7, #18]
 8006ba8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006bac:	827b      	strh	r3, [r7, #18]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	441a      	add	r2, r3
 8006bb8:	8a7b      	ldrh	r3, [r7, #18]
 8006bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc80      	pop	{r7}
 8006bd8:	4770      	bx	lr

08006bda <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b083      	sub	sp, #12
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	460b      	mov	r3, r1
 8006be4:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006be6:	78fb      	ldrb	r3, [r7, #3]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d103      	bne.n	8006bf4 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2280      	movs	r2, #128	; 0x80
 8006bf0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bc80      	pop	{r7}
 8006bfe:	4770      	bx	lr

08006c00 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bc80      	pop	{r7}
 8006c12:	4770      	bx	lr

08006c14 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	370c      	adds	r7, #12
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bc80      	pop	{r7}
 8006c26:	4770      	bx	lr

08006c28 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3714      	adds	r7, #20
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bc80      	pop	{r7}
 8006c44:	4770      	bx	lr

08006c46 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b083      	sub	sp, #12
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bc80      	pop	{r7}
 8006c5a:	4770      	bx	lr

08006c5c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b08d      	sub	sp, #52	; 0x34
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	4611      	mov	r1, r2
 8006c68:	461a      	mov	r2, r3
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	80fb      	strh	r3, [r7, #6]
 8006c6e:	4613      	mov	r3, r2
 8006c70:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006c72:	88bb      	ldrh	r3, [r7, #4]
 8006c74:	3301      	adds	r3, #1
 8006c76:	085b      	lsrs	r3, r3, #1
 8006c78:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006c82:	88fb      	ldrh	r3, [r7, #6]
 8006c84:	005a      	lsls	r2, r3, #1
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c8e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006c90:	6a3b      	ldr	r3, [r7, #32]
 8006c92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c94:	e01e      	b.n	8006cd4 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	461a      	mov	r2, r3
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cbe:	3302      	adds	r3, #2
 8006cc0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8006cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc4:	3302      	adds	r3, #2
 8006cc6:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cca:	3301      	adds	r3, #1
 8006ccc:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1dd      	bne.n	8006c96 <USB_WritePMA+0x3a>
  }
}
 8006cda:	bf00      	nop
 8006cdc:	bf00      	nop
 8006cde:	3734      	adds	r7, #52	; 0x34
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b08b      	sub	sp, #44	; 0x2c
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	60f8      	str	r0, [r7, #12]
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	4611      	mov	r1, r2
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	80fb      	strh	r3, [r7, #6]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006cfc:	88bb      	ldrh	r3, [r7, #4]
 8006cfe:	085b      	lsrs	r3, r3, #1
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d0c:	88fb      	ldrh	r3, [r7, #6]
 8006d0e:	005a      	lsls	r2, r3, #1
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	4413      	add	r3, r2
 8006d14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d18:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d1e:	e01b      	b.n	8006d58 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	3302      	adds	r3, #2
 8006d2c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	b2da      	uxtb	r2, r3
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	0a1b      	lsrs	r3, r3, #8
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	3302      	adds	r3, #2
 8006d50:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	3b01      	subs	r3, #1
 8006d56:	627b      	str	r3, [r7, #36]	; 0x24
 8006d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e0      	bne.n	8006d20 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8006d5e:	88bb      	ldrh	r3, [r7, #4]
 8006d60:	f003 0301 	and.w	r3, r3, #1
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d007      	beq.n	8006d7a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	701a      	strb	r2, [r3, #0]
  }
}
 8006d7a:	bf00      	nop
 8006d7c:	372c      	adds	r7, #44	; 0x2c
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bc80      	pop	{r7}
 8006d82:	4770      	bx	lr

08006d84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006d90:	2300      	movs	r3, #0
 8006d92:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	7c1b      	ldrb	r3, [r3, #16]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d115      	bne.n	8006dc8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006d9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006da0:	2202      	movs	r2, #2
 8006da2:	2181      	movs	r1, #129	; 0x81
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f001 feb2 	bl	8008b0e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006db4:	2202      	movs	r2, #2
 8006db6:	2101      	movs	r1, #1
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f001 fea8 	bl	8008b0e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006dc6:	e012      	b.n	8006dee <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006dc8:	2340      	movs	r3, #64	; 0x40
 8006dca:	2202      	movs	r2, #2
 8006dcc:	2181      	movs	r1, #129	; 0x81
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f001 fe9d 	bl	8008b0e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006dda:	2340      	movs	r3, #64	; 0x40
 8006ddc:	2202      	movs	r2, #2
 8006dde:	2101      	movs	r1, #1
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f001 fe94 	bl	8008b0e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006dee:	2308      	movs	r3, #8
 8006df0:	2203      	movs	r2, #3
 8006df2:	2182      	movs	r1, #130	; 0x82
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f001 fe8a 	bl	8008b0e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e00:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006e04:	f001 ffaa 	bl	8008d5c <USBD_static_malloc>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d102      	bne.n	8006e20 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	73fb      	strb	r3, [r7, #15]
 8006e1e:	e026      	b.n	8006e6e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e26:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	7c1b      	ldrb	r3, [r3, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d109      	bne.n	8006e5e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e54:	2101      	movs	r1, #1
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f001 ff4a 	bl	8008cf0 <USBD_LL_PrepareReceive>
 8006e5c:	e007      	b.n	8006e6e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e64:	2340      	movs	r3, #64	; 0x40
 8006e66:	2101      	movs	r1, #1
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f001 ff41 	bl	8008cf0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	460b      	mov	r3, r1
 8006e82:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006e88:	2181      	movs	r1, #129	; 0x81
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f001 fe65 	bl	8008b5a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006e96:	2101      	movs	r1, #1
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f001 fe5e 	bl	8008b5a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006ea6:	2182      	movs	r1, #130	; 0x82
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f001 fe56 	bl	8008b5a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00e      	beq.n	8006edc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f001 ff50 	bl	8008d74 <USBD_static_free>
    pdev->pClassData = NULL;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b086      	sub	sp, #24
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
 8006eee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ef6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d039      	beq.n	8006f84 <USBD_CDC_Setup+0x9e>
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d17f      	bne.n	8007014 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	88db      	ldrh	r3, [r3, #6]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d029      	beq.n	8006f70 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	b25b      	sxtb	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	da11      	bge.n	8006f4a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006f32:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f34:	683a      	ldr	r2, [r7, #0]
 8006f36:	88d2      	ldrh	r2, [r2, #6]
 8006f38:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006f3a:	6939      	ldr	r1, [r7, #16]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	88db      	ldrh	r3, [r3, #6]
 8006f40:	461a      	mov	r2, r3
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f001 fa09 	bl	800835a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006f48:	e06b      	b.n	8007022 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	785a      	ldrb	r2, [r3, #1]
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	88db      	ldrh	r3, [r3, #6]
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006f60:	6939      	ldr	r1, [r7, #16]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	88db      	ldrh	r3, [r3, #6]
 8006f66:	461a      	mov	r2, r3
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f001 fa24 	bl	80083b6 <USBD_CtlPrepareRx>
      break;
 8006f6e:	e058      	b.n	8007022 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	7850      	ldrb	r0, [r2, #1]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	6839      	ldr	r1, [r7, #0]
 8006f80:	4798      	blx	r3
      break;
 8006f82:	e04e      	b.n	8007022 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	785b      	ldrb	r3, [r3, #1]
 8006f88:	2b0b      	cmp	r3, #11
 8006f8a:	d02e      	beq.n	8006fea <USBD_CDC_Setup+0x104>
 8006f8c:	2b0b      	cmp	r3, #11
 8006f8e:	dc38      	bgt.n	8007002 <USBD_CDC_Setup+0x11c>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d002      	beq.n	8006f9a <USBD_CDC_Setup+0xb4>
 8006f94:	2b0a      	cmp	r3, #10
 8006f96:	d014      	beq.n	8006fc2 <USBD_CDC_Setup+0xdc>
 8006f98:	e033      	b.n	8007002 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fa0:	2b03      	cmp	r3, #3
 8006fa2:	d107      	bne.n	8006fb4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006fa4:	f107 030c 	add.w	r3, r7, #12
 8006fa8:	2202      	movs	r2, #2
 8006faa:	4619      	mov	r1, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 f9d4 	bl	800835a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006fb2:	e02e      	b.n	8007012 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006fb4:	6839      	ldr	r1, [r7, #0]
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f001 f965 	bl	8008286 <USBD_CtlError>
            ret = USBD_FAIL;
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	75fb      	strb	r3, [r7, #23]
          break;
 8006fc0:	e027      	b.n	8007012 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fc8:	2b03      	cmp	r3, #3
 8006fca:	d107      	bne.n	8006fdc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006fcc:	f107 030f 	add.w	r3, r7, #15
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f001 f9c0 	bl	800835a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006fda:	e01a      	b.n	8007012 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006fdc:	6839      	ldr	r1, [r7, #0]
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f001 f951 	bl	8008286 <USBD_CtlError>
            ret = USBD_FAIL;
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	75fb      	strb	r3, [r7, #23]
          break;
 8006fe8:	e013      	b.n	8007012 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d00d      	beq.n	8007010 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006ff4:	6839      	ldr	r1, [r7, #0]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f001 f945 	bl	8008286 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007000:	e006      	b.n	8007010 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007002:	6839      	ldr	r1, [r7, #0]
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f001 f93e 	bl	8008286 <USBD_CtlError>
          ret = USBD_FAIL;
 800700a:	2302      	movs	r3, #2
 800700c:	75fb      	strb	r3, [r7, #23]
          break;
 800700e:	e000      	b.n	8007012 <USBD_CDC_Setup+0x12c>
          break;
 8007010:	bf00      	nop
      }
      break;
 8007012:	e006      	b.n	8007022 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f001 f935 	bl	8008286 <USBD_CtlError>
      ret = USBD_FAIL;
 800701c:	2302      	movs	r3, #2
 800701e:	75fb      	strb	r3, [r7, #23]
      break;
 8007020:	bf00      	nop
  }

  return ret;
 8007022:	7dfb      	ldrb	r3, [r7, #23]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3718      	adds	r7, #24
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	460b      	mov	r3, r1
 8007036:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800703e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007046:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800704e:	2b00      	cmp	r3, #0
 8007050:	d03a      	beq.n	80070c8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007052:	78fa      	ldrb	r2, [r7, #3]
 8007054:	6879      	ldr	r1, [r7, #4]
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	440b      	add	r3, r1
 8007060:	331c      	adds	r3, #28
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d029      	beq.n	80070bc <USBD_CDC_DataIn+0x90>
 8007068:	78fa      	ldrb	r2, [r7, #3]
 800706a:	6879      	ldr	r1, [r7, #4]
 800706c:	4613      	mov	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	440b      	add	r3, r1
 8007076:	331c      	adds	r3, #28
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	78f9      	ldrb	r1, [r7, #3]
 800707c:	68b8      	ldr	r0, [r7, #8]
 800707e:	460b      	mov	r3, r1
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	440b      	add	r3, r1
 8007084:	00db      	lsls	r3, r3, #3
 8007086:	4403      	add	r3, r0
 8007088:	3338      	adds	r3, #56	; 0x38
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007090:	fb03 f301 	mul.w	r3, r3, r1
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d110      	bne.n	80070bc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800709a:	78fa      	ldrb	r2, [r7, #3]
 800709c:	6879      	ldr	r1, [r7, #4]
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	331c      	adds	r3, #28
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80070ae:	78f9      	ldrb	r1, [r7, #3]
 80070b0:	2300      	movs	r3, #0
 80070b2:	2200      	movs	r2, #0
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f001 fdf8 	bl	8008caa <USBD_LL_Transmit>
 80070ba:	e003      	b.n	80070c4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	e000      	b.n	80070ca <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80070c8:	2302      	movs	r3, #2
  }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	460b      	mov	r3, r1
 80070dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80070e6:	78fb      	ldrb	r3, [r7, #3]
 80070e8:	4619      	mov	r1, r3
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f001 fe23 	bl	8008d36 <USBD_LL_GetRxDataSize>
 80070f0:	4602      	mov	r2, r0
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00d      	beq.n	800711e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007116:	4611      	mov	r1, r2
 8007118:	4798      	blx	r3

    return USBD_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	e000      	b.n	8007120 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800711e:	2302      	movs	r3, #2
  }
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007136:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800713e:	2b00      	cmp	r3, #0
 8007140:	d015      	beq.n	800716e <USBD_CDC_EP0_RxReady+0x46>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007148:	2bff      	cmp	r3, #255	; 0xff
 800714a:	d010      	beq.n	800716e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800715a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007162:	b292      	uxth	r2, r2
 8007164:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	22ff      	movs	r2, #255	; 0xff
 800716a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2243      	movs	r2, #67	; 0x43
 8007184:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007186:	4b03      	ldr	r3, [pc, #12]	; (8007194 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007188:	4618      	mov	r0, r3
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	bc80      	pop	{r7}
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	200000b0 	.word	0x200000b0

08007198 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2243      	movs	r2, #67	; 0x43
 80071a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80071a6:	4b03      	ldr	r3, [pc, #12]	; (80071b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bc80      	pop	{r7}
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	2000006c 	.word	0x2000006c

080071b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2243      	movs	r2, #67	; 0x43
 80071c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80071c6:	4b03      	ldr	r3, [pc, #12]	; (80071d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bc80      	pop	{r7}
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	200000f4 	.word	0x200000f4

080071d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	220a      	movs	r2, #10
 80071e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80071e6:	4b03      	ldr	r3, [pc, #12]	; (80071f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bc80      	pop	{r7}
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	20000028 	.word	0x20000028

080071f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007202:	2302      	movs	r3, #2
 8007204:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d005      	beq.n	8007218 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007214:	2300      	movs	r3, #0
 8007216:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007218:	7bfb      	ldrb	r3, [r7, #15]
}
 800721a:	4618      	mov	r0, r3
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr

08007224 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	4613      	mov	r3, r2
 8007230:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007238:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007242:	88fa      	ldrh	r2, [r7, #6]
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	371c      	adds	r7, #28
 8007250:	46bd      	mov	sp, r7
 8007252:	bc80      	pop	{r7}
 8007254:	4770      	bx	lr

08007256 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007256:	b480      	push	{r7}
 8007258:	b085      	sub	sp, #20
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
 800725e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007266:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	683a      	ldr	r2, [r7, #0]
 800726c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3714      	adds	r7, #20
 8007276:	46bd      	mov	sp, r7
 8007278:	bc80      	pop	{r7}
 800727a:	4770      	bx	lr

0800727c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800728a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007292:	2b00      	cmp	r3, #0
 8007294:	d01c      	beq.n	80072d0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800729c:	2b00      	cmp	r3, #0
 800729e:	d115      	bne.n	80072cc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80072be:	b29b      	uxth	r3, r3
 80072c0:	2181      	movs	r1, #129	; 0x81
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f001 fcf1 	bl	8008caa <USBD_LL_Transmit>

      return USBD_OK;
 80072c8:	2300      	movs	r3, #0
 80072ca:	e002      	b.n	80072d2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e000      	b.n	80072d2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80072d0:	2302      	movs	r3, #2
  }
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b084      	sub	sp, #16
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072e8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d017      	beq.n	8007324 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	7c1b      	ldrb	r3, [r3, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d109      	bne.n	8007310 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007302:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007306:	2101      	movs	r1, #1
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f001 fcf1 	bl	8008cf0 <USBD_LL_PrepareReceive>
 800730e:	e007      	b.n	8007320 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007316:	2340      	movs	r3, #64	; 0x40
 8007318:	2101      	movs	r1, #1
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f001 fce8 	bl	8008cf0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007320:	2300      	movs	r3, #0
 8007322:	e000      	b.n	8007326 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007324:	2302      	movs	r3, #2
  }
}
 8007326:	4618      	mov	r0, r3
 8007328:	3710      	adds	r7, #16
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b084      	sub	sp, #16
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	4613      	mov	r3, r2
 800733a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d101      	bne.n	8007346 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007342:	2302      	movs	r3, #2
 8007344:	e01a      	b.n	800737c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d003      	beq.n	8007366 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	79fa      	ldrb	r2, [r7, #7]
 8007372:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007374:	68f8      	ldr	r0, [r7, #12]
 8007376:	f001 fb55 	bl	8008a24 <USBD_LL_Init>

  return USBD_OK;
 800737a:	2300      	movs	r3, #0
}
 800737c:	4618      	mov	r0, r3
 800737e:	3710      	adds	r7, #16
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d006      	beq.n	80073a6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	73fb      	strb	r3, [r7, #15]
 80073a4:	e001      	b.n	80073aa <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80073a6:	2302      	movs	r3, #2
 80073a8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr

080073b6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b082      	sub	sp, #8
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f001 fb8a 	bl	8008ad8 <USBD_LL_Start>

  return USBD_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3708      	adds	r7, #8
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b083      	sub	sp, #12
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	bc80      	pop	{r7}
 80073e0:	4770      	bx	lr

080073e2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b084      	sub	sp, #16
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80073ee:	2302      	movs	r3, #2
 80073f0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00c      	beq.n	8007416 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	78fa      	ldrb	r2, [r7, #3]
 8007406:	4611      	mov	r1, r2
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	4798      	blx	r3
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007416:	7bfb      	ldrb	r3, [r7, #15]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	78fa      	ldrb	r2, [r7, #3]
 8007436:	4611      	mov	r1, r2
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	4798      	blx	r3

  return USBD_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b082      	sub	sp, #8
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007456:	6839      	ldr	r1, [r7, #0]
 8007458:	4618      	mov	r0, r3
 800745a:	f000 fed8 	bl	800820e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800746c:	461a      	mov	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800747a:	f003 031f 	and.w	r3, r3, #31
 800747e:	2b02      	cmp	r3, #2
 8007480:	d016      	beq.n	80074b0 <USBD_LL_SetupStage+0x6a>
 8007482:	2b02      	cmp	r3, #2
 8007484:	d81c      	bhi.n	80074c0 <USBD_LL_SetupStage+0x7a>
 8007486:	2b00      	cmp	r3, #0
 8007488:	d002      	beq.n	8007490 <USBD_LL_SetupStage+0x4a>
 800748a:	2b01      	cmp	r3, #1
 800748c:	d008      	beq.n	80074a0 <USBD_LL_SetupStage+0x5a>
 800748e:	e017      	b.n	80074c0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007496:	4619      	mov	r1, r3
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f9cb 	bl	8007834 <USBD_StdDevReq>
      break;
 800749e:	e01a      	b.n	80074d6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80074a6:	4619      	mov	r1, r3
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 fa2d 	bl	8007908 <USBD_StdItfReq>
      break;
 80074ae:	e012      	b.n	80074d6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80074b6:	4619      	mov	r1, r3
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 fa6d 	bl	8007998 <USBD_StdEPReq>
      break;
 80074be:	e00a      	b.n	80074d6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80074c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	4619      	mov	r1, r3
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f001 fb62 	bl	8008b98 <USBD_LL_StallEP>
      break;
 80074d4:	bf00      	nop
  }

  return USBD_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3708      	adds	r7, #8
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	460b      	mov	r3, r1
 80074ea:	607a      	str	r2, [r7, #4]
 80074ec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80074ee:	7afb      	ldrb	r3, [r7, #11]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d14b      	bne.n	800758c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80074fa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007502:	2b03      	cmp	r3, #3
 8007504:	d134      	bne.n	8007570 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	68da      	ldr	r2, [r3, #12]
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	429a      	cmp	r2, r3
 8007510:	d919      	bls.n	8007546 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	68da      	ldr	r2, [r3, #12]
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	68da      	ldr	r2, [r3, #12]
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007528:	429a      	cmp	r2, r3
 800752a:	d203      	bcs.n	8007534 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007530:	b29b      	uxth	r3, r3
 8007532:	e002      	b.n	800753a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007538:	b29b      	uxth	r3, r3
 800753a:	461a      	mov	r2, r3
 800753c:	6879      	ldr	r1, [r7, #4]
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f000 ff57 	bl	80083f2 <USBD_CtlContinueRx>
 8007544:	e038      	b.n	80075b8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00a      	beq.n	8007568 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007558:	2b03      	cmp	r3, #3
 800755a:	d105      	bne.n	8007568 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 ff54 	bl	8008416 <USBD_CtlSendStatus>
 800756e:	e023      	b.n	80075b8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007576:	2b05      	cmp	r3, #5
 8007578:	d11e      	bne.n	80075b8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007582:	2100      	movs	r1, #0
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f001 fb07 	bl	8008b98 <USBD_LL_StallEP>
 800758a:	e015      	b.n	80075b8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007592:	699b      	ldr	r3, [r3, #24]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00d      	beq.n	80075b4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800759e:	2b03      	cmp	r3, #3
 80075a0:	d108      	bne.n	80075b4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	7afa      	ldrb	r2, [r7, #11]
 80075ac:	4611      	mov	r1, r2
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	4798      	blx	r3
 80075b2:	e001      	b.n	80075b8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80075b4:	2302      	movs	r3, #2
 80075b6:	e000      	b.n	80075ba <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3718      	adds	r7, #24
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b086      	sub	sp, #24
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	60f8      	str	r0, [r7, #12]
 80075ca:	460b      	mov	r3, r1
 80075cc:	607a      	str	r2, [r7, #4]
 80075ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80075d0:	7afb      	ldrb	r3, [r7, #11]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d17f      	bne.n	80076d6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3314      	adds	r3, #20
 80075da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d15c      	bne.n	80076a0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d915      	bls.n	800761e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	68da      	ldr	r2, [r3, #12]
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	1ad2      	subs	r2, r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	b29b      	uxth	r3, r3
 8007606:	461a      	mov	r2, r3
 8007608:	6879      	ldr	r1, [r7, #4]
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f000 fec1 	bl	8008392 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007610:	2300      	movs	r3, #0
 8007612:	2200      	movs	r2, #0
 8007614:	2100      	movs	r1, #0
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f001 fb6a 	bl	8008cf0 <USBD_LL_PrepareReceive>
 800761c:	e04e      	b.n	80076bc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	697a      	ldr	r2, [r7, #20]
 8007624:	6912      	ldr	r2, [r2, #16]
 8007626:	fbb3 f1f2 	udiv	r1, r3, r2
 800762a:	fb02 f201 	mul.w	r2, r2, r1
 800762e:	1a9b      	subs	r3, r3, r2
 8007630:	2b00      	cmp	r3, #0
 8007632:	d11c      	bne.n	800766e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800763c:	429a      	cmp	r2, r3
 800763e:	d316      	bcc.n	800766e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800764a:	429a      	cmp	r2, r3
 800764c:	d20f      	bcs.n	800766e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800764e:	2200      	movs	r2, #0
 8007650:	2100      	movs	r1, #0
 8007652:	68f8      	ldr	r0, [r7, #12]
 8007654:	f000 fe9d 	bl	8008392 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007660:	2300      	movs	r3, #0
 8007662:	2200      	movs	r2, #0
 8007664:	2100      	movs	r1, #0
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f001 fb42 	bl	8008cf0 <USBD_LL_PrepareReceive>
 800766c:	e026      	b.n	80076bc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00a      	beq.n	8007690 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007680:	2b03      	cmp	r3, #3
 8007682:	d105      	bne.n	8007690 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007690:	2180      	movs	r1, #128	; 0x80
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f001 fa80 	bl	8008b98 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f000 fecf 	bl	800843c <USBD_CtlReceiveStatus>
 800769e:	e00d      	b.n	80076bc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80076a6:	2b04      	cmp	r3, #4
 80076a8:	d004      	beq.n	80076b4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d103      	bne.n	80076bc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80076b4:	2180      	movs	r1, #128	; 0x80
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f001 fa6e 	bl	8008b98 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d11d      	bne.n	8007702 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f7ff fe81 	bl	80073ce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80076d4:	e015      	b.n	8007702 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00d      	beq.n	80076fe <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80076e8:	2b03      	cmp	r3, #3
 80076ea:	d108      	bne.n	80076fe <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	7afa      	ldrb	r2, [r7, #11]
 80076f6:	4611      	mov	r1, r2
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	4798      	blx	r3
 80076fc:	e001      	b.n	8007702 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80076fe:	2302      	movs	r3, #2
 8007700:	e000      	b.n	8007704 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3718      	adds	r7, #24
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007714:	2340      	movs	r3, #64	; 0x40
 8007716:	2200      	movs	r2, #0
 8007718:	2100      	movs	r1, #0
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f001 f9f7 	bl	8008b0e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2240      	movs	r2, #64	; 0x40
 800772c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007730:	2340      	movs	r3, #64	; 0x40
 8007732:	2200      	movs	r2, #0
 8007734:	2180      	movs	r1, #128	; 0x80
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f001 f9e9 	bl	8008b0e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2240      	movs	r2, #64	; 0x40
 8007746:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800776c:	2b00      	cmp	r3, #0
 800776e:	d009      	beq.n	8007784 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	6852      	ldr	r2, [r2, #4]
 800777c:	b2d2      	uxtb	r2, r2
 800777e:	4611      	mov	r1, r2
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	4798      	blx	r3
  }

  return USBD_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3708      	adds	r7, #8
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800778e:	b480      	push	{r7}
 8007790:	b083      	sub	sp, #12
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
 8007796:	460b      	mov	r3, r1
 8007798:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	78fa      	ldrb	r2, [r7, #3]
 800779e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bc80      	pop	{r7}
 80077aa:	4770      	bx	lr

080077ac <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2204      	movs	r2, #4
 80077c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	370c      	adds	r7, #12
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bc80      	pop	{r7}
 80077d2:	4770      	bx	lr

080077d4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d105      	bne.n	80077f2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bc80      	pop	{r7}
 80077fc:	4770      	bx	lr

080077fe <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b082      	sub	sp, #8
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800780c:	2b03      	cmp	r3, #3
 800780e:	d10b      	bne.n	8007828 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007816:	69db      	ldr	r3, [r3, #28]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d005      	beq.n	8007828 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007822:	69db      	ldr	r3, [r3, #28]
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800784a:	2b40      	cmp	r3, #64	; 0x40
 800784c:	d005      	beq.n	800785a <USBD_StdDevReq+0x26>
 800784e:	2b40      	cmp	r3, #64	; 0x40
 8007850:	d84f      	bhi.n	80078f2 <USBD_StdDevReq+0xbe>
 8007852:	2b00      	cmp	r3, #0
 8007854:	d009      	beq.n	800786a <USBD_StdDevReq+0x36>
 8007856:	2b20      	cmp	r3, #32
 8007858:	d14b      	bne.n	80078f2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	6839      	ldr	r1, [r7, #0]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	4798      	blx	r3
      break;
 8007868:	e048      	b.n	80078fc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	785b      	ldrb	r3, [r3, #1]
 800786e:	2b09      	cmp	r3, #9
 8007870:	d839      	bhi.n	80078e6 <USBD_StdDevReq+0xb2>
 8007872:	a201      	add	r2, pc, #4	; (adr r2, 8007878 <USBD_StdDevReq+0x44>)
 8007874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007878:	080078c9 	.word	0x080078c9
 800787c:	080078dd 	.word	0x080078dd
 8007880:	080078e7 	.word	0x080078e7
 8007884:	080078d3 	.word	0x080078d3
 8007888:	080078e7 	.word	0x080078e7
 800788c:	080078ab 	.word	0x080078ab
 8007890:	080078a1 	.word	0x080078a1
 8007894:	080078e7 	.word	0x080078e7
 8007898:	080078bf 	.word	0x080078bf
 800789c:	080078b5 	.word	0x080078b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80078a0:	6839      	ldr	r1, [r7, #0]
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f9dc 	bl	8007c60 <USBD_GetDescriptor>
          break;
 80078a8:	e022      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80078aa:	6839      	ldr	r1, [r7, #0]
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 fb3f 	bl	8007f30 <USBD_SetAddress>
          break;
 80078b2:	e01d      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80078b4:	6839      	ldr	r1, [r7, #0]
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 fb7e 	bl	8007fb8 <USBD_SetConfig>
          break;
 80078bc:	e018      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078be:	6839      	ldr	r1, [r7, #0]
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 fc07 	bl	80080d4 <USBD_GetConfig>
          break;
 80078c6:	e013      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80078c8:	6839      	ldr	r1, [r7, #0]
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 fc37 	bl	800813e <USBD_GetStatus>
          break;
 80078d0:	e00e      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80078d2:	6839      	ldr	r1, [r7, #0]
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fc65 	bl	80081a4 <USBD_SetFeature>
          break;
 80078da:	e009      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80078dc:	6839      	ldr	r1, [r7, #0]
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fc74 	bl	80081cc <USBD_ClrFeature>
          break;
 80078e4:	e004      	b.n	80078f0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80078e6:	6839      	ldr	r1, [r7, #0]
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fccc 	bl	8008286 <USBD_CtlError>
          break;
 80078ee:	bf00      	nop
      }
      break;
 80078f0:	e004      	b.n	80078fc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fcc6 	bl	8008286 <USBD_CtlError>
      break;
 80078fa:	bf00      	nop
  }

  return ret;
 80078fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop

08007908 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800791e:	2b40      	cmp	r3, #64	; 0x40
 8007920:	d005      	beq.n	800792e <USBD_StdItfReq+0x26>
 8007922:	2b40      	cmp	r3, #64	; 0x40
 8007924:	d82e      	bhi.n	8007984 <USBD_StdItfReq+0x7c>
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <USBD_StdItfReq+0x26>
 800792a:	2b20      	cmp	r3, #32
 800792c:	d12a      	bne.n	8007984 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007934:	3b01      	subs	r3, #1
 8007936:	2b02      	cmp	r3, #2
 8007938:	d81d      	bhi.n	8007976 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	889b      	ldrh	r3, [r3, #4]
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b01      	cmp	r3, #1
 8007942:	d813      	bhi.n	800796c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	4798      	blx	r3
 8007952:	4603      	mov	r3, r0
 8007954:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	88db      	ldrh	r3, [r3, #6]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d110      	bne.n	8007980 <USBD_StdItfReq+0x78>
 800795e:	7bfb      	ldrb	r3, [r7, #15]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10d      	bne.n	8007980 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f000 fd56 	bl	8008416 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800796a:	e009      	b.n	8007980 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800796c:	6839      	ldr	r1, [r7, #0]
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 fc89 	bl	8008286 <USBD_CtlError>
          break;
 8007974:	e004      	b.n	8007980 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007976:	6839      	ldr	r1, [r7, #0]
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fc84 	bl	8008286 <USBD_CtlError>
          break;
 800797e:	e000      	b.n	8007982 <USBD_StdItfReq+0x7a>
          break;
 8007980:	bf00      	nop
      }
      break;
 8007982:	e004      	b.n	800798e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007984:	6839      	ldr	r1, [r7, #0]
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 fc7d 	bl	8008286 <USBD_CtlError>
      break;
 800798c:	bf00      	nop
  }

  return USBD_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80079a2:	2300      	movs	r3, #0
 80079a4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	889b      	ldrh	r3, [r3, #4]
 80079aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80079b4:	2b40      	cmp	r3, #64	; 0x40
 80079b6:	d007      	beq.n	80079c8 <USBD_StdEPReq+0x30>
 80079b8:	2b40      	cmp	r3, #64	; 0x40
 80079ba:	f200 8146 	bhi.w	8007c4a <USBD_StdEPReq+0x2b2>
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00a      	beq.n	80079d8 <USBD_StdEPReq+0x40>
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	f040 8141 	bne.w	8007c4a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	6839      	ldr	r1, [r7, #0]
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	4798      	blx	r3
      break;
 80079d6:	e13d      	b.n	8007c54 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d10a      	bne.n	80079fa <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	6839      	ldr	r1, [r7, #0]
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	4798      	blx	r3
 80079f2:	4603      	mov	r3, r0
 80079f4:	73fb      	strb	r3, [r7, #15]

        return ret;
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
 80079f8:	e12d      	b.n	8007c56 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	785b      	ldrb	r3, [r3, #1]
 80079fe:	2b03      	cmp	r3, #3
 8007a00:	d007      	beq.n	8007a12 <USBD_StdEPReq+0x7a>
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	f300 811b 	bgt.w	8007c3e <USBD_StdEPReq+0x2a6>
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d072      	beq.n	8007af2 <USBD_StdEPReq+0x15a>
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d03a      	beq.n	8007a86 <USBD_StdEPReq+0xee>
 8007a10:	e115      	b.n	8007c3e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d002      	beq.n	8007a22 <USBD_StdEPReq+0x8a>
 8007a1c:	2b03      	cmp	r3, #3
 8007a1e:	d015      	beq.n	8007a4c <USBD_StdEPReq+0xb4>
 8007a20:	e02b      	b.n	8007a7a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a22:	7bbb      	ldrb	r3, [r7, #14]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00c      	beq.n	8007a42 <USBD_StdEPReq+0xaa>
 8007a28:	7bbb      	ldrb	r3, [r7, #14]
 8007a2a:	2b80      	cmp	r3, #128	; 0x80
 8007a2c:	d009      	beq.n	8007a42 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007a2e:	7bbb      	ldrb	r3, [r7, #14]
 8007a30:	4619      	mov	r1, r3
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f001 f8b0 	bl	8008b98 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007a38:	2180      	movs	r1, #128	; 0x80
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f001 f8ac 	bl	8008b98 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007a40:	e020      	b.n	8007a84 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007a42:	6839      	ldr	r1, [r7, #0]
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 fc1e 	bl	8008286 <USBD_CtlError>
              break;
 8007a4a:	e01b      	b.n	8007a84 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	885b      	ldrh	r3, [r3, #2]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10e      	bne.n	8007a72 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007a54:	7bbb      	ldrb	r3, [r7, #14]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00b      	beq.n	8007a72 <USBD_StdEPReq+0xda>
 8007a5a:	7bbb      	ldrb	r3, [r7, #14]
 8007a5c:	2b80      	cmp	r3, #128	; 0x80
 8007a5e:	d008      	beq.n	8007a72 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	88db      	ldrh	r3, [r3, #6]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d104      	bne.n	8007a72 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007a68:	7bbb      	ldrb	r3, [r7, #14]
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f001 f893 	bl	8008b98 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 fccf 	bl	8008416 <USBD_CtlSendStatus>

              break;
 8007a78:	e004      	b.n	8007a84 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007a7a:	6839      	ldr	r1, [r7, #0]
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 fc02 	bl	8008286 <USBD_CtlError>
              break;
 8007a82:	bf00      	nop
          }
          break;
 8007a84:	e0e0      	b.n	8007c48 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d002      	beq.n	8007a96 <USBD_StdEPReq+0xfe>
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d015      	beq.n	8007ac0 <USBD_StdEPReq+0x128>
 8007a94:	e026      	b.n	8007ae4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a96:	7bbb      	ldrb	r3, [r7, #14]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00c      	beq.n	8007ab6 <USBD_StdEPReq+0x11e>
 8007a9c:	7bbb      	ldrb	r3, [r7, #14]
 8007a9e:	2b80      	cmp	r3, #128	; 0x80
 8007aa0:	d009      	beq.n	8007ab6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007aa2:	7bbb      	ldrb	r3, [r7, #14]
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f001 f876 	bl	8008b98 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007aac:	2180      	movs	r1, #128	; 0x80
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f001 f872 	bl	8008b98 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ab4:	e01c      	b.n	8007af0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007ab6:	6839      	ldr	r1, [r7, #0]
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 fbe4 	bl	8008286 <USBD_CtlError>
              break;
 8007abe:	e017      	b.n	8007af0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	885b      	ldrh	r3, [r3, #2]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d112      	bne.n	8007aee <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
 8007aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d004      	beq.n	8007adc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007ad2:	7bbb      	ldrb	r3, [r7, #14]
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 f87d 	bl	8008bd6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fc9a 	bl	8008416 <USBD_CtlSendStatus>
              }
              break;
 8007ae2:	e004      	b.n	8007aee <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007ae4:	6839      	ldr	r1, [r7, #0]
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 fbcd 	bl	8008286 <USBD_CtlError>
              break;
 8007aec:	e000      	b.n	8007af0 <USBD_StdEPReq+0x158>
              break;
 8007aee:	bf00      	nop
          }
          break;
 8007af0:	e0aa      	b.n	8007c48 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007af8:	2b02      	cmp	r3, #2
 8007afa:	d002      	beq.n	8007b02 <USBD_StdEPReq+0x16a>
 8007afc:	2b03      	cmp	r3, #3
 8007afe:	d032      	beq.n	8007b66 <USBD_StdEPReq+0x1ce>
 8007b00:	e097      	b.n	8007c32 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d007      	beq.n	8007b18 <USBD_StdEPReq+0x180>
 8007b08:	7bbb      	ldrb	r3, [r7, #14]
 8007b0a:	2b80      	cmp	r3, #128	; 0x80
 8007b0c:	d004      	beq.n	8007b18 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007b0e:	6839      	ldr	r1, [r7, #0]
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fbb8 	bl	8008286 <USBD_CtlError>
                break;
 8007b16:	e091      	b.n	8007c3c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	da0b      	bge.n	8007b38 <USBD_StdEPReq+0x1a0>
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007b26:	4613      	mov	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4413      	add	r3, r2
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	3310      	adds	r3, #16
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	4413      	add	r3, r2
 8007b34:	3304      	adds	r3, #4
 8007b36:	e00b      	b.n	8007b50 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b38:	7bbb      	ldrb	r3, [r7, #14]
 8007b3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b3e:	4613      	mov	r3, r2
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	4413      	add	r3, r2
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	4413      	add	r3, r2
 8007b4e:	3304      	adds	r3, #4
 8007b50:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 fbfb 	bl	800835a <USBD_CtlSendData>
              break;
 8007b64:	e06a      	b.n	8007c3c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007b66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	da11      	bge.n	8007b92 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
 8007b70:	f003 020f 	and.w	r2, r3, #15
 8007b74:	6879      	ldr	r1, [r7, #4]
 8007b76:	4613      	mov	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	440b      	add	r3, r1
 8007b80:	3318      	adds	r3, #24
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d117      	bne.n	8007bb8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fb7b 	bl	8008286 <USBD_CtlError>
                  break;
 8007b90:	e054      	b.n	8007c3c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007b92:	7bbb      	ldrb	r3, [r7, #14]
 8007b94:	f003 020f 	and.w	r2, r3, #15
 8007b98:	6879      	ldr	r1, [r7, #4]
 8007b9a:	4613      	mov	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	440b      	add	r3, r1
 8007ba4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d104      	bne.n	8007bb8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007bae:	6839      	ldr	r1, [r7, #0]
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 fb68 	bl	8008286 <USBD_CtlError>
                  break;
 8007bb6:	e041      	b.n	8007c3c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	da0b      	bge.n	8007bd8 <USBD_StdEPReq+0x240>
 8007bc0:	7bbb      	ldrb	r3, [r7, #14]
 8007bc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	3310      	adds	r3, #16
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	3304      	adds	r3, #4
 8007bd6:	e00b      	b.n	8007bf0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007bd8:	7bbb      	ldrb	r3, [r7, #14]
 8007bda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bde:	4613      	mov	r3, r2
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	4413      	add	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	4413      	add	r3, r2
 8007bee:	3304      	adds	r3, #4
 8007bf0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007bf2:	7bbb      	ldrb	r3, [r7, #14]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d002      	beq.n	8007bfe <USBD_StdEPReq+0x266>
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2b80      	cmp	r3, #128	; 0x80
 8007bfc:	d103      	bne.n	8007c06 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	e00e      	b.n	8007c24 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007c06:	7bbb      	ldrb	r3, [r7, #14]
 8007c08:	4619      	mov	r1, r3
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f001 f802 	bl	8008c14 <USBD_LL_IsStallEP>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d003      	beq.n	8007c1e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	e002      	b.n	8007c24 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2200      	movs	r2, #0
 8007c22:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2202      	movs	r2, #2
 8007c28:	4619      	mov	r1, r3
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 fb95 	bl	800835a <USBD_CtlSendData>
              break;
 8007c30:	e004      	b.n	8007c3c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007c32:	6839      	ldr	r1, [r7, #0]
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 fb26 	bl	8008286 <USBD_CtlError>
              break;
 8007c3a:	bf00      	nop
          }
          break;
 8007c3c:	e004      	b.n	8007c48 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007c3e:	6839      	ldr	r1, [r7, #0]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fb20 	bl	8008286 <USBD_CtlError>
          break;
 8007c46:	bf00      	nop
      }
      break;
 8007c48:	e004      	b.n	8007c54 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007c4a:	6839      	ldr	r1, [r7, #0]
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 fb1a 	bl	8008286 <USBD_CtlError>
      break;
 8007c52:	bf00      	nop
  }

  return ret;
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
	...

08007c60 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	885b      	ldrh	r3, [r3, #2]
 8007c7a:	0a1b      	lsrs	r3, r3, #8
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	2b06      	cmp	r3, #6
 8007c82:	f200 8128 	bhi.w	8007ed6 <USBD_GetDescriptor+0x276>
 8007c86:	a201      	add	r2, pc, #4	; (adr r2, 8007c8c <USBD_GetDescriptor+0x2c>)
 8007c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8c:	08007ca9 	.word	0x08007ca9
 8007c90:	08007cc1 	.word	0x08007cc1
 8007c94:	08007d01 	.word	0x08007d01
 8007c98:	08007ed7 	.word	0x08007ed7
 8007c9c:	08007ed7 	.word	0x08007ed7
 8007ca0:	08007e77 	.word	0x08007e77
 8007ca4:	08007ea3 	.word	0x08007ea3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	7c12      	ldrb	r2, [r2, #16]
 8007cb4:	f107 0108 	add.w	r1, r7, #8
 8007cb8:	4610      	mov	r0, r2
 8007cba:	4798      	blx	r3
 8007cbc:	60f8      	str	r0, [r7, #12]
      break;
 8007cbe:	e112      	b.n	8007ee6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	7c1b      	ldrb	r3, [r3, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10d      	bne.n	8007ce4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd0:	f107 0208 	add.w	r2, r7, #8
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	4798      	blx	r3
 8007cd8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	2202      	movs	r2, #2
 8007ce0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007ce2:	e100      	b.n	8007ee6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cec:	f107 0208 	add.w	r2, r7, #8
 8007cf0:	4610      	mov	r0, r2
 8007cf2:	4798      	blx	r3
 8007cf4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	701a      	strb	r2, [r3, #0]
      break;
 8007cfe:	e0f2      	b.n	8007ee6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	885b      	ldrh	r3, [r3, #2]
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	f200 80ac 	bhi.w	8007e64 <USBD_GetDescriptor+0x204>
 8007d0c:	a201      	add	r2, pc, #4	; (adr r2, 8007d14 <USBD_GetDescriptor+0xb4>)
 8007d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d12:	bf00      	nop
 8007d14:	08007d2d 	.word	0x08007d2d
 8007d18:	08007d61 	.word	0x08007d61
 8007d1c:	08007d95 	.word	0x08007d95
 8007d20:	08007dc9 	.word	0x08007dc9
 8007d24:	08007dfd 	.word	0x08007dfd
 8007d28:	08007e31 	.word	0x08007e31
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00b      	beq.n	8007d50 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	7c12      	ldrb	r2, [r2, #16]
 8007d44:	f107 0108 	add.w	r1, r7, #8
 8007d48:	4610      	mov	r0, r2
 8007d4a:	4798      	blx	r3
 8007d4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d4e:	e091      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d50:	6839      	ldr	r1, [r7, #0]
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 fa97 	bl	8008286 <USBD_CtlError>
            err++;
 8007d58:	7afb      	ldrb	r3, [r7, #11]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	72fb      	strb	r3, [r7, #11]
          break;
 8007d5e:	e089      	b.n	8007e74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00b      	beq.n	8007d84 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	7c12      	ldrb	r2, [r2, #16]
 8007d78:	f107 0108 	add.w	r1, r7, #8
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	4798      	blx	r3
 8007d80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d82:	e077      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fa7d 	bl	8008286 <USBD_CtlError>
            err++;
 8007d8c:	7afb      	ldrb	r3, [r7, #11]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	72fb      	strb	r3, [r7, #11]
          break;
 8007d92:	e06f      	b.n	8007e74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00b      	beq.n	8007db8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	7c12      	ldrb	r2, [r2, #16]
 8007dac:	f107 0108 	add.w	r1, r7, #8
 8007db0:	4610      	mov	r0, r2
 8007db2:	4798      	blx	r3
 8007db4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007db6:	e05d      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007db8:	6839      	ldr	r1, [r7, #0]
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f000 fa63 	bl	8008286 <USBD_CtlError>
            err++;
 8007dc0:	7afb      	ldrb	r3, [r7, #11]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	72fb      	strb	r3, [r7, #11]
          break;
 8007dc6:	e055      	b.n	8007e74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00b      	beq.n	8007dec <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	7c12      	ldrb	r2, [r2, #16]
 8007de0:	f107 0108 	add.w	r1, r7, #8
 8007de4:	4610      	mov	r0, r2
 8007de6:	4798      	blx	r3
 8007de8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007dea:	e043      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007dec:	6839      	ldr	r1, [r7, #0]
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fa49 	bl	8008286 <USBD_CtlError>
            err++;
 8007df4:	7afb      	ldrb	r3, [r7, #11]
 8007df6:	3301      	adds	r3, #1
 8007df8:	72fb      	strb	r3, [r7, #11]
          break;
 8007dfa:	e03b      	b.n	8007e74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00b      	beq.n	8007e20 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	7c12      	ldrb	r2, [r2, #16]
 8007e14:	f107 0108 	add.w	r1, r7, #8
 8007e18:	4610      	mov	r0, r2
 8007e1a:	4798      	blx	r3
 8007e1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e1e:	e029      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e20:	6839      	ldr	r1, [r7, #0]
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fa2f 	bl	8008286 <USBD_CtlError>
            err++;
 8007e28:	7afb      	ldrb	r3, [r7, #11]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	72fb      	strb	r3, [r7, #11]
          break;
 8007e2e:	e021      	b.n	8007e74 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00b      	beq.n	8007e54 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	7c12      	ldrb	r2, [r2, #16]
 8007e48:	f107 0108 	add.w	r1, r7, #8
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	4798      	blx	r3
 8007e50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e52:	e00f      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e54:	6839      	ldr	r1, [r7, #0]
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 fa15 	bl	8008286 <USBD_CtlError>
            err++;
 8007e5c:	7afb      	ldrb	r3, [r7, #11]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	72fb      	strb	r3, [r7, #11]
          break;
 8007e62:	e007      	b.n	8007e74 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007e64:	6839      	ldr	r1, [r7, #0]
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 fa0d 	bl	8008286 <USBD_CtlError>
          err++;
 8007e6c:	7afb      	ldrb	r3, [r7, #11]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007e72:	e038      	b.n	8007ee6 <USBD_GetDescriptor+0x286>
 8007e74:	e037      	b.n	8007ee6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	7c1b      	ldrb	r3, [r3, #16]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d109      	bne.n	8007e92 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e86:	f107 0208 	add.w	r2, r7, #8
 8007e8a:	4610      	mov	r0, r2
 8007e8c:	4798      	blx	r3
 8007e8e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e90:	e029      	b.n	8007ee6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e92:	6839      	ldr	r1, [r7, #0]
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 f9f6 	bl	8008286 <USBD_CtlError>
        err++;
 8007e9a:	7afb      	ldrb	r3, [r7, #11]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	72fb      	strb	r3, [r7, #11]
      break;
 8007ea0:	e021      	b.n	8007ee6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	7c1b      	ldrb	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10d      	bne.n	8007ec6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eb2:	f107 0208 	add.w	r2, r7, #8
 8007eb6:	4610      	mov	r0, r2
 8007eb8:	4798      	blx	r3
 8007eba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	2207      	movs	r2, #7
 8007ec2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ec4:	e00f      	b.n	8007ee6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007ec6:	6839      	ldr	r1, [r7, #0]
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f9dc 	bl	8008286 <USBD_CtlError>
        err++;
 8007ece:	7afb      	ldrb	r3, [r7, #11]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	72fb      	strb	r3, [r7, #11]
      break;
 8007ed4:	e007      	b.n	8007ee6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007ed6:	6839      	ldr	r1, [r7, #0]
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f9d4 	bl	8008286 <USBD_CtlError>
      err++;
 8007ede:	7afb      	ldrb	r3, [r7, #11]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	72fb      	strb	r3, [r7, #11]
      break;
 8007ee4:	bf00      	nop
  }

  if (err != 0U)
 8007ee6:	7afb      	ldrb	r3, [r7, #11]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d11c      	bne.n	8007f26 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007eec:	893b      	ldrh	r3, [r7, #8]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d011      	beq.n	8007f16 <USBD_GetDescriptor+0x2b6>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	88db      	ldrh	r3, [r3, #6]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00d      	beq.n	8007f16 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	88da      	ldrh	r2, [r3, #6]
 8007efe:	893b      	ldrh	r3, [r7, #8]
 8007f00:	4293      	cmp	r3, r2
 8007f02:	bf28      	it	cs
 8007f04:	4613      	movcs	r3, r2
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007f0a:	893b      	ldrh	r3, [r7, #8]
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	68f9      	ldr	r1, [r7, #12]
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fa22 	bl	800835a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	88db      	ldrh	r3, [r3, #6]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d104      	bne.n	8007f28 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fa79 	bl	8008416 <USBD_CtlSendStatus>
 8007f24:	e000      	b.n	8007f28 <USBD_GetDescriptor+0x2c8>
    return;
 8007f26:	bf00      	nop
    }
  }
}
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop

08007f30 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	889b      	ldrh	r3, [r3, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d130      	bne.n	8007fa4 <USBD_SetAddress+0x74>
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	88db      	ldrh	r3, [r3, #6]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d12c      	bne.n	8007fa4 <USBD_SetAddress+0x74>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	885b      	ldrh	r3, [r3, #2]
 8007f4e:	2b7f      	cmp	r3, #127	; 0x7f
 8007f50:	d828      	bhi.n	8007fa4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	885b      	ldrh	r3, [r3, #2]
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f5c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f64:	2b03      	cmp	r3, #3
 8007f66:	d104      	bne.n	8007f72 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007f68:	6839      	ldr	r1, [r7, #0]
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f98b 	bl	8008286 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f70:	e01d      	b.n	8007fae <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	7bfa      	ldrb	r2, [r7, #15]
 8007f76:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f7a:	7bfb      	ldrb	r3, [r7, #15]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fe74 	bl	8008c6c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fa46 	bl	8008416 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d004      	beq.n	8007f9a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2202      	movs	r2, #2
 8007f94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f98:	e009      	b.n	8007fae <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fa2:	e004      	b.n	8007fae <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007fa4:	6839      	ldr	r1, [r7, #0]
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f96d 	bl	8008286 <USBD_CtlError>
  }
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
	...

08007fb8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	885b      	ldrh	r3, [r3, #2]
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	4b41      	ldr	r3, [pc, #260]	; (80080d0 <USBD_SetConfig+0x118>)
 8007fca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007fcc:	4b40      	ldr	r3, [pc, #256]	; (80080d0 <USBD_SetConfig+0x118>)
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d904      	bls.n	8007fde <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007fd4:	6839      	ldr	r1, [r7, #0]
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f955 	bl	8008286 <USBD_CtlError>
 8007fdc:	e075      	b.n	80080ca <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	d002      	beq.n	8007fee <USBD_SetConfig+0x36>
 8007fe8:	2b03      	cmp	r3, #3
 8007fea:	d023      	beq.n	8008034 <USBD_SetConfig+0x7c>
 8007fec:	e062      	b.n	80080b4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007fee:	4b38      	ldr	r3, [pc, #224]	; (80080d0 <USBD_SetConfig+0x118>)
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d01a      	beq.n	800802c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007ff6:	4b36      	ldr	r3, [pc, #216]	; (80080d0 <USBD_SetConfig+0x118>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2203      	movs	r2, #3
 8008004:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008008:	4b31      	ldr	r3, [pc, #196]	; (80080d0 <USBD_SetConfig+0x118>)
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	4619      	mov	r1, r3
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f7ff f9e7 	bl	80073e2 <USBD_SetClassConfig>
 8008014:	4603      	mov	r3, r0
 8008016:	2b02      	cmp	r3, #2
 8008018:	d104      	bne.n	8008024 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800801a:	6839      	ldr	r1, [r7, #0]
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 f932 	bl	8008286 <USBD_CtlError>
            return;
 8008022:	e052      	b.n	80080ca <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f9f6 	bl	8008416 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800802a:	e04e      	b.n	80080ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f9f2 	bl	8008416 <USBD_CtlSendStatus>
        break;
 8008032:	e04a      	b.n	80080ca <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008034:	4b26      	ldr	r3, [pc, #152]	; (80080d0 <USBD_SetConfig+0x118>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d112      	bne.n	8008062 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2202      	movs	r2, #2
 8008040:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008044:	4b22      	ldr	r3, [pc, #136]	; (80080d0 <USBD_SetConfig+0x118>)
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	461a      	mov	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800804e:	4b20      	ldr	r3, [pc, #128]	; (80080d0 <USBD_SetConfig+0x118>)
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f7ff f9e3 	bl	8007420 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f9db 	bl	8008416 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008060:	e033      	b.n	80080ca <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008062:	4b1b      	ldr	r3, [pc, #108]	; (80080d0 <USBD_SetConfig+0x118>)
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	461a      	mov	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	429a      	cmp	r2, r3
 800806e:	d01d      	beq.n	80080ac <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	b2db      	uxtb	r3, r3
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7ff f9d1 	bl	8007420 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800807e:	4b14      	ldr	r3, [pc, #80]	; (80080d0 <USBD_SetConfig+0x118>)
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008088:	4b11      	ldr	r3, [pc, #68]	; (80080d0 <USBD_SetConfig+0x118>)
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	4619      	mov	r1, r3
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7ff f9a7 	bl	80073e2 <USBD_SetClassConfig>
 8008094:	4603      	mov	r3, r0
 8008096:	2b02      	cmp	r3, #2
 8008098:	d104      	bne.n	80080a4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800809a:	6839      	ldr	r1, [r7, #0]
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f8f2 	bl	8008286 <USBD_CtlError>
            return;
 80080a2:	e012      	b.n	80080ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f9b6 	bl	8008416 <USBD_CtlSendStatus>
        break;
 80080aa:	e00e      	b.n	80080ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 f9b2 	bl	8008416 <USBD_CtlSendStatus>
        break;
 80080b2:	e00a      	b.n	80080ca <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80080b4:	6839      	ldr	r1, [r7, #0]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f8e5 	bl	8008286 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80080bc:	4b04      	ldr	r3, [pc, #16]	; (80080d0 <USBD_SetConfig+0x118>)
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7ff f9ac 	bl	8007420 <USBD_ClrClassConfig>
        break;
 80080c8:	bf00      	nop
    }
  }
}
 80080ca:	3708      	adds	r7, #8
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	20000308 	.word	0x20000308

080080d4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	88db      	ldrh	r3, [r3, #6]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d004      	beq.n	80080f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 f8cc 	bl	8008286 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80080ee:	e022      	b.n	8008136 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	dc02      	bgt.n	8008100 <USBD_GetConfig+0x2c>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dc03      	bgt.n	8008106 <USBD_GetConfig+0x32>
 80080fe:	e015      	b.n	800812c <USBD_GetConfig+0x58>
 8008100:	2b03      	cmp	r3, #3
 8008102:	d00b      	beq.n	800811c <USBD_GetConfig+0x48>
 8008104:	e012      	b.n	800812c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	3308      	adds	r3, #8
 8008110:	2201      	movs	r2, #1
 8008112:	4619      	mov	r1, r3
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 f920 	bl	800835a <USBD_CtlSendData>
        break;
 800811a:	e00c      	b.n	8008136 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3304      	adds	r3, #4
 8008120:	2201      	movs	r2, #1
 8008122:	4619      	mov	r1, r3
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f918 	bl	800835a <USBD_CtlSendData>
        break;
 800812a:	e004      	b.n	8008136 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800812c:	6839      	ldr	r1, [r7, #0]
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f8a9 	bl	8008286 <USBD_CtlError>
        break;
 8008134:	bf00      	nop
}
 8008136:	bf00      	nop
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b082      	sub	sp, #8
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800814e:	3b01      	subs	r3, #1
 8008150:	2b02      	cmp	r3, #2
 8008152:	d81e      	bhi.n	8008192 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	88db      	ldrh	r3, [r3, #6]
 8008158:	2b02      	cmp	r3, #2
 800815a:	d004      	beq.n	8008166 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f891 	bl	8008286 <USBD_CtlError>
        break;
 8008164:	e01a      	b.n	800819c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008172:	2b00      	cmp	r3, #0
 8008174:	d005      	beq.n	8008182 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	f043 0202 	orr.w	r2, r3, #2
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	330c      	adds	r3, #12
 8008186:	2202      	movs	r2, #2
 8008188:	4619      	mov	r1, r3
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f8e5 	bl	800835a <USBD_CtlSendData>
      break;
 8008190:	e004      	b.n	800819c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008192:	6839      	ldr	r1, [r7, #0]
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f876 	bl	8008286 <USBD_CtlError>
      break;
 800819a:	bf00      	nop
  }
}
 800819c:	bf00      	nop
 800819e:	3708      	adds	r7, #8
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	885b      	ldrh	r3, [r3, #2]
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d106      	bne.n	80081c4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f929 	bl	8008416 <USBD_CtlSendStatus>
  }
}
 80081c4:	bf00      	nop
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081dc:	3b01      	subs	r3, #1
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d80b      	bhi.n	80081fa <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	885b      	ldrh	r3, [r3, #2]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d10c      	bne.n	8008204 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f90f 	bl	8008416 <USBD_CtlSendStatus>
      }
      break;
 80081f8:	e004      	b.n	8008204 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80081fa:	6839      	ldr	r1, [r7, #0]
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f842 	bl	8008286 <USBD_CtlError>
      break;
 8008202:	e000      	b.n	8008206 <USBD_ClrFeature+0x3a>
      break;
 8008204:	bf00      	nop
  }
}
 8008206:	bf00      	nop
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800820e:	b480      	push	{r7}
 8008210:	b083      	sub	sp, #12
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781a      	ldrb	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	785a      	ldrb	r2, [r3, #1]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	3302      	adds	r3, #2
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	b29a      	uxth	r2, r3
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	3303      	adds	r3, #3
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	b29b      	uxth	r3, r3
 8008238:	021b      	lsls	r3, r3, #8
 800823a:	b29b      	uxth	r3, r3
 800823c:	4413      	add	r3, r2
 800823e:	b29a      	uxth	r2, r3
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	3304      	adds	r3, #4
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	b29a      	uxth	r2, r3
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	3305      	adds	r3, #5
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	b29b      	uxth	r3, r3
 8008254:	021b      	lsls	r3, r3, #8
 8008256:	b29b      	uxth	r3, r3
 8008258:	4413      	add	r3, r2
 800825a:	b29a      	uxth	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	3306      	adds	r3, #6
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	b29a      	uxth	r2, r3
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	3307      	adds	r3, #7
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	b29b      	uxth	r3, r3
 8008270:	021b      	lsls	r3, r3, #8
 8008272:	b29b      	uxth	r3, r3
 8008274:	4413      	add	r3, r2
 8008276:	b29a      	uxth	r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	80da      	strh	r2, [r3, #6]

}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	bc80      	pop	{r7}
 8008284:	4770      	bx	lr

08008286 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b082      	sub	sp, #8
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
 800828e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008290:	2180      	movs	r1, #128	; 0x80
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 fc80 	bl	8008b98 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008298:	2100      	movs	r1, #0
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fc7c 	bl	8008b98 <USBD_LL_StallEP>
}
 80082a0:	bf00      	nop
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d032      	beq.n	8008324 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f000 f834 	bl	800832c <USBD_GetLen>
 80082c4:	4603      	mov	r3, r0
 80082c6:	3301      	adds	r3, #1
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	005b      	lsls	r3, r3, #1
 80082cc:	b29a      	uxth	r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80082d2:	7dfb      	ldrb	r3, [r7, #23]
 80082d4:	1c5a      	adds	r2, r3, #1
 80082d6:	75fa      	strb	r2, [r7, #23]
 80082d8:	461a      	mov	r2, r3
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	4413      	add	r3, r2
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	7812      	ldrb	r2, [r2, #0]
 80082e2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80082e4:	7dfb      	ldrb	r3, [r7, #23]
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	75fa      	strb	r2, [r7, #23]
 80082ea:	461a      	mov	r2, r3
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	4413      	add	r3, r2
 80082f0:	2203      	movs	r2, #3
 80082f2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80082f4:	e012      	b.n	800831c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	60fa      	str	r2, [r7, #12]
 80082fc:	7dfa      	ldrb	r2, [r7, #23]
 80082fe:	1c51      	adds	r1, r2, #1
 8008300:	75f9      	strb	r1, [r7, #23]
 8008302:	4611      	mov	r1, r2
 8008304:	68ba      	ldr	r2, [r7, #8]
 8008306:	440a      	add	r2, r1
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800830c:	7dfb      	ldrb	r3, [r7, #23]
 800830e:	1c5a      	adds	r2, r3, #1
 8008310:	75fa      	strb	r2, [r7, #23]
 8008312:	461a      	mov	r2, r3
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	4413      	add	r3, r2
 8008318:	2200      	movs	r2, #0
 800831a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e8      	bne.n	80082f6 <USBD_GetString+0x4e>
    }
  }
}
 8008324:	bf00      	nop
 8008326:	3718      	adds	r7, #24
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800832c:	b480      	push	{r7}
 800832e:	b085      	sub	sp, #20
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008334:	2300      	movs	r3, #0
 8008336:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008338:	e005      	b.n	8008346 <USBD_GetLen+0x1a>
  {
    len++;
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	3301      	adds	r3, #1
 800833e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	3301      	adds	r3, #1
 8008344:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1f5      	bne.n	800833a <USBD_GetLen+0xe>
  }

  return len;
 800834e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008350:	4618      	mov	r0, r3
 8008352:	3714      	adds	r7, #20
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr

0800835a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	60f8      	str	r0, [r7, #12]
 8008362:	60b9      	str	r1, [r7, #8]
 8008364:	4613      	mov	r3, r2
 8008366:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2202      	movs	r2, #2
 800836c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008370:	88fa      	ldrh	r2, [r7, #6]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008376:	88fa      	ldrh	r2, [r7, #6]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800837c:	88fb      	ldrh	r3, [r7, #6]
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	2100      	movs	r1, #0
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f000 fc91 	bl	8008caa <USBD_LL_Transmit>

  return USBD_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b084      	sub	sp, #16
 8008396:	af00      	add	r7, sp, #0
 8008398:	60f8      	str	r0, [r7, #12]
 800839a:	60b9      	str	r1, [r7, #8]
 800839c:	4613      	mov	r3, r2
 800839e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083a0:	88fb      	ldrh	r3, [r7, #6]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	2100      	movs	r1, #0
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f000 fc7f 	bl	8008caa <USBD_LL_Transmit>

  return USBD_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b084      	sub	sp, #16
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	60f8      	str	r0, [r7, #12]
 80083be:	60b9      	str	r1, [r7, #8]
 80083c0:	4613      	mov	r3, r2
 80083c2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2203      	movs	r2, #3
 80083c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80083cc:	88fa      	ldrh	r2, [r7, #6]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80083d4:	88fa      	ldrh	r2, [r7, #6]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80083dc:	88fb      	ldrh	r3, [r7, #6]
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	2100      	movs	r1, #0
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f000 fc84 	bl	8008cf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083e8:	2300      	movs	r3, #0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b084      	sub	sp, #16
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	60f8      	str	r0, [r7, #12]
 80083fa:	60b9      	str	r1, [r7, #8]
 80083fc:	4613      	mov	r3, r2
 80083fe:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008400:	88fb      	ldrh	r3, [r7, #6]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	2100      	movs	r1, #0
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f000 fc72 	bl	8008cf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008416:	b580      	push	{r7, lr}
 8008418:	b082      	sub	sp, #8
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2204      	movs	r2, #4
 8008422:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008426:	2300      	movs	r3, #0
 8008428:	2200      	movs	r2, #0
 800842a:	2100      	movs	r1, #0
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 fc3c 	bl	8008caa <USBD_LL_Transmit>

  return USBD_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2205      	movs	r2, #5
 8008448:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800844c:	2300      	movs	r3, #0
 800844e:	2200      	movs	r2, #0
 8008450:	2100      	movs	r1, #0
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fc4c 	bl	8008cf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
	...

08008464 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008468:	2200      	movs	r2, #0
 800846a:	4912      	ldr	r1, [pc, #72]	; (80084b4 <MX_USB_DEVICE_Init+0x50>)
 800846c:	4812      	ldr	r0, [pc, #72]	; (80084b8 <MX_USB_DEVICE_Init+0x54>)
 800846e:	f7fe ff5e 	bl	800732e <USBD_Init>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008478:	f7f8 fcea 	bl	8000e50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800847c:	490f      	ldr	r1, [pc, #60]	; (80084bc <MX_USB_DEVICE_Init+0x58>)
 800847e:	480e      	ldr	r0, [pc, #56]	; (80084b8 <MX_USB_DEVICE_Init+0x54>)
 8008480:	f7fe ff80 	bl	8007384 <USBD_RegisterClass>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800848a:	f7f8 fce1 	bl	8000e50 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800848e:	490c      	ldr	r1, [pc, #48]	; (80084c0 <MX_USB_DEVICE_Init+0x5c>)
 8008490:	4809      	ldr	r0, [pc, #36]	; (80084b8 <MX_USB_DEVICE_Init+0x54>)
 8008492:	f7fe feb1 	bl	80071f8 <USBD_CDC_RegisterInterface>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800849c:	f7f8 fcd8 	bl	8000e50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80084a0:	4805      	ldr	r0, [pc, #20]	; (80084b8 <MX_USB_DEVICE_Init+0x54>)
 80084a2:	f7fe ff88 	bl	80073b6 <USBD_Start>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d001      	beq.n	80084b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80084ac:	f7f8 fcd0 	bl	8000e50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80084b0:	bf00      	nop
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	20000148 	.word	0x20000148
 80084b8:	2000064c 	.word	0x2000064c
 80084bc:	20000034 	.word	0x20000034
 80084c0:	20000138 	.word	0x20000138

080084c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80084c8:	2200      	movs	r2, #0
 80084ca:	4905      	ldr	r1, [pc, #20]	; (80084e0 <CDC_Init_FS+0x1c>)
 80084cc:	4805      	ldr	r0, [pc, #20]	; (80084e4 <CDC_Init_FS+0x20>)
 80084ce:	f7fe fea9 	bl	8007224 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80084d2:	4905      	ldr	r1, [pc, #20]	; (80084e8 <CDC_Init_FS+0x24>)
 80084d4:	4803      	ldr	r0, [pc, #12]	; (80084e4 <CDC_Init_FS+0x20>)
 80084d6:	f7fe febe 	bl	8007256 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80084da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80084dc:	4618      	mov	r0, r3
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	20000cf8 	.word	0x20000cf8
 80084e4:	2000064c 	.word	0x2000064c
 80084e8:	20000910 	.word	0x20000910

080084ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80084ec:	b480      	push	{r7}
 80084ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80084f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bc80      	pop	{r7}
 80084f8:	4770      	bx	lr
	...

080084fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	4603      	mov	r3, r0
 8008504:	6039      	str	r1, [r7, #0]
 8008506:	71fb      	strb	r3, [r7, #7]
 8008508:	4613      	mov	r3, r2
 800850a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	2b23      	cmp	r3, #35	; 0x23
 8008510:	d84a      	bhi.n	80085a8 <CDC_Control_FS+0xac>
 8008512:	a201      	add	r2, pc, #4	; (adr r2, 8008518 <CDC_Control_FS+0x1c>)
 8008514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008518:	080085a9 	.word	0x080085a9
 800851c:	080085a9 	.word	0x080085a9
 8008520:	080085a9 	.word	0x080085a9
 8008524:	080085a9 	.word	0x080085a9
 8008528:	080085a9 	.word	0x080085a9
 800852c:	080085a9 	.word	0x080085a9
 8008530:	080085a9 	.word	0x080085a9
 8008534:	080085a9 	.word	0x080085a9
 8008538:	080085a9 	.word	0x080085a9
 800853c:	080085a9 	.word	0x080085a9
 8008540:	080085a9 	.word	0x080085a9
 8008544:	080085a9 	.word	0x080085a9
 8008548:	080085a9 	.word	0x080085a9
 800854c:	080085a9 	.word	0x080085a9
 8008550:	080085a9 	.word	0x080085a9
 8008554:	080085a9 	.word	0x080085a9
 8008558:	080085a9 	.word	0x080085a9
 800855c:	080085a9 	.word	0x080085a9
 8008560:	080085a9 	.word	0x080085a9
 8008564:	080085a9 	.word	0x080085a9
 8008568:	080085a9 	.word	0x080085a9
 800856c:	080085a9 	.word	0x080085a9
 8008570:	080085a9 	.word	0x080085a9
 8008574:	080085a9 	.word	0x080085a9
 8008578:	080085a9 	.word	0x080085a9
 800857c:	080085a9 	.word	0x080085a9
 8008580:	080085a9 	.word	0x080085a9
 8008584:	080085a9 	.word	0x080085a9
 8008588:	080085a9 	.word	0x080085a9
 800858c:	080085a9 	.word	0x080085a9
 8008590:	080085a9 	.word	0x080085a9
 8008594:	080085a9 	.word	0x080085a9
 8008598:	080085a9 	.word	0x080085a9
 800859c:	080085a9 	.word	0x080085a9
 80085a0:	080085a9 	.word	0x080085a9
 80085a4:	080085a9 	.word	0x080085a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80085a8:	bf00      	nop
  }

  return (USBD_OK);
 80085aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop

080085b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
 /*  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  return (USBD_OK);
  */

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80085c2:	6879      	ldr	r1, [r7, #4]
 80085c4:	4819      	ldr	r0, [pc, #100]	; (800862c <CDC_Receive_FS+0x74>)
 80085c6:	f7fe fe46 	bl	8007256 <USBD_CDC_SetRxBuffer>
  for(int16_t i=0; i<*Len; i++) {
 80085ca:	2300      	movs	r3, #0
 80085cc:	81fb      	strh	r3, [r7, #14]
 80085ce:	e01c      	b.n	800860a <CDC_Receive_FS+0x52>
	  if(Buf[i] != '\r') {
 80085d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	4413      	add	r3, r2
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	2b0d      	cmp	r3, #13
 80085dc:	d009      	beq.n	80085f2 <CDC_Receive_FS+0x3a>
		  CDCbuffer[i] = Buf[i];
 80085de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	441a      	add	r2, r3
 80085e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80085ea:	7811      	ldrb	r1, [r2, #0]
 80085ec:	4a10      	ldr	r2, [pc, #64]	; (8008630 <CDC_Receive_FS+0x78>)
 80085ee:	54d1      	strb	r1, [r2, r3]
 80085f0:	e005      	b.n	80085fe <CDC_Receive_FS+0x46>
	  }
	  else {
		  CDCbuffer[i] = '\0';
 80085f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80085f6:	4a0e      	ldr	r2, [pc, #56]	; (8008630 <CDC_Receive_FS+0x78>)
 80085f8:	2100      	movs	r1, #0
 80085fa:	54d1      	strb	r1, [r2, r3]
		  break;
 80085fc:	e00b      	b.n	8008616 <CDC_Receive_FS+0x5e>
  for(int16_t i=0; i<*Len; i++) {
 80085fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008602:	b29b      	uxth	r3, r3
 8008604:	3301      	adds	r3, #1
 8008606:	b29b      	uxth	r3, r3
 8008608:	81fb      	strh	r3, [r7, #14]
 800860a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	429a      	cmp	r2, r3
 8008614:	d3dc      	bcc.n	80085d0 <CDC_Receive_FS+0x18>
	  }
  }
  CDC_flag = 1;
 8008616:	4b07      	ldr	r3, [pc, #28]	; (8008634 <CDC_Receive_FS+0x7c>)
 8008618:	2201      	movs	r2, #1
 800861a:	701a      	strb	r2, [r3, #0]
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800861c:	4803      	ldr	r0, [pc, #12]	; (800862c <CDC_Receive_FS+0x74>)
 800861e:	f7fe fe5c 	bl	80072da <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008622:	2300      	movs	r3, #0


  /* USER CODE END 6 */
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}
 800862c:	2000064c 	.word	0x2000064c
 8008630:	2000021c 	.word	0x2000021c
 8008634:	2000021a 	.word	0x2000021a

08008638 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	460b      	mov	r3, r1
 8008642:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008644:	2300      	movs	r3, #0
 8008646:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008648:	4b0d      	ldr	r3, [pc, #52]	; (8008680 <CDC_Transmit_FS+0x48>)
 800864a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800864e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800865a:	2301      	movs	r3, #1
 800865c:	e00b      	b.n	8008676 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800865e:	887b      	ldrh	r3, [r7, #2]
 8008660:	461a      	mov	r2, r3
 8008662:	6879      	ldr	r1, [r7, #4]
 8008664:	4806      	ldr	r0, [pc, #24]	; (8008680 <CDC_Transmit_FS+0x48>)
 8008666:	f7fe fddd 	bl	8007224 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800866a:	4805      	ldr	r0, [pc, #20]	; (8008680 <CDC_Transmit_FS+0x48>)
 800866c:	f7fe fe06 	bl	800727c <USBD_CDC_TransmitPacket>
 8008670:	4603      	mov	r3, r0
 8008672:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008674:	7bfb      	ldrb	r3, [r7, #15]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3710      	adds	r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	2000064c 	.word	0x2000064c

08008684 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	4603      	mov	r3, r0
 800868c:	6039      	str	r1, [r7, #0]
 800868e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2212      	movs	r2, #18
 8008694:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008696:	4b03      	ldr	r3, [pc, #12]	; (80086a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008698:	4618      	mov	r0, r3
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	bc80      	pop	{r7}
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	20000164 	.word	0x20000164

080086a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	4603      	mov	r3, r0
 80086b0:	6039      	str	r1, [r7, #0]
 80086b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	2204      	movs	r2, #4
 80086b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80086ba:	4b03      	ldr	r3, [pc, #12]	; (80086c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80086bc:	4618      	mov	r0, r3
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bc80      	pop	{r7}
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	20000178 	.word	0x20000178

080086cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	4603      	mov	r3, r0
 80086d4:	6039      	str	r1, [r7, #0]
 80086d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80086d8:	79fb      	ldrb	r3, [r7, #7]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d105      	bne.n	80086ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086de:	683a      	ldr	r2, [r7, #0]
 80086e0:	4907      	ldr	r1, [pc, #28]	; (8008700 <USBD_FS_ProductStrDescriptor+0x34>)
 80086e2:	4808      	ldr	r0, [pc, #32]	; (8008704 <USBD_FS_ProductStrDescriptor+0x38>)
 80086e4:	f7ff fde0 	bl	80082a8 <USBD_GetString>
 80086e8:	e004      	b.n	80086f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086ea:	683a      	ldr	r2, [r7, #0]
 80086ec:	4904      	ldr	r1, [pc, #16]	; (8008700 <USBD_FS_ProductStrDescriptor+0x34>)
 80086ee:	4805      	ldr	r0, [pc, #20]	; (8008704 <USBD_FS_ProductStrDescriptor+0x38>)
 80086f0:	f7ff fdda 	bl	80082a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80086f4:	4b02      	ldr	r3, [pc, #8]	; (8008700 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	200010e0 	.word	0x200010e0
 8008704:	0800a69c 	.word	0x0800a69c

08008708 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	4603      	mov	r3, r0
 8008710:	6039      	str	r1, [r7, #0]
 8008712:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008714:	683a      	ldr	r2, [r7, #0]
 8008716:	4904      	ldr	r1, [pc, #16]	; (8008728 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008718:	4804      	ldr	r0, [pc, #16]	; (800872c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800871a:	f7ff fdc5 	bl	80082a8 <USBD_GetString>
  return USBD_StrDesc;
 800871e:	4b02      	ldr	r3, [pc, #8]	; (8008728 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008720:	4618      	mov	r0, r3
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	200010e0 	.word	0x200010e0
 800872c:	0800a6b4 	.word	0x0800a6b4

08008730 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	4603      	mov	r3, r0
 8008738:	6039      	str	r1, [r7, #0]
 800873a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	221a      	movs	r2, #26
 8008740:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008742:	f000 f843 	bl	80087cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008746:	4b02      	ldr	r3, [pc, #8]	; (8008750 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008748:	4618      	mov	r0, r3
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}
 8008750:	2000017c 	.word	0x2000017c

08008754 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	4603      	mov	r3, r0
 800875c:	6039      	str	r1, [r7, #0]
 800875e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008760:	79fb      	ldrb	r3, [r7, #7]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d105      	bne.n	8008772 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	4907      	ldr	r1, [pc, #28]	; (8008788 <USBD_FS_ConfigStrDescriptor+0x34>)
 800876a:	4808      	ldr	r0, [pc, #32]	; (800878c <USBD_FS_ConfigStrDescriptor+0x38>)
 800876c:	f7ff fd9c 	bl	80082a8 <USBD_GetString>
 8008770:	e004      	b.n	800877c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	4904      	ldr	r1, [pc, #16]	; (8008788 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008776:	4805      	ldr	r0, [pc, #20]	; (800878c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008778:	f7ff fd96 	bl	80082a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800877c:	4b02      	ldr	r3, [pc, #8]	; (8008788 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800877e:	4618      	mov	r0, r3
 8008780:	3708      	adds	r7, #8
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	200010e0 	.word	0x200010e0
 800878c:	0800a6c8 	.word	0x0800a6c8

08008790 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	4603      	mov	r3, r0
 8008798:	6039      	str	r1, [r7, #0]
 800879a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800879c:	79fb      	ldrb	r3, [r7, #7]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d105      	bne.n	80087ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80087a2:	683a      	ldr	r2, [r7, #0]
 80087a4:	4907      	ldr	r1, [pc, #28]	; (80087c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80087a6:	4808      	ldr	r0, [pc, #32]	; (80087c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80087a8:	f7ff fd7e 	bl	80082a8 <USBD_GetString>
 80087ac:	e004      	b.n	80087b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	4904      	ldr	r1, [pc, #16]	; (80087c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80087b2:	4805      	ldr	r0, [pc, #20]	; (80087c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80087b4:	f7ff fd78 	bl	80082a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80087b8:	4b02      	ldr	r3, [pc, #8]	; (80087c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3708      	adds	r7, #8
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	200010e0 	.word	0x200010e0
 80087c8:	0800a6d4 	.word	0x0800a6d4

080087cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80087d2:	4b0f      	ldr	r3, [pc, #60]	; (8008810 <Get_SerialNum+0x44>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80087d8:	4b0e      	ldr	r3, [pc, #56]	; (8008814 <Get_SerialNum+0x48>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80087de:	4b0e      	ldr	r3, [pc, #56]	; (8008818 <Get_SerialNum+0x4c>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4413      	add	r3, r2
 80087ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d009      	beq.n	8008806 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80087f2:	2208      	movs	r2, #8
 80087f4:	4909      	ldr	r1, [pc, #36]	; (800881c <Get_SerialNum+0x50>)
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f000 f814 	bl	8008824 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80087fc:	2204      	movs	r2, #4
 80087fe:	4908      	ldr	r1, [pc, #32]	; (8008820 <Get_SerialNum+0x54>)
 8008800:	68b8      	ldr	r0, [r7, #8]
 8008802:	f000 f80f 	bl	8008824 <IntToUnicode>
  }
}
 8008806:	bf00      	nop
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	1ffff7e8 	.word	0x1ffff7e8
 8008814:	1ffff7ec 	.word	0x1ffff7ec
 8008818:	1ffff7f0 	.word	0x1ffff7f0
 800881c:	2000017e 	.word	0x2000017e
 8008820:	2000018e 	.word	0x2000018e

08008824 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008824:	b480      	push	{r7}
 8008826:	b087      	sub	sp, #28
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	4613      	mov	r3, r2
 8008830:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008832:	2300      	movs	r3, #0
 8008834:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008836:	2300      	movs	r3, #0
 8008838:	75fb      	strb	r3, [r7, #23]
 800883a:	e027      	b.n	800888c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	0f1b      	lsrs	r3, r3, #28
 8008840:	2b09      	cmp	r3, #9
 8008842:	d80b      	bhi.n	800885c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	0f1b      	lsrs	r3, r3, #28
 8008848:	b2da      	uxtb	r2, r3
 800884a:	7dfb      	ldrb	r3, [r7, #23]
 800884c:	005b      	lsls	r3, r3, #1
 800884e:	4619      	mov	r1, r3
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	440b      	add	r3, r1
 8008854:	3230      	adds	r2, #48	; 0x30
 8008856:	b2d2      	uxtb	r2, r2
 8008858:	701a      	strb	r2, [r3, #0]
 800885a:	e00a      	b.n	8008872 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	0f1b      	lsrs	r3, r3, #28
 8008860:	b2da      	uxtb	r2, r3
 8008862:	7dfb      	ldrb	r3, [r7, #23]
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	4619      	mov	r1, r3
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	440b      	add	r3, r1
 800886c:	3237      	adds	r2, #55	; 0x37
 800886e:	b2d2      	uxtb	r2, r2
 8008870:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	011b      	lsls	r3, r3, #4
 8008876:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008878:	7dfb      	ldrb	r3, [r7, #23]
 800887a:	005b      	lsls	r3, r3, #1
 800887c:	3301      	adds	r3, #1
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	4413      	add	r3, r2
 8008882:	2200      	movs	r2, #0
 8008884:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008886:	7dfb      	ldrb	r3, [r7, #23]
 8008888:	3301      	adds	r3, #1
 800888a:	75fb      	strb	r3, [r7, #23]
 800888c:	7dfa      	ldrb	r2, [r7, #23]
 800888e:	79fb      	ldrb	r3, [r7, #7]
 8008890:	429a      	cmp	r2, r3
 8008892:	d3d3      	bcc.n	800883c <IntToUnicode+0x18>
  }
}
 8008894:	bf00      	nop
 8008896:	bf00      	nop
 8008898:	371c      	adds	r7, #28
 800889a:	46bd      	mov	sp, r7
 800889c:	bc80      	pop	{r7}
 800889e:	4770      	bx	lr

080088a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a0d      	ldr	r2, [pc, #52]	; (80088e4 <HAL_PCD_MspInit+0x44>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d113      	bne.n	80088da <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80088b2:	4b0d      	ldr	r3, [pc, #52]	; (80088e8 <HAL_PCD_MspInit+0x48>)
 80088b4:	69db      	ldr	r3, [r3, #28]
 80088b6:	4a0c      	ldr	r2, [pc, #48]	; (80088e8 <HAL_PCD_MspInit+0x48>)
 80088b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80088bc:	61d3      	str	r3, [r2, #28]
 80088be:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <HAL_PCD_MspInit+0x48>)
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088c6:	60fb      	str	r3, [r7, #12]
 80088c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80088ca:	2200      	movs	r2, #0
 80088cc:	2100      	movs	r1, #0
 80088ce:	2014      	movs	r0, #20
 80088d0:	f7f8 fe61 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80088d4:	2014      	movs	r0, #20
 80088d6:	f7f8 fe7a 	bl	80015ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80088da:	bf00      	nop
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	40005c00 	.word	0x40005c00
 80088e8:	40021000 	.word	0x40021000

080088ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b082      	sub	sp, #8
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008900:	4619      	mov	r1, r3
 8008902:	4610      	mov	r0, r2
 8008904:	f7fe fd9f 	bl	8007446 <USBD_LL_SetupStage>
}
 8008908:	bf00      	nop
 800890a:	3708      	adds	r7, #8
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}

08008910 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	460b      	mov	r3, r1
 800891a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008922:	78fa      	ldrb	r2, [r7, #3]
 8008924:	6879      	ldr	r1, [r7, #4]
 8008926:	4613      	mov	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4413      	add	r3, r2
 800892c:	00db      	lsls	r3, r3, #3
 800892e:	440b      	add	r3, r1
 8008930:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	78fb      	ldrb	r3, [r7, #3]
 8008938:	4619      	mov	r1, r3
 800893a:	f7fe fdd1 	bl	80074e0 <USBD_LL_DataOutStage>
}
 800893e:	bf00      	nop
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b082      	sub	sp, #8
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	460b      	mov	r3, r1
 8008950:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008958:	78fa      	ldrb	r2, [r7, #3]
 800895a:	6879      	ldr	r1, [r7, #4]
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	00db      	lsls	r3, r3, #3
 8008964:	440b      	add	r3, r1
 8008966:	333c      	adds	r3, #60	; 0x3c
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	78fb      	ldrb	r3, [r7, #3]
 800896c:	4619      	mov	r1, r3
 800896e:	f7fe fe28 	bl	80075c2 <USBD_LL_DataInStage>
}
 8008972:	bf00      	nop
 8008974:	3708      	adds	r7, #8
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}

0800897a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800897a:	b580      	push	{r7, lr}
 800897c:	b082      	sub	sp, #8
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008988:	4618      	mov	r0, r3
 800898a:	f7fe ff38 	bl	80077fe <USBD_LL_SOF>
}
 800898e:	bf00      	nop
 8008990:	3708      	adds	r7, #8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800899e:	2301      	movs	r3, #1
 80089a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d001      	beq.n	80089ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80089aa:	f7f8 fa51 	bl	8000e50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80089b4:	7bfa      	ldrb	r2, [r7, #15]
 80089b6:	4611      	mov	r1, r2
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7fe fee8 	bl	800778e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80089c4:	4618      	mov	r0, r3
 80089c6:	f7fe fea1 	bl	800770c <USBD_LL_Reset>
}
 80089ca:	bf00      	nop
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fe fee2 	bl	80077ac <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d005      	beq.n	80089fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80089f0:	4b04      	ldr	r3, [pc, #16]	; (8008a04 <HAL_PCD_SuspendCallback+0x30>)
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	4a03      	ldr	r2, [pc, #12]	; (8008a04 <HAL_PCD_SuspendCallback+0x30>)
 80089f6:	f043 0306 	orr.w	r3, r3, #6
 80089fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80089fc:	bf00      	nop
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	e000ed00 	.word	0xe000ed00

08008a08 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008a16:	4618      	mov	r0, r3
 8008a18:	f7fe fedc 	bl	80077d4 <USBD_LL_Resume>
}
 8008a1c:	bf00      	nop
 8008a1e:	3708      	adds	r7, #8
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008a2c:	4a28      	ldr	r2, [pc, #160]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	4a26      	ldr	r2, [pc, #152]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a38:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008a3c:	4b24      	ldr	r3, [pc, #144]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a3e:	4a25      	ldr	r2, [pc, #148]	; (8008ad4 <USBD_LL_Init+0xb0>)
 8008a40:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008a42:	4b23      	ldr	r3, [pc, #140]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a44:	2208      	movs	r2, #8
 8008a46:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008a48:	4b21      	ldr	r3, [pc, #132]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008a4e:	4b20      	ldr	r3, [pc, #128]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a50:	2200      	movs	r2, #0
 8008a52:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008a54:	4b1e      	ldr	r3, [pc, #120]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a56:	2200      	movs	r2, #0
 8008a58:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008a5a:	4b1d      	ldr	r3, [pc, #116]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008a60:	481b      	ldr	r0, [pc, #108]	; (8008ad0 <USBD_LL_Init+0xac>)
 8008a62:	f7f9 f811 	bl	8001a88 <HAL_PCD_Init>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008a6c:	f7f8 f9f0 	bl	8000e50 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008a76:	2318      	movs	r3, #24
 8008a78:	2200      	movs	r2, #0
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	f7fa fb53 	bl	8003126 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008a86:	2358      	movs	r3, #88	; 0x58
 8008a88:	2200      	movs	r2, #0
 8008a8a:	2180      	movs	r1, #128	; 0x80
 8008a8c:	f7fa fb4b 	bl	8003126 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008a96:	23c0      	movs	r3, #192	; 0xc0
 8008a98:	2200      	movs	r2, #0
 8008a9a:	2181      	movs	r1, #129	; 0x81
 8008a9c:	f7fa fb43 	bl	8003126 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008aa6:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008aaa:	2200      	movs	r2, #0
 8008aac:	2101      	movs	r1, #1
 8008aae:	f7fa fb3a 	bl	8003126 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008abc:	2200      	movs	r2, #0
 8008abe:	2182      	movs	r1, #130	; 0x82
 8008ac0:	f7fa fb31 	bl	8003126 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008ac4:	2300      	movs	r3, #0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3708      	adds	r7, #8
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	200012e0 	.word	0x200012e0
 8008ad4:	40005c00 	.word	0x40005c00

08008ad8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7f9 f8d5 	bl	8001c9e <HAL_PCD_Start>
 8008af4:	4603      	mov	r3, r0
 8008af6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	4618      	mov	r0, r3
 8008afc:	f000 f94e 	bl	8008d9c <USBD_Get_USB_Status>
 8008b00:	4603      	mov	r3, r0
 8008b02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b04:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	4608      	mov	r0, r1
 8008b18:	4611      	mov	r1, r2
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	70fb      	strb	r3, [r7, #3]
 8008b20:	460b      	mov	r3, r1
 8008b22:	70bb      	strb	r3, [r7, #2]
 8008b24:	4613      	mov	r3, r2
 8008b26:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008b36:	78bb      	ldrb	r3, [r7, #2]
 8008b38:	883a      	ldrh	r2, [r7, #0]
 8008b3a:	78f9      	ldrb	r1, [r7, #3]
 8008b3c:	f7f9 fa4f 	bl	8001fde <HAL_PCD_EP_Open>
 8008b40:	4603      	mov	r3, r0
 8008b42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b44:	7bfb      	ldrb	r3, [r7, #15]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 f928 	bl	8008d9c <USBD_Get_USB_Status>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b50:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	460b      	mov	r3, r1
 8008b64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b66:	2300      	movs	r3, #0
 8008b68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b74:	78fa      	ldrb	r2, [r7, #3]
 8008b76:	4611      	mov	r1, r2
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7f9 fa96 	bl	80020aa <HAL_PCD_EP_Close>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b82:	7bfb      	ldrb	r3, [r7, #15]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f000 f909 	bl	8008d9c <USBD_Get_USB_Status>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008bb2:	78fa      	ldrb	r2, [r7, #3]
 8008bb4:	4611      	mov	r1, r2
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7f9 fb56 	bl	8002268 <HAL_PCD_EP_SetStall>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 f8ea 	bl	8008d9c <USBD_Get_USB_Status>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
 8008bde:	460b      	mov	r3, r1
 8008be0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008be2:	2300      	movs	r3, #0
 8008be4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008be6:	2300      	movs	r3, #0
 8008be8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008bf0:	78fa      	ldrb	r2, [r7, #3]
 8008bf2:	4611      	mov	r1, r2
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7f9 fb97 	bl	8002328 <HAL_PCD_EP_ClrStall>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bfe:	7bfb      	ldrb	r3, [r7, #15]
 8008c00:	4618      	mov	r0, r3
 8008c02:	f000 f8cb 	bl	8008d9c <USBD_Get_USB_Status>
 8008c06:	4603      	mov	r3, r0
 8008c08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008c26:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008c28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	da0c      	bge.n	8008c4a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008c30:	78fb      	ldrb	r3, [r7, #3]
 8008c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c36:	68f9      	ldr	r1, [r7, #12]
 8008c38:	1c5a      	adds	r2, r3, #1
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	00db      	lsls	r3, r3, #3
 8008c42:	440b      	add	r3, r1
 8008c44:	3302      	adds	r3, #2
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	e00b      	b.n	8008c62 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008c4a:	78fb      	ldrb	r3, [r7, #3]
 8008c4c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c50:	68f9      	ldr	r1, [r7, #12]
 8008c52:	4613      	mov	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	00db      	lsls	r3, r3, #3
 8008c5a:	440b      	add	r3, r1
 8008c5c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8008c60:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3714      	adds	r7, #20
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bc80      	pop	{r7}
 8008c6a:	4770      	bx	lr

08008c6c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	460b      	mov	r3, r1
 8008c76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008c86:	78fa      	ldrb	r2, [r7, #3]
 8008c88:	4611      	mov	r1, r2
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7f9 f982 	bl	8001f94 <HAL_PCD_SetAddress>
 8008c90:	4603      	mov	r3, r0
 8008c92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c94:	7bfb      	ldrb	r3, [r7, #15]
 8008c96:	4618      	mov	r0, r3
 8008c98:	f000 f880 	bl	8008d9c <USBD_Get_USB_Status>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ca0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b086      	sub	sp, #24
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	60f8      	str	r0, [r7, #12]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	72fb      	strb	r3, [r7, #11]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008ccc:	893b      	ldrh	r3, [r7, #8]
 8008cce:	7af9      	ldrb	r1, [r7, #11]
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	f7f9 fa86 	bl	80021e2 <HAL_PCD_EP_Transmit>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cda:	7dfb      	ldrb	r3, [r7, #23]
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f000 f85d 	bl	8008d9c <USBD_Get_USB_Status>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008ce6:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3718      	adds	r7, #24
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	607a      	str	r2, [r7, #4]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	72fb      	strb	r3, [r7, #11]
 8008d00:	4613      	mov	r3, r2
 8008d02:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d04:	2300      	movs	r3, #0
 8008d06:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008d12:	893b      	ldrh	r3, [r7, #8]
 8008d14:	7af9      	ldrb	r1, [r7, #11]
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	f7f9 fa0f 	bl	800213a <HAL_PCD_EP_Receive>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d20:	7dfb      	ldrb	r3, [r7, #23]
 8008d22:	4618      	mov	r0, r3
 8008d24:	f000 f83a 	bl	8008d9c <USBD_Get_USB_Status>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d2c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3718      	adds	r7, #24
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b082      	sub	sp, #8
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
 8008d3e:	460b      	mov	r3, r1
 8008d40:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d48:	78fa      	ldrb	r2, [r7, #3]
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7f9 fa31 	bl	80021b4 <HAL_PCD_EP_GetRxCount>
 8008d52:	4603      	mov	r3, r0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3708      	adds	r7, #8
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008d64:	4b02      	ldr	r3, [pc, #8]	; (8008d70 <USBD_static_malloc+0x14>)
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bc80      	pop	{r7}
 8008d6e:	4770      	bx	lr
 8008d70:	2000030c 	.word	0x2000030c

08008d74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]

}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bc80      	pop	{r7}
 8008d84:	4770      	bx	lr

08008d86 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d86:	b480      	push	{r7}
 8008d88:	b083      	sub	sp, #12
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	460b      	mov	r3, r1
 8008d90:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bc80      	pop	{r7}
 8008d9a:	4770      	bx	lr

08008d9c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	4603      	mov	r3, r0
 8008da4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008da6:	2300      	movs	r3, #0
 8008da8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008daa:	79fb      	ldrb	r3, [r7, #7]
 8008dac:	2b03      	cmp	r3, #3
 8008dae:	d817      	bhi.n	8008de0 <USBD_Get_USB_Status+0x44>
 8008db0:	a201      	add	r2, pc, #4	; (adr r2, 8008db8 <USBD_Get_USB_Status+0x1c>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008dc9 	.word	0x08008dc9
 8008dbc:	08008dcf 	.word	0x08008dcf
 8008dc0:	08008dd5 	.word	0x08008dd5
 8008dc4:	08008ddb 	.word	0x08008ddb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	73fb      	strb	r3, [r7, #15]
    break;
 8008dcc:	e00b      	b.n	8008de6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008dce:	2302      	movs	r3, #2
 8008dd0:	73fb      	strb	r3, [r7, #15]
    break;
 8008dd2:	e008      	b.n	8008de6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	73fb      	strb	r3, [r7, #15]
    break;
 8008dd8:	e005      	b.n	8008de6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008dda:	2302      	movs	r3, #2
 8008ddc:	73fb      	strb	r3, [r7, #15]
    break;
 8008dde:	e002      	b.n	8008de6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008de0:	2302      	movs	r3, #2
 8008de2:	73fb      	strb	r3, [r7, #15]
    break;
 8008de4:	bf00      	nop
  }
  return usb_status;
 8008de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3714      	adds	r7, #20
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bc80      	pop	{r7}
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop

08008df4 <atoi>:
 8008df4:	220a      	movs	r2, #10
 8008df6:	2100      	movs	r1, #0
 8008df8:	f000 b9c2 	b.w	8009180 <strtol>

08008dfc <__errno>:
 8008dfc:	4b01      	ldr	r3, [pc, #4]	; (8008e04 <__errno+0x8>)
 8008dfe:	6818      	ldr	r0, [r3, #0]
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	20000198 	.word	0x20000198

08008e08 <__libc_init_array>:
 8008e08:	b570      	push	{r4, r5, r6, lr}
 8008e0a:	2600      	movs	r6, #0
 8008e0c:	4d0c      	ldr	r5, [pc, #48]	; (8008e40 <__libc_init_array+0x38>)
 8008e0e:	4c0d      	ldr	r4, [pc, #52]	; (8008e44 <__libc_init_array+0x3c>)
 8008e10:	1b64      	subs	r4, r4, r5
 8008e12:	10a4      	asrs	r4, r4, #2
 8008e14:	42a6      	cmp	r6, r4
 8008e16:	d109      	bne.n	8008e2c <__libc_init_array+0x24>
 8008e18:	f001 fb3a 	bl	800a490 <_init>
 8008e1c:	2600      	movs	r6, #0
 8008e1e:	4d0a      	ldr	r5, [pc, #40]	; (8008e48 <__libc_init_array+0x40>)
 8008e20:	4c0a      	ldr	r4, [pc, #40]	; (8008e4c <__libc_init_array+0x44>)
 8008e22:	1b64      	subs	r4, r4, r5
 8008e24:	10a4      	asrs	r4, r4, #2
 8008e26:	42a6      	cmp	r6, r4
 8008e28:	d105      	bne.n	8008e36 <__libc_init_array+0x2e>
 8008e2a:	bd70      	pop	{r4, r5, r6, pc}
 8008e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e30:	4798      	blx	r3
 8008e32:	3601      	adds	r6, #1
 8008e34:	e7ee      	b.n	8008e14 <__libc_init_array+0xc>
 8008e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e3a:	4798      	blx	r3
 8008e3c:	3601      	adds	r6, #1
 8008e3e:	e7f2      	b.n	8008e26 <__libc_init_array+0x1e>
 8008e40:	0800a94c 	.word	0x0800a94c
 8008e44:	0800a94c 	.word	0x0800a94c
 8008e48:	0800a94c 	.word	0x0800a94c
 8008e4c:	0800a950 	.word	0x0800a950

08008e50 <memset>:
 8008e50:	4603      	mov	r3, r0
 8008e52:	4402      	add	r2, r0
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d100      	bne.n	8008e5a <memset+0xa>
 8008e58:	4770      	bx	lr
 8008e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e5e:	e7f9      	b.n	8008e54 <memset+0x4>

08008e60 <iprintf>:
 8008e60:	b40f      	push	{r0, r1, r2, r3}
 8008e62:	4b0a      	ldr	r3, [pc, #40]	; (8008e8c <iprintf+0x2c>)
 8008e64:	b513      	push	{r0, r1, r4, lr}
 8008e66:	681c      	ldr	r4, [r3, #0]
 8008e68:	b124      	cbz	r4, 8008e74 <iprintf+0x14>
 8008e6a:	69a3      	ldr	r3, [r4, #24]
 8008e6c:	b913      	cbnz	r3, 8008e74 <iprintf+0x14>
 8008e6e:	4620      	mov	r0, r4
 8008e70:	f000 fb88 	bl	8009584 <__sinit>
 8008e74:	ab05      	add	r3, sp, #20
 8008e76:	4620      	mov	r0, r4
 8008e78:	9a04      	ldr	r2, [sp, #16]
 8008e7a:	68a1      	ldr	r1, [r4, #8]
 8008e7c:	9301      	str	r3, [sp, #4]
 8008e7e:	f000 fec9 	bl	8009c14 <_vfiprintf_r>
 8008e82:	b002      	add	sp, #8
 8008e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e88:	b004      	add	sp, #16
 8008e8a:	4770      	bx	lr
 8008e8c:	20000198 	.word	0x20000198

08008e90 <_puts_r>:
 8008e90:	b570      	push	{r4, r5, r6, lr}
 8008e92:	460e      	mov	r6, r1
 8008e94:	4605      	mov	r5, r0
 8008e96:	b118      	cbz	r0, 8008ea0 <_puts_r+0x10>
 8008e98:	6983      	ldr	r3, [r0, #24]
 8008e9a:	b90b      	cbnz	r3, 8008ea0 <_puts_r+0x10>
 8008e9c:	f000 fb72 	bl	8009584 <__sinit>
 8008ea0:	69ab      	ldr	r3, [r5, #24]
 8008ea2:	68ac      	ldr	r4, [r5, #8]
 8008ea4:	b913      	cbnz	r3, 8008eac <_puts_r+0x1c>
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	f000 fb6c 	bl	8009584 <__sinit>
 8008eac:	4b2c      	ldr	r3, [pc, #176]	; (8008f60 <_puts_r+0xd0>)
 8008eae:	429c      	cmp	r4, r3
 8008eb0:	d120      	bne.n	8008ef4 <_puts_r+0x64>
 8008eb2:	686c      	ldr	r4, [r5, #4]
 8008eb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008eb6:	07db      	lsls	r3, r3, #31
 8008eb8:	d405      	bmi.n	8008ec6 <_puts_r+0x36>
 8008eba:	89a3      	ldrh	r3, [r4, #12]
 8008ebc:	0598      	lsls	r0, r3, #22
 8008ebe:	d402      	bmi.n	8008ec6 <_puts_r+0x36>
 8008ec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ec2:	f000 fc0f 	bl	80096e4 <__retarget_lock_acquire_recursive>
 8008ec6:	89a3      	ldrh	r3, [r4, #12]
 8008ec8:	0719      	lsls	r1, r3, #28
 8008eca:	d51d      	bpl.n	8008f08 <_puts_r+0x78>
 8008ecc:	6923      	ldr	r3, [r4, #16]
 8008ece:	b1db      	cbz	r3, 8008f08 <_puts_r+0x78>
 8008ed0:	3e01      	subs	r6, #1
 8008ed2:	68a3      	ldr	r3, [r4, #8]
 8008ed4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	60a3      	str	r3, [r4, #8]
 8008edc:	bb39      	cbnz	r1, 8008f2e <_puts_r+0x9e>
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	da38      	bge.n	8008f54 <_puts_r+0xc4>
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	210a      	movs	r1, #10
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	f000 f954 	bl	8009194 <__swbuf_r>
 8008eec:	3001      	adds	r0, #1
 8008eee:	d011      	beq.n	8008f14 <_puts_r+0x84>
 8008ef0:	250a      	movs	r5, #10
 8008ef2:	e011      	b.n	8008f18 <_puts_r+0x88>
 8008ef4:	4b1b      	ldr	r3, [pc, #108]	; (8008f64 <_puts_r+0xd4>)
 8008ef6:	429c      	cmp	r4, r3
 8008ef8:	d101      	bne.n	8008efe <_puts_r+0x6e>
 8008efa:	68ac      	ldr	r4, [r5, #8]
 8008efc:	e7da      	b.n	8008eb4 <_puts_r+0x24>
 8008efe:	4b1a      	ldr	r3, [pc, #104]	; (8008f68 <_puts_r+0xd8>)
 8008f00:	429c      	cmp	r4, r3
 8008f02:	bf08      	it	eq
 8008f04:	68ec      	ldreq	r4, [r5, #12]
 8008f06:	e7d5      	b.n	8008eb4 <_puts_r+0x24>
 8008f08:	4621      	mov	r1, r4
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	f000 f994 	bl	8009238 <__swsetup_r>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d0dd      	beq.n	8008ed0 <_puts_r+0x40>
 8008f14:	f04f 35ff 	mov.w	r5, #4294967295
 8008f18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f1a:	07da      	lsls	r2, r3, #31
 8008f1c:	d405      	bmi.n	8008f2a <_puts_r+0x9a>
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	059b      	lsls	r3, r3, #22
 8008f22:	d402      	bmi.n	8008f2a <_puts_r+0x9a>
 8008f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f26:	f000 fbde 	bl	80096e6 <__retarget_lock_release_recursive>
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	bd70      	pop	{r4, r5, r6, pc}
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	da04      	bge.n	8008f3c <_puts_r+0xac>
 8008f32:	69a2      	ldr	r2, [r4, #24]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	dc06      	bgt.n	8008f46 <_puts_r+0xb6>
 8008f38:	290a      	cmp	r1, #10
 8008f3a:	d004      	beq.n	8008f46 <_puts_r+0xb6>
 8008f3c:	6823      	ldr	r3, [r4, #0]
 8008f3e:	1c5a      	adds	r2, r3, #1
 8008f40:	6022      	str	r2, [r4, #0]
 8008f42:	7019      	strb	r1, [r3, #0]
 8008f44:	e7c5      	b.n	8008ed2 <_puts_r+0x42>
 8008f46:	4622      	mov	r2, r4
 8008f48:	4628      	mov	r0, r5
 8008f4a:	f000 f923 	bl	8009194 <__swbuf_r>
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d1bf      	bne.n	8008ed2 <_puts_r+0x42>
 8008f52:	e7df      	b.n	8008f14 <_puts_r+0x84>
 8008f54:	250a      	movs	r5, #10
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	1c5a      	adds	r2, r3, #1
 8008f5a:	6022      	str	r2, [r4, #0]
 8008f5c:	701d      	strb	r5, [r3, #0]
 8008f5e:	e7db      	b.n	8008f18 <_puts_r+0x88>
 8008f60:	0800a8d8 	.word	0x0800a8d8
 8008f64:	0800a8f8 	.word	0x0800a8f8
 8008f68:	0800a8b8 	.word	0x0800a8b8

08008f6c <puts>:
 8008f6c:	4b02      	ldr	r3, [pc, #8]	; (8008f78 <puts+0xc>)
 8008f6e:	4601      	mov	r1, r0
 8008f70:	6818      	ldr	r0, [r3, #0]
 8008f72:	f7ff bf8d 	b.w	8008e90 <_puts_r>
 8008f76:	bf00      	nop
 8008f78:	20000198 	.word	0x20000198

08008f7c <siprintf>:
 8008f7c:	b40e      	push	{r1, r2, r3}
 8008f7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f82:	b500      	push	{lr}
 8008f84:	b09c      	sub	sp, #112	; 0x70
 8008f86:	ab1d      	add	r3, sp, #116	; 0x74
 8008f88:	9002      	str	r0, [sp, #8]
 8008f8a:	9006      	str	r0, [sp, #24]
 8008f8c:	9107      	str	r1, [sp, #28]
 8008f8e:	9104      	str	r1, [sp, #16]
 8008f90:	4808      	ldr	r0, [pc, #32]	; (8008fb4 <siprintf+0x38>)
 8008f92:	4909      	ldr	r1, [pc, #36]	; (8008fb8 <siprintf+0x3c>)
 8008f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f98:	9105      	str	r1, [sp, #20]
 8008f9a:	6800      	ldr	r0, [r0, #0]
 8008f9c:	a902      	add	r1, sp, #8
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	f000 fd10 	bl	80099c4 <_svfiprintf_r>
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	9b02      	ldr	r3, [sp, #8]
 8008fa8:	701a      	strb	r2, [r3, #0]
 8008faa:	b01c      	add	sp, #112	; 0x70
 8008fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fb0:	b003      	add	sp, #12
 8008fb2:	4770      	bx	lr
 8008fb4:	20000198 	.word	0x20000198
 8008fb8:	ffff0208 	.word	0xffff0208

08008fbc <strtok>:
 8008fbc:	4b16      	ldr	r3, [pc, #88]	; (8009018 <strtok+0x5c>)
 8008fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc2:	681f      	ldr	r7, [r3, #0]
 8008fc4:	4605      	mov	r5, r0
 8008fc6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8008fc8:	460e      	mov	r6, r1
 8008fca:	b9ec      	cbnz	r4, 8009008 <strtok+0x4c>
 8008fcc:	2050      	movs	r0, #80	; 0x50
 8008fce:	f000 fbef 	bl	80097b0 <malloc>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	65b8      	str	r0, [r7, #88]	; 0x58
 8008fd6:	b920      	cbnz	r0, 8008fe2 <strtok+0x26>
 8008fd8:	2157      	movs	r1, #87	; 0x57
 8008fda:	4b10      	ldr	r3, [pc, #64]	; (800901c <strtok+0x60>)
 8008fdc:	4810      	ldr	r0, [pc, #64]	; (8009020 <strtok+0x64>)
 8008fde:	f000 f999 	bl	8009314 <__assert_func>
 8008fe2:	e9c0 4400 	strd	r4, r4, [r0]
 8008fe6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008fea:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008fee:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008ff2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008ff6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008ffa:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008ffe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009002:	6184      	str	r4, [r0, #24]
 8009004:	7704      	strb	r4, [r0, #28]
 8009006:	6244      	str	r4, [r0, #36]	; 0x24
 8009008:	4631      	mov	r1, r6
 800900a:	4628      	mov	r0, r5
 800900c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800900e:	2301      	movs	r3, #1
 8009010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009014:	f000 b806 	b.w	8009024 <__strtok_r>
 8009018:	20000198 	.word	0x20000198
 800901c:	0800a700 	.word	0x0800a700
 8009020:	0800a717 	.word	0x0800a717

08009024 <__strtok_r>:
 8009024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009026:	b908      	cbnz	r0, 800902c <__strtok_r+0x8>
 8009028:	6810      	ldr	r0, [r2, #0]
 800902a:	b188      	cbz	r0, 8009050 <__strtok_r+0x2c>
 800902c:	4604      	mov	r4, r0
 800902e:	460f      	mov	r7, r1
 8009030:	4620      	mov	r0, r4
 8009032:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009036:	f817 6b01 	ldrb.w	r6, [r7], #1
 800903a:	b91e      	cbnz	r6, 8009044 <__strtok_r+0x20>
 800903c:	b965      	cbnz	r5, 8009058 <__strtok_r+0x34>
 800903e:	4628      	mov	r0, r5
 8009040:	6015      	str	r5, [r2, #0]
 8009042:	e005      	b.n	8009050 <__strtok_r+0x2c>
 8009044:	42b5      	cmp	r5, r6
 8009046:	d1f6      	bne.n	8009036 <__strtok_r+0x12>
 8009048:	2b00      	cmp	r3, #0
 800904a:	d1f0      	bne.n	800902e <__strtok_r+0xa>
 800904c:	6014      	str	r4, [r2, #0]
 800904e:	7003      	strb	r3, [r0, #0]
 8009050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009052:	461c      	mov	r4, r3
 8009054:	e00c      	b.n	8009070 <__strtok_r+0x4c>
 8009056:	b915      	cbnz	r5, 800905e <__strtok_r+0x3a>
 8009058:	460e      	mov	r6, r1
 800905a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800905e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009062:	42ab      	cmp	r3, r5
 8009064:	d1f7      	bne.n	8009056 <__strtok_r+0x32>
 8009066:	2b00      	cmp	r3, #0
 8009068:	d0f3      	beq.n	8009052 <__strtok_r+0x2e>
 800906a:	2300      	movs	r3, #0
 800906c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009070:	6014      	str	r4, [r2, #0]
 8009072:	e7ed      	b.n	8009050 <__strtok_r+0x2c>

08009074 <_strtol_l.isra.0>:
 8009074:	2b01      	cmp	r3, #1
 8009076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800907a:	4686      	mov	lr, r0
 800907c:	d001      	beq.n	8009082 <_strtol_l.isra.0+0xe>
 800907e:	2b24      	cmp	r3, #36	; 0x24
 8009080:	d906      	bls.n	8009090 <_strtol_l.isra.0+0x1c>
 8009082:	f7ff febb 	bl	8008dfc <__errno>
 8009086:	2316      	movs	r3, #22
 8009088:	6003      	str	r3, [r0, #0]
 800908a:	2000      	movs	r0, #0
 800908c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009090:	468c      	mov	ip, r1
 8009092:	4e3a      	ldr	r6, [pc, #232]	; (800917c <_strtol_l.isra.0+0x108>)
 8009094:	4660      	mov	r0, ip
 8009096:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800909a:	5da5      	ldrb	r5, [r4, r6]
 800909c:	f015 0508 	ands.w	r5, r5, #8
 80090a0:	d1f8      	bne.n	8009094 <_strtol_l.isra.0+0x20>
 80090a2:	2c2d      	cmp	r4, #45	; 0x2d
 80090a4:	d133      	bne.n	800910e <_strtol_l.isra.0+0x9a>
 80090a6:	f04f 0801 	mov.w	r8, #1
 80090aa:	f89c 4000 	ldrb.w	r4, [ip]
 80090ae:	f100 0c02 	add.w	ip, r0, #2
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d05d      	beq.n	8009172 <_strtol_l.isra.0+0xfe>
 80090b6:	2b10      	cmp	r3, #16
 80090b8:	d10c      	bne.n	80090d4 <_strtol_l.isra.0+0x60>
 80090ba:	2c30      	cmp	r4, #48	; 0x30
 80090bc:	d10a      	bne.n	80090d4 <_strtol_l.isra.0+0x60>
 80090be:	f89c 0000 	ldrb.w	r0, [ip]
 80090c2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80090c6:	2858      	cmp	r0, #88	; 0x58
 80090c8:	d14e      	bne.n	8009168 <_strtol_l.isra.0+0xf4>
 80090ca:	2310      	movs	r3, #16
 80090cc:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80090d0:	f10c 0c02 	add.w	ip, ip, #2
 80090d4:	2500      	movs	r5, #0
 80090d6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80090da:	3f01      	subs	r7, #1
 80090dc:	fbb7 f9f3 	udiv	r9, r7, r3
 80090e0:	4628      	mov	r0, r5
 80090e2:	fb03 7a19 	mls	sl, r3, r9, r7
 80090e6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80090ea:	2e09      	cmp	r6, #9
 80090ec:	d818      	bhi.n	8009120 <_strtol_l.isra.0+0xac>
 80090ee:	4634      	mov	r4, r6
 80090f0:	42a3      	cmp	r3, r4
 80090f2:	dd24      	ble.n	800913e <_strtol_l.isra.0+0xca>
 80090f4:	2d00      	cmp	r5, #0
 80090f6:	db1f      	blt.n	8009138 <_strtol_l.isra.0+0xc4>
 80090f8:	4581      	cmp	r9, r0
 80090fa:	d31d      	bcc.n	8009138 <_strtol_l.isra.0+0xc4>
 80090fc:	d101      	bne.n	8009102 <_strtol_l.isra.0+0x8e>
 80090fe:	45a2      	cmp	sl, r4
 8009100:	db1a      	blt.n	8009138 <_strtol_l.isra.0+0xc4>
 8009102:	2501      	movs	r5, #1
 8009104:	fb00 4003 	mla	r0, r0, r3, r4
 8009108:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800910c:	e7eb      	b.n	80090e6 <_strtol_l.isra.0+0x72>
 800910e:	2c2b      	cmp	r4, #43	; 0x2b
 8009110:	bf08      	it	eq
 8009112:	f89c 4000 	ldrbeq.w	r4, [ip]
 8009116:	46a8      	mov	r8, r5
 8009118:	bf08      	it	eq
 800911a:	f100 0c02 	addeq.w	ip, r0, #2
 800911e:	e7c8      	b.n	80090b2 <_strtol_l.isra.0+0x3e>
 8009120:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8009124:	2e19      	cmp	r6, #25
 8009126:	d801      	bhi.n	800912c <_strtol_l.isra.0+0xb8>
 8009128:	3c37      	subs	r4, #55	; 0x37
 800912a:	e7e1      	b.n	80090f0 <_strtol_l.isra.0+0x7c>
 800912c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8009130:	2e19      	cmp	r6, #25
 8009132:	d804      	bhi.n	800913e <_strtol_l.isra.0+0xca>
 8009134:	3c57      	subs	r4, #87	; 0x57
 8009136:	e7db      	b.n	80090f0 <_strtol_l.isra.0+0x7c>
 8009138:	f04f 35ff 	mov.w	r5, #4294967295
 800913c:	e7e4      	b.n	8009108 <_strtol_l.isra.0+0x94>
 800913e:	2d00      	cmp	r5, #0
 8009140:	da08      	bge.n	8009154 <_strtol_l.isra.0+0xe0>
 8009142:	2322      	movs	r3, #34	; 0x22
 8009144:	4638      	mov	r0, r7
 8009146:	f8ce 3000 	str.w	r3, [lr]
 800914a:	2a00      	cmp	r2, #0
 800914c:	d09e      	beq.n	800908c <_strtol_l.isra.0+0x18>
 800914e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8009152:	e007      	b.n	8009164 <_strtol_l.isra.0+0xf0>
 8009154:	f1b8 0f00 	cmp.w	r8, #0
 8009158:	d000      	beq.n	800915c <_strtol_l.isra.0+0xe8>
 800915a:	4240      	negs	r0, r0
 800915c:	2a00      	cmp	r2, #0
 800915e:	d095      	beq.n	800908c <_strtol_l.isra.0+0x18>
 8009160:	2d00      	cmp	r5, #0
 8009162:	d1f4      	bne.n	800914e <_strtol_l.isra.0+0xda>
 8009164:	6011      	str	r1, [r2, #0]
 8009166:	e791      	b.n	800908c <_strtol_l.isra.0+0x18>
 8009168:	2430      	movs	r4, #48	; 0x30
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1b2      	bne.n	80090d4 <_strtol_l.isra.0+0x60>
 800916e:	2308      	movs	r3, #8
 8009170:	e7b0      	b.n	80090d4 <_strtol_l.isra.0+0x60>
 8009172:	2c30      	cmp	r4, #48	; 0x30
 8009174:	d0a3      	beq.n	80090be <_strtol_l.isra.0+0x4a>
 8009176:	230a      	movs	r3, #10
 8009178:	e7ac      	b.n	80090d4 <_strtol_l.isra.0+0x60>
 800917a:	bf00      	nop
 800917c:	0800a7b5 	.word	0x0800a7b5

08009180 <strtol>:
 8009180:	4613      	mov	r3, r2
 8009182:	460a      	mov	r2, r1
 8009184:	4601      	mov	r1, r0
 8009186:	4802      	ldr	r0, [pc, #8]	; (8009190 <strtol+0x10>)
 8009188:	6800      	ldr	r0, [r0, #0]
 800918a:	f7ff bf73 	b.w	8009074 <_strtol_l.isra.0>
 800918e:	bf00      	nop
 8009190:	20000198 	.word	0x20000198

08009194 <__swbuf_r>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	460e      	mov	r6, r1
 8009198:	4614      	mov	r4, r2
 800919a:	4605      	mov	r5, r0
 800919c:	b118      	cbz	r0, 80091a6 <__swbuf_r+0x12>
 800919e:	6983      	ldr	r3, [r0, #24]
 80091a0:	b90b      	cbnz	r3, 80091a6 <__swbuf_r+0x12>
 80091a2:	f000 f9ef 	bl	8009584 <__sinit>
 80091a6:	4b21      	ldr	r3, [pc, #132]	; (800922c <__swbuf_r+0x98>)
 80091a8:	429c      	cmp	r4, r3
 80091aa:	d12b      	bne.n	8009204 <__swbuf_r+0x70>
 80091ac:	686c      	ldr	r4, [r5, #4]
 80091ae:	69a3      	ldr	r3, [r4, #24]
 80091b0:	60a3      	str	r3, [r4, #8]
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	071a      	lsls	r2, r3, #28
 80091b6:	d52f      	bpl.n	8009218 <__swbuf_r+0x84>
 80091b8:	6923      	ldr	r3, [r4, #16]
 80091ba:	b36b      	cbz	r3, 8009218 <__swbuf_r+0x84>
 80091bc:	6923      	ldr	r3, [r4, #16]
 80091be:	6820      	ldr	r0, [r4, #0]
 80091c0:	b2f6      	uxtb	r6, r6
 80091c2:	1ac0      	subs	r0, r0, r3
 80091c4:	6963      	ldr	r3, [r4, #20]
 80091c6:	4637      	mov	r7, r6
 80091c8:	4283      	cmp	r3, r0
 80091ca:	dc04      	bgt.n	80091d6 <__swbuf_r+0x42>
 80091cc:	4621      	mov	r1, r4
 80091ce:	4628      	mov	r0, r5
 80091d0:	f000 f944 	bl	800945c <_fflush_r>
 80091d4:	bb30      	cbnz	r0, 8009224 <__swbuf_r+0x90>
 80091d6:	68a3      	ldr	r3, [r4, #8]
 80091d8:	3001      	adds	r0, #1
 80091da:	3b01      	subs	r3, #1
 80091dc:	60a3      	str	r3, [r4, #8]
 80091de:	6823      	ldr	r3, [r4, #0]
 80091e0:	1c5a      	adds	r2, r3, #1
 80091e2:	6022      	str	r2, [r4, #0]
 80091e4:	701e      	strb	r6, [r3, #0]
 80091e6:	6963      	ldr	r3, [r4, #20]
 80091e8:	4283      	cmp	r3, r0
 80091ea:	d004      	beq.n	80091f6 <__swbuf_r+0x62>
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	07db      	lsls	r3, r3, #31
 80091f0:	d506      	bpl.n	8009200 <__swbuf_r+0x6c>
 80091f2:	2e0a      	cmp	r6, #10
 80091f4:	d104      	bne.n	8009200 <__swbuf_r+0x6c>
 80091f6:	4621      	mov	r1, r4
 80091f8:	4628      	mov	r0, r5
 80091fa:	f000 f92f 	bl	800945c <_fflush_r>
 80091fe:	b988      	cbnz	r0, 8009224 <__swbuf_r+0x90>
 8009200:	4638      	mov	r0, r7
 8009202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009204:	4b0a      	ldr	r3, [pc, #40]	; (8009230 <__swbuf_r+0x9c>)
 8009206:	429c      	cmp	r4, r3
 8009208:	d101      	bne.n	800920e <__swbuf_r+0x7a>
 800920a:	68ac      	ldr	r4, [r5, #8]
 800920c:	e7cf      	b.n	80091ae <__swbuf_r+0x1a>
 800920e:	4b09      	ldr	r3, [pc, #36]	; (8009234 <__swbuf_r+0xa0>)
 8009210:	429c      	cmp	r4, r3
 8009212:	bf08      	it	eq
 8009214:	68ec      	ldreq	r4, [r5, #12]
 8009216:	e7ca      	b.n	80091ae <__swbuf_r+0x1a>
 8009218:	4621      	mov	r1, r4
 800921a:	4628      	mov	r0, r5
 800921c:	f000 f80c 	bl	8009238 <__swsetup_r>
 8009220:	2800      	cmp	r0, #0
 8009222:	d0cb      	beq.n	80091bc <__swbuf_r+0x28>
 8009224:	f04f 37ff 	mov.w	r7, #4294967295
 8009228:	e7ea      	b.n	8009200 <__swbuf_r+0x6c>
 800922a:	bf00      	nop
 800922c:	0800a8d8 	.word	0x0800a8d8
 8009230:	0800a8f8 	.word	0x0800a8f8
 8009234:	0800a8b8 	.word	0x0800a8b8

08009238 <__swsetup_r>:
 8009238:	4b32      	ldr	r3, [pc, #200]	; (8009304 <__swsetup_r+0xcc>)
 800923a:	b570      	push	{r4, r5, r6, lr}
 800923c:	681d      	ldr	r5, [r3, #0]
 800923e:	4606      	mov	r6, r0
 8009240:	460c      	mov	r4, r1
 8009242:	b125      	cbz	r5, 800924e <__swsetup_r+0x16>
 8009244:	69ab      	ldr	r3, [r5, #24]
 8009246:	b913      	cbnz	r3, 800924e <__swsetup_r+0x16>
 8009248:	4628      	mov	r0, r5
 800924a:	f000 f99b 	bl	8009584 <__sinit>
 800924e:	4b2e      	ldr	r3, [pc, #184]	; (8009308 <__swsetup_r+0xd0>)
 8009250:	429c      	cmp	r4, r3
 8009252:	d10f      	bne.n	8009274 <__swsetup_r+0x3c>
 8009254:	686c      	ldr	r4, [r5, #4]
 8009256:	89a3      	ldrh	r3, [r4, #12]
 8009258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800925c:	0719      	lsls	r1, r3, #28
 800925e:	d42c      	bmi.n	80092ba <__swsetup_r+0x82>
 8009260:	06dd      	lsls	r5, r3, #27
 8009262:	d411      	bmi.n	8009288 <__swsetup_r+0x50>
 8009264:	2309      	movs	r3, #9
 8009266:	6033      	str	r3, [r6, #0]
 8009268:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	e03e      	b.n	80092f2 <__swsetup_r+0xba>
 8009274:	4b25      	ldr	r3, [pc, #148]	; (800930c <__swsetup_r+0xd4>)
 8009276:	429c      	cmp	r4, r3
 8009278:	d101      	bne.n	800927e <__swsetup_r+0x46>
 800927a:	68ac      	ldr	r4, [r5, #8]
 800927c:	e7eb      	b.n	8009256 <__swsetup_r+0x1e>
 800927e:	4b24      	ldr	r3, [pc, #144]	; (8009310 <__swsetup_r+0xd8>)
 8009280:	429c      	cmp	r4, r3
 8009282:	bf08      	it	eq
 8009284:	68ec      	ldreq	r4, [r5, #12]
 8009286:	e7e6      	b.n	8009256 <__swsetup_r+0x1e>
 8009288:	0758      	lsls	r0, r3, #29
 800928a:	d512      	bpl.n	80092b2 <__swsetup_r+0x7a>
 800928c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800928e:	b141      	cbz	r1, 80092a2 <__swsetup_r+0x6a>
 8009290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009294:	4299      	cmp	r1, r3
 8009296:	d002      	beq.n	800929e <__swsetup_r+0x66>
 8009298:	4630      	mov	r0, r6
 800929a:	f000 fa91 	bl	80097c0 <_free_r>
 800929e:	2300      	movs	r3, #0
 80092a0:	6363      	str	r3, [r4, #52]	; 0x34
 80092a2:	89a3      	ldrh	r3, [r4, #12]
 80092a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80092a8:	81a3      	strh	r3, [r4, #12]
 80092aa:	2300      	movs	r3, #0
 80092ac:	6063      	str	r3, [r4, #4]
 80092ae:	6923      	ldr	r3, [r4, #16]
 80092b0:	6023      	str	r3, [r4, #0]
 80092b2:	89a3      	ldrh	r3, [r4, #12]
 80092b4:	f043 0308 	orr.w	r3, r3, #8
 80092b8:	81a3      	strh	r3, [r4, #12]
 80092ba:	6923      	ldr	r3, [r4, #16]
 80092bc:	b94b      	cbnz	r3, 80092d2 <__swsetup_r+0x9a>
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092c8:	d003      	beq.n	80092d2 <__swsetup_r+0x9a>
 80092ca:	4621      	mov	r1, r4
 80092cc:	4630      	mov	r0, r6
 80092ce:	f000 fa2f 	bl	8009730 <__smakebuf_r>
 80092d2:	89a0      	ldrh	r0, [r4, #12]
 80092d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092d8:	f010 0301 	ands.w	r3, r0, #1
 80092dc:	d00a      	beq.n	80092f4 <__swsetup_r+0xbc>
 80092de:	2300      	movs	r3, #0
 80092e0:	60a3      	str	r3, [r4, #8]
 80092e2:	6963      	ldr	r3, [r4, #20]
 80092e4:	425b      	negs	r3, r3
 80092e6:	61a3      	str	r3, [r4, #24]
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	b943      	cbnz	r3, 80092fe <__swsetup_r+0xc6>
 80092ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092f0:	d1ba      	bne.n	8009268 <__swsetup_r+0x30>
 80092f2:	bd70      	pop	{r4, r5, r6, pc}
 80092f4:	0781      	lsls	r1, r0, #30
 80092f6:	bf58      	it	pl
 80092f8:	6963      	ldrpl	r3, [r4, #20]
 80092fa:	60a3      	str	r3, [r4, #8]
 80092fc:	e7f4      	b.n	80092e8 <__swsetup_r+0xb0>
 80092fe:	2000      	movs	r0, #0
 8009300:	e7f7      	b.n	80092f2 <__swsetup_r+0xba>
 8009302:	bf00      	nop
 8009304:	20000198 	.word	0x20000198
 8009308:	0800a8d8 	.word	0x0800a8d8
 800930c:	0800a8f8 	.word	0x0800a8f8
 8009310:	0800a8b8 	.word	0x0800a8b8

08009314 <__assert_func>:
 8009314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009316:	4614      	mov	r4, r2
 8009318:	461a      	mov	r2, r3
 800931a:	4b09      	ldr	r3, [pc, #36]	; (8009340 <__assert_func+0x2c>)
 800931c:	4605      	mov	r5, r0
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68d8      	ldr	r0, [r3, #12]
 8009322:	b14c      	cbz	r4, 8009338 <__assert_func+0x24>
 8009324:	4b07      	ldr	r3, [pc, #28]	; (8009344 <__assert_func+0x30>)
 8009326:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800932a:	9100      	str	r1, [sp, #0]
 800932c:	462b      	mov	r3, r5
 800932e:	4906      	ldr	r1, [pc, #24]	; (8009348 <__assert_func+0x34>)
 8009330:	f000 f9a6 	bl	8009680 <fiprintf>
 8009334:	f000 ff9a 	bl	800a26c <abort>
 8009338:	4b04      	ldr	r3, [pc, #16]	; (800934c <__assert_func+0x38>)
 800933a:	461c      	mov	r4, r3
 800933c:	e7f3      	b.n	8009326 <__assert_func+0x12>
 800933e:	bf00      	nop
 8009340:	20000198 	.word	0x20000198
 8009344:	0800a778 	.word	0x0800a778
 8009348:	0800a785 	.word	0x0800a785
 800934c:	0800a7b3 	.word	0x0800a7b3

08009350 <__sflush_r>:
 8009350:	898a      	ldrh	r2, [r1, #12]
 8009352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009356:	4605      	mov	r5, r0
 8009358:	0710      	lsls	r0, r2, #28
 800935a:	460c      	mov	r4, r1
 800935c:	d458      	bmi.n	8009410 <__sflush_r+0xc0>
 800935e:	684b      	ldr	r3, [r1, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	dc05      	bgt.n	8009370 <__sflush_r+0x20>
 8009364:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009366:	2b00      	cmp	r3, #0
 8009368:	dc02      	bgt.n	8009370 <__sflush_r+0x20>
 800936a:	2000      	movs	r0, #0
 800936c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009370:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009372:	2e00      	cmp	r6, #0
 8009374:	d0f9      	beq.n	800936a <__sflush_r+0x1a>
 8009376:	2300      	movs	r3, #0
 8009378:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800937c:	682f      	ldr	r7, [r5, #0]
 800937e:	602b      	str	r3, [r5, #0]
 8009380:	d032      	beq.n	80093e8 <__sflush_r+0x98>
 8009382:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	075a      	lsls	r2, r3, #29
 8009388:	d505      	bpl.n	8009396 <__sflush_r+0x46>
 800938a:	6863      	ldr	r3, [r4, #4]
 800938c:	1ac0      	subs	r0, r0, r3
 800938e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009390:	b10b      	cbz	r3, 8009396 <__sflush_r+0x46>
 8009392:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009394:	1ac0      	subs	r0, r0, r3
 8009396:	2300      	movs	r3, #0
 8009398:	4602      	mov	r2, r0
 800939a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800939c:	4628      	mov	r0, r5
 800939e:	6a21      	ldr	r1, [r4, #32]
 80093a0:	47b0      	blx	r6
 80093a2:	1c43      	adds	r3, r0, #1
 80093a4:	89a3      	ldrh	r3, [r4, #12]
 80093a6:	d106      	bne.n	80093b6 <__sflush_r+0x66>
 80093a8:	6829      	ldr	r1, [r5, #0]
 80093aa:	291d      	cmp	r1, #29
 80093ac:	d82c      	bhi.n	8009408 <__sflush_r+0xb8>
 80093ae:	4a2a      	ldr	r2, [pc, #168]	; (8009458 <__sflush_r+0x108>)
 80093b0:	40ca      	lsrs	r2, r1
 80093b2:	07d6      	lsls	r6, r2, #31
 80093b4:	d528      	bpl.n	8009408 <__sflush_r+0xb8>
 80093b6:	2200      	movs	r2, #0
 80093b8:	6062      	str	r2, [r4, #4]
 80093ba:	6922      	ldr	r2, [r4, #16]
 80093bc:	04d9      	lsls	r1, r3, #19
 80093be:	6022      	str	r2, [r4, #0]
 80093c0:	d504      	bpl.n	80093cc <__sflush_r+0x7c>
 80093c2:	1c42      	adds	r2, r0, #1
 80093c4:	d101      	bne.n	80093ca <__sflush_r+0x7a>
 80093c6:	682b      	ldr	r3, [r5, #0]
 80093c8:	b903      	cbnz	r3, 80093cc <__sflush_r+0x7c>
 80093ca:	6560      	str	r0, [r4, #84]	; 0x54
 80093cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093ce:	602f      	str	r7, [r5, #0]
 80093d0:	2900      	cmp	r1, #0
 80093d2:	d0ca      	beq.n	800936a <__sflush_r+0x1a>
 80093d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093d8:	4299      	cmp	r1, r3
 80093da:	d002      	beq.n	80093e2 <__sflush_r+0x92>
 80093dc:	4628      	mov	r0, r5
 80093de:	f000 f9ef 	bl	80097c0 <_free_r>
 80093e2:	2000      	movs	r0, #0
 80093e4:	6360      	str	r0, [r4, #52]	; 0x34
 80093e6:	e7c1      	b.n	800936c <__sflush_r+0x1c>
 80093e8:	6a21      	ldr	r1, [r4, #32]
 80093ea:	2301      	movs	r3, #1
 80093ec:	4628      	mov	r0, r5
 80093ee:	47b0      	blx	r6
 80093f0:	1c41      	adds	r1, r0, #1
 80093f2:	d1c7      	bne.n	8009384 <__sflush_r+0x34>
 80093f4:	682b      	ldr	r3, [r5, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d0c4      	beq.n	8009384 <__sflush_r+0x34>
 80093fa:	2b1d      	cmp	r3, #29
 80093fc:	d001      	beq.n	8009402 <__sflush_r+0xb2>
 80093fe:	2b16      	cmp	r3, #22
 8009400:	d101      	bne.n	8009406 <__sflush_r+0xb6>
 8009402:	602f      	str	r7, [r5, #0]
 8009404:	e7b1      	b.n	800936a <__sflush_r+0x1a>
 8009406:	89a3      	ldrh	r3, [r4, #12]
 8009408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800940c:	81a3      	strh	r3, [r4, #12]
 800940e:	e7ad      	b.n	800936c <__sflush_r+0x1c>
 8009410:	690f      	ldr	r7, [r1, #16]
 8009412:	2f00      	cmp	r7, #0
 8009414:	d0a9      	beq.n	800936a <__sflush_r+0x1a>
 8009416:	0793      	lsls	r3, r2, #30
 8009418:	bf18      	it	ne
 800941a:	2300      	movne	r3, #0
 800941c:	680e      	ldr	r6, [r1, #0]
 800941e:	bf08      	it	eq
 8009420:	694b      	ldreq	r3, [r1, #20]
 8009422:	eba6 0807 	sub.w	r8, r6, r7
 8009426:	600f      	str	r7, [r1, #0]
 8009428:	608b      	str	r3, [r1, #8]
 800942a:	f1b8 0f00 	cmp.w	r8, #0
 800942e:	dd9c      	ble.n	800936a <__sflush_r+0x1a>
 8009430:	4643      	mov	r3, r8
 8009432:	463a      	mov	r2, r7
 8009434:	4628      	mov	r0, r5
 8009436:	6a21      	ldr	r1, [r4, #32]
 8009438:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800943a:	47b0      	blx	r6
 800943c:	2800      	cmp	r0, #0
 800943e:	dc06      	bgt.n	800944e <__sflush_r+0xfe>
 8009440:	89a3      	ldrh	r3, [r4, #12]
 8009442:	f04f 30ff 	mov.w	r0, #4294967295
 8009446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800944a:	81a3      	strh	r3, [r4, #12]
 800944c:	e78e      	b.n	800936c <__sflush_r+0x1c>
 800944e:	4407      	add	r7, r0
 8009450:	eba8 0800 	sub.w	r8, r8, r0
 8009454:	e7e9      	b.n	800942a <__sflush_r+0xda>
 8009456:	bf00      	nop
 8009458:	20400001 	.word	0x20400001

0800945c <_fflush_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	690b      	ldr	r3, [r1, #16]
 8009460:	4605      	mov	r5, r0
 8009462:	460c      	mov	r4, r1
 8009464:	b913      	cbnz	r3, 800946c <_fflush_r+0x10>
 8009466:	2500      	movs	r5, #0
 8009468:	4628      	mov	r0, r5
 800946a:	bd38      	pop	{r3, r4, r5, pc}
 800946c:	b118      	cbz	r0, 8009476 <_fflush_r+0x1a>
 800946e:	6983      	ldr	r3, [r0, #24]
 8009470:	b90b      	cbnz	r3, 8009476 <_fflush_r+0x1a>
 8009472:	f000 f887 	bl	8009584 <__sinit>
 8009476:	4b14      	ldr	r3, [pc, #80]	; (80094c8 <_fflush_r+0x6c>)
 8009478:	429c      	cmp	r4, r3
 800947a:	d11b      	bne.n	80094b4 <_fflush_r+0x58>
 800947c:	686c      	ldr	r4, [r5, #4]
 800947e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d0ef      	beq.n	8009466 <_fflush_r+0xa>
 8009486:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009488:	07d0      	lsls	r0, r2, #31
 800948a:	d404      	bmi.n	8009496 <_fflush_r+0x3a>
 800948c:	0599      	lsls	r1, r3, #22
 800948e:	d402      	bmi.n	8009496 <_fflush_r+0x3a>
 8009490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009492:	f000 f927 	bl	80096e4 <__retarget_lock_acquire_recursive>
 8009496:	4628      	mov	r0, r5
 8009498:	4621      	mov	r1, r4
 800949a:	f7ff ff59 	bl	8009350 <__sflush_r>
 800949e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094a0:	4605      	mov	r5, r0
 80094a2:	07da      	lsls	r2, r3, #31
 80094a4:	d4e0      	bmi.n	8009468 <_fflush_r+0xc>
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	059b      	lsls	r3, r3, #22
 80094aa:	d4dd      	bmi.n	8009468 <_fflush_r+0xc>
 80094ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094ae:	f000 f91a 	bl	80096e6 <__retarget_lock_release_recursive>
 80094b2:	e7d9      	b.n	8009468 <_fflush_r+0xc>
 80094b4:	4b05      	ldr	r3, [pc, #20]	; (80094cc <_fflush_r+0x70>)
 80094b6:	429c      	cmp	r4, r3
 80094b8:	d101      	bne.n	80094be <_fflush_r+0x62>
 80094ba:	68ac      	ldr	r4, [r5, #8]
 80094bc:	e7df      	b.n	800947e <_fflush_r+0x22>
 80094be:	4b04      	ldr	r3, [pc, #16]	; (80094d0 <_fflush_r+0x74>)
 80094c0:	429c      	cmp	r4, r3
 80094c2:	bf08      	it	eq
 80094c4:	68ec      	ldreq	r4, [r5, #12]
 80094c6:	e7da      	b.n	800947e <_fflush_r+0x22>
 80094c8:	0800a8d8 	.word	0x0800a8d8
 80094cc:	0800a8f8 	.word	0x0800a8f8
 80094d0:	0800a8b8 	.word	0x0800a8b8

080094d4 <std>:
 80094d4:	2300      	movs	r3, #0
 80094d6:	b510      	push	{r4, lr}
 80094d8:	4604      	mov	r4, r0
 80094da:	e9c0 3300 	strd	r3, r3, [r0]
 80094de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094e2:	6083      	str	r3, [r0, #8]
 80094e4:	8181      	strh	r1, [r0, #12]
 80094e6:	6643      	str	r3, [r0, #100]	; 0x64
 80094e8:	81c2      	strh	r2, [r0, #14]
 80094ea:	6183      	str	r3, [r0, #24]
 80094ec:	4619      	mov	r1, r3
 80094ee:	2208      	movs	r2, #8
 80094f0:	305c      	adds	r0, #92	; 0x5c
 80094f2:	f7ff fcad 	bl	8008e50 <memset>
 80094f6:	4b05      	ldr	r3, [pc, #20]	; (800950c <std+0x38>)
 80094f8:	6224      	str	r4, [r4, #32]
 80094fa:	6263      	str	r3, [r4, #36]	; 0x24
 80094fc:	4b04      	ldr	r3, [pc, #16]	; (8009510 <std+0x3c>)
 80094fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8009500:	4b04      	ldr	r3, [pc, #16]	; (8009514 <std+0x40>)
 8009502:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009504:	4b04      	ldr	r3, [pc, #16]	; (8009518 <std+0x44>)
 8009506:	6323      	str	r3, [r4, #48]	; 0x30
 8009508:	bd10      	pop	{r4, pc}
 800950a:	bf00      	nop
 800950c:	0800a1c1 	.word	0x0800a1c1
 8009510:	0800a1e3 	.word	0x0800a1e3
 8009514:	0800a21b 	.word	0x0800a21b
 8009518:	0800a23f 	.word	0x0800a23f

0800951c <_cleanup_r>:
 800951c:	4901      	ldr	r1, [pc, #4]	; (8009524 <_cleanup_r+0x8>)
 800951e:	f000 b8c1 	b.w	80096a4 <_fwalk_reent>
 8009522:	bf00      	nop
 8009524:	0800945d 	.word	0x0800945d

08009528 <__sfmoreglue>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	2568      	movs	r5, #104	; 0x68
 800952c:	1e4a      	subs	r2, r1, #1
 800952e:	4355      	muls	r5, r2
 8009530:	460e      	mov	r6, r1
 8009532:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009536:	f000 f98f 	bl	8009858 <_malloc_r>
 800953a:	4604      	mov	r4, r0
 800953c:	b140      	cbz	r0, 8009550 <__sfmoreglue+0x28>
 800953e:	2100      	movs	r1, #0
 8009540:	e9c0 1600 	strd	r1, r6, [r0]
 8009544:	300c      	adds	r0, #12
 8009546:	60a0      	str	r0, [r4, #8]
 8009548:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800954c:	f7ff fc80 	bl	8008e50 <memset>
 8009550:	4620      	mov	r0, r4
 8009552:	bd70      	pop	{r4, r5, r6, pc}

08009554 <__sfp_lock_acquire>:
 8009554:	4801      	ldr	r0, [pc, #4]	; (800955c <__sfp_lock_acquire+0x8>)
 8009556:	f000 b8c5 	b.w	80096e4 <__retarget_lock_acquire_recursive>
 800955a:	bf00      	nop
 800955c:	200015d4 	.word	0x200015d4

08009560 <__sfp_lock_release>:
 8009560:	4801      	ldr	r0, [pc, #4]	; (8009568 <__sfp_lock_release+0x8>)
 8009562:	f000 b8c0 	b.w	80096e6 <__retarget_lock_release_recursive>
 8009566:	bf00      	nop
 8009568:	200015d4 	.word	0x200015d4

0800956c <__sinit_lock_acquire>:
 800956c:	4801      	ldr	r0, [pc, #4]	; (8009574 <__sinit_lock_acquire+0x8>)
 800956e:	f000 b8b9 	b.w	80096e4 <__retarget_lock_acquire_recursive>
 8009572:	bf00      	nop
 8009574:	200015cf 	.word	0x200015cf

08009578 <__sinit_lock_release>:
 8009578:	4801      	ldr	r0, [pc, #4]	; (8009580 <__sinit_lock_release+0x8>)
 800957a:	f000 b8b4 	b.w	80096e6 <__retarget_lock_release_recursive>
 800957e:	bf00      	nop
 8009580:	200015cf 	.word	0x200015cf

08009584 <__sinit>:
 8009584:	b510      	push	{r4, lr}
 8009586:	4604      	mov	r4, r0
 8009588:	f7ff fff0 	bl	800956c <__sinit_lock_acquire>
 800958c:	69a3      	ldr	r3, [r4, #24]
 800958e:	b11b      	cbz	r3, 8009598 <__sinit+0x14>
 8009590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009594:	f7ff bff0 	b.w	8009578 <__sinit_lock_release>
 8009598:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800959c:	6523      	str	r3, [r4, #80]	; 0x50
 800959e:	4b13      	ldr	r3, [pc, #76]	; (80095ec <__sinit+0x68>)
 80095a0:	4a13      	ldr	r2, [pc, #76]	; (80095f0 <__sinit+0x6c>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80095a6:	42a3      	cmp	r3, r4
 80095a8:	bf08      	it	eq
 80095aa:	2301      	moveq	r3, #1
 80095ac:	4620      	mov	r0, r4
 80095ae:	bf08      	it	eq
 80095b0:	61a3      	streq	r3, [r4, #24]
 80095b2:	f000 f81f 	bl	80095f4 <__sfp>
 80095b6:	6060      	str	r0, [r4, #4]
 80095b8:	4620      	mov	r0, r4
 80095ba:	f000 f81b 	bl	80095f4 <__sfp>
 80095be:	60a0      	str	r0, [r4, #8]
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 f817 	bl	80095f4 <__sfp>
 80095c6:	2200      	movs	r2, #0
 80095c8:	2104      	movs	r1, #4
 80095ca:	60e0      	str	r0, [r4, #12]
 80095cc:	6860      	ldr	r0, [r4, #4]
 80095ce:	f7ff ff81 	bl	80094d4 <std>
 80095d2:	2201      	movs	r2, #1
 80095d4:	2109      	movs	r1, #9
 80095d6:	68a0      	ldr	r0, [r4, #8]
 80095d8:	f7ff ff7c 	bl	80094d4 <std>
 80095dc:	2202      	movs	r2, #2
 80095de:	2112      	movs	r1, #18
 80095e0:	68e0      	ldr	r0, [r4, #12]
 80095e2:	f7ff ff77 	bl	80094d4 <std>
 80095e6:	2301      	movs	r3, #1
 80095e8:	61a3      	str	r3, [r4, #24]
 80095ea:	e7d1      	b.n	8009590 <__sinit+0xc>
 80095ec:	0800a6fc 	.word	0x0800a6fc
 80095f0:	0800951d 	.word	0x0800951d

080095f4 <__sfp>:
 80095f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f6:	4607      	mov	r7, r0
 80095f8:	f7ff ffac 	bl	8009554 <__sfp_lock_acquire>
 80095fc:	4b1e      	ldr	r3, [pc, #120]	; (8009678 <__sfp+0x84>)
 80095fe:	681e      	ldr	r6, [r3, #0]
 8009600:	69b3      	ldr	r3, [r6, #24]
 8009602:	b913      	cbnz	r3, 800960a <__sfp+0x16>
 8009604:	4630      	mov	r0, r6
 8009606:	f7ff ffbd 	bl	8009584 <__sinit>
 800960a:	3648      	adds	r6, #72	; 0x48
 800960c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009610:	3b01      	subs	r3, #1
 8009612:	d503      	bpl.n	800961c <__sfp+0x28>
 8009614:	6833      	ldr	r3, [r6, #0]
 8009616:	b30b      	cbz	r3, 800965c <__sfp+0x68>
 8009618:	6836      	ldr	r6, [r6, #0]
 800961a:	e7f7      	b.n	800960c <__sfp+0x18>
 800961c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009620:	b9d5      	cbnz	r5, 8009658 <__sfp+0x64>
 8009622:	4b16      	ldr	r3, [pc, #88]	; (800967c <__sfp+0x88>)
 8009624:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009628:	60e3      	str	r3, [r4, #12]
 800962a:	6665      	str	r5, [r4, #100]	; 0x64
 800962c:	f000 f859 	bl	80096e2 <__retarget_lock_init_recursive>
 8009630:	f7ff ff96 	bl	8009560 <__sfp_lock_release>
 8009634:	2208      	movs	r2, #8
 8009636:	4629      	mov	r1, r5
 8009638:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800963c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009640:	6025      	str	r5, [r4, #0]
 8009642:	61a5      	str	r5, [r4, #24]
 8009644:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009648:	f7ff fc02 	bl	8008e50 <memset>
 800964c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009650:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009654:	4620      	mov	r0, r4
 8009656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009658:	3468      	adds	r4, #104	; 0x68
 800965a:	e7d9      	b.n	8009610 <__sfp+0x1c>
 800965c:	2104      	movs	r1, #4
 800965e:	4638      	mov	r0, r7
 8009660:	f7ff ff62 	bl	8009528 <__sfmoreglue>
 8009664:	4604      	mov	r4, r0
 8009666:	6030      	str	r0, [r6, #0]
 8009668:	2800      	cmp	r0, #0
 800966a:	d1d5      	bne.n	8009618 <__sfp+0x24>
 800966c:	f7ff ff78 	bl	8009560 <__sfp_lock_release>
 8009670:	230c      	movs	r3, #12
 8009672:	603b      	str	r3, [r7, #0]
 8009674:	e7ee      	b.n	8009654 <__sfp+0x60>
 8009676:	bf00      	nop
 8009678:	0800a6fc 	.word	0x0800a6fc
 800967c:	ffff0001 	.word	0xffff0001

08009680 <fiprintf>:
 8009680:	b40e      	push	{r1, r2, r3}
 8009682:	b503      	push	{r0, r1, lr}
 8009684:	4601      	mov	r1, r0
 8009686:	ab03      	add	r3, sp, #12
 8009688:	4805      	ldr	r0, [pc, #20]	; (80096a0 <fiprintf+0x20>)
 800968a:	f853 2b04 	ldr.w	r2, [r3], #4
 800968e:	6800      	ldr	r0, [r0, #0]
 8009690:	9301      	str	r3, [sp, #4]
 8009692:	f000 fabf 	bl	8009c14 <_vfiprintf_r>
 8009696:	b002      	add	sp, #8
 8009698:	f85d eb04 	ldr.w	lr, [sp], #4
 800969c:	b003      	add	sp, #12
 800969e:	4770      	bx	lr
 80096a0:	20000198 	.word	0x20000198

080096a4 <_fwalk_reent>:
 80096a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096a8:	4606      	mov	r6, r0
 80096aa:	4688      	mov	r8, r1
 80096ac:	2700      	movs	r7, #0
 80096ae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096b6:	f1b9 0901 	subs.w	r9, r9, #1
 80096ba:	d505      	bpl.n	80096c8 <_fwalk_reent+0x24>
 80096bc:	6824      	ldr	r4, [r4, #0]
 80096be:	2c00      	cmp	r4, #0
 80096c0:	d1f7      	bne.n	80096b2 <_fwalk_reent+0xe>
 80096c2:	4638      	mov	r0, r7
 80096c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096c8:	89ab      	ldrh	r3, [r5, #12]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d907      	bls.n	80096de <_fwalk_reent+0x3a>
 80096ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80096d2:	3301      	adds	r3, #1
 80096d4:	d003      	beq.n	80096de <_fwalk_reent+0x3a>
 80096d6:	4629      	mov	r1, r5
 80096d8:	4630      	mov	r0, r6
 80096da:	47c0      	blx	r8
 80096dc:	4307      	orrs	r7, r0
 80096de:	3568      	adds	r5, #104	; 0x68
 80096e0:	e7e9      	b.n	80096b6 <_fwalk_reent+0x12>

080096e2 <__retarget_lock_init_recursive>:
 80096e2:	4770      	bx	lr

080096e4 <__retarget_lock_acquire_recursive>:
 80096e4:	4770      	bx	lr

080096e6 <__retarget_lock_release_recursive>:
 80096e6:	4770      	bx	lr

080096e8 <__swhatbuf_r>:
 80096e8:	b570      	push	{r4, r5, r6, lr}
 80096ea:	460e      	mov	r6, r1
 80096ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096f0:	4614      	mov	r4, r2
 80096f2:	2900      	cmp	r1, #0
 80096f4:	461d      	mov	r5, r3
 80096f6:	b096      	sub	sp, #88	; 0x58
 80096f8:	da07      	bge.n	800970a <__swhatbuf_r+0x22>
 80096fa:	2300      	movs	r3, #0
 80096fc:	602b      	str	r3, [r5, #0]
 80096fe:	89b3      	ldrh	r3, [r6, #12]
 8009700:	061a      	lsls	r2, r3, #24
 8009702:	d410      	bmi.n	8009726 <__swhatbuf_r+0x3e>
 8009704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009708:	e00e      	b.n	8009728 <__swhatbuf_r+0x40>
 800970a:	466a      	mov	r2, sp
 800970c:	f000 fdc6 	bl	800a29c <_fstat_r>
 8009710:	2800      	cmp	r0, #0
 8009712:	dbf2      	blt.n	80096fa <__swhatbuf_r+0x12>
 8009714:	9a01      	ldr	r2, [sp, #4]
 8009716:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800971a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800971e:	425a      	negs	r2, r3
 8009720:	415a      	adcs	r2, r3
 8009722:	602a      	str	r2, [r5, #0]
 8009724:	e7ee      	b.n	8009704 <__swhatbuf_r+0x1c>
 8009726:	2340      	movs	r3, #64	; 0x40
 8009728:	2000      	movs	r0, #0
 800972a:	6023      	str	r3, [r4, #0]
 800972c:	b016      	add	sp, #88	; 0x58
 800972e:	bd70      	pop	{r4, r5, r6, pc}

08009730 <__smakebuf_r>:
 8009730:	898b      	ldrh	r3, [r1, #12]
 8009732:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009734:	079d      	lsls	r5, r3, #30
 8009736:	4606      	mov	r6, r0
 8009738:	460c      	mov	r4, r1
 800973a:	d507      	bpl.n	800974c <__smakebuf_r+0x1c>
 800973c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009740:	6023      	str	r3, [r4, #0]
 8009742:	6123      	str	r3, [r4, #16]
 8009744:	2301      	movs	r3, #1
 8009746:	6163      	str	r3, [r4, #20]
 8009748:	b002      	add	sp, #8
 800974a:	bd70      	pop	{r4, r5, r6, pc}
 800974c:	466a      	mov	r2, sp
 800974e:	ab01      	add	r3, sp, #4
 8009750:	f7ff ffca 	bl	80096e8 <__swhatbuf_r>
 8009754:	9900      	ldr	r1, [sp, #0]
 8009756:	4605      	mov	r5, r0
 8009758:	4630      	mov	r0, r6
 800975a:	f000 f87d 	bl	8009858 <_malloc_r>
 800975e:	b948      	cbnz	r0, 8009774 <__smakebuf_r+0x44>
 8009760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009764:	059a      	lsls	r2, r3, #22
 8009766:	d4ef      	bmi.n	8009748 <__smakebuf_r+0x18>
 8009768:	f023 0303 	bic.w	r3, r3, #3
 800976c:	f043 0302 	orr.w	r3, r3, #2
 8009770:	81a3      	strh	r3, [r4, #12]
 8009772:	e7e3      	b.n	800973c <__smakebuf_r+0xc>
 8009774:	4b0d      	ldr	r3, [pc, #52]	; (80097ac <__smakebuf_r+0x7c>)
 8009776:	62b3      	str	r3, [r6, #40]	; 0x28
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	6020      	str	r0, [r4, #0]
 800977c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009780:	81a3      	strh	r3, [r4, #12]
 8009782:	9b00      	ldr	r3, [sp, #0]
 8009784:	6120      	str	r0, [r4, #16]
 8009786:	6163      	str	r3, [r4, #20]
 8009788:	9b01      	ldr	r3, [sp, #4]
 800978a:	b15b      	cbz	r3, 80097a4 <__smakebuf_r+0x74>
 800978c:	4630      	mov	r0, r6
 800978e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009792:	f000 fd95 	bl	800a2c0 <_isatty_r>
 8009796:	b128      	cbz	r0, 80097a4 <__smakebuf_r+0x74>
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	f023 0303 	bic.w	r3, r3, #3
 800979e:	f043 0301 	orr.w	r3, r3, #1
 80097a2:	81a3      	strh	r3, [r4, #12]
 80097a4:	89a0      	ldrh	r0, [r4, #12]
 80097a6:	4305      	orrs	r5, r0
 80097a8:	81a5      	strh	r5, [r4, #12]
 80097aa:	e7cd      	b.n	8009748 <__smakebuf_r+0x18>
 80097ac:	0800951d 	.word	0x0800951d

080097b0 <malloc>:
 80097b0:	4b02      	ldr	r3, [pc, #8]	; (80097bc <malloc+0xc>)
 80097b2:	4601      	mov	r1, r0
 80097b4:	6818      	ldr	r0, [r3, #0]
 80097b6:	f000 b84f 	b.w	8009858 <_malloc_r>
 80097ba:	bf00      	nop
 80097bc:	20000198 	.word	0x20000198

080097c0 <_free_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	4605      	mov	r5, r0
 80097c4:	2900      	cmp	r1, #0
 80097c6:	d043      	beq.n	8009850 <_free_r+0x90>
 80097c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097cc:	1f0c      	subs	r4, r1, #4
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	bfb8      	it	lt
 80097d2:	18e4      	addlt	r4, r4, r3
 80097d4:	f000 fdcc 	bl	800a370 <__malloc_lock>
 80097d8:	4a1e      	ldr	r2, [pc, #120]	; (8009854 <_free_r+0x94>)
 80097da:	6813      	ldr	r3, [r2, #0]
 80097dc:	4610      	mov	r0, r2
 80097de:	b933      	cbnz	r3, 80097ee <_free_r+0x2e>
 80097e0:	6063      	str	r3, [r4, #4]
 80097e2:	6014      	str	r4, [r2, #0]
 80097e4:	4628      	mov	r0, r5
 80097e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ea:	f000 bdc7 	b.w	800a37c <__malloc_unlock>
 80097ee:	42a3      	cmp	r3, r4
 80097f0:	d90a      	bls.n	8009808 <_free_r+0x48>
 80097f2:	6821      	ldr	r1, [r4, #0]
 80097f4:	1862      	adds	r2, r4, r1
 80097f6:	4293      	cmp	r3, r2
 80097f8:	bf01      	itttt	eq
 80097fa:	681a      	ldreq	r2, [r3, #0]
 80097fc:	685b      	ldreq	r3, [r3, #4]
 80097fe:	1852      	addeq	r2, r2, r1
 8009800:	6022      	streq	r2, [r4, #0]
 8009802:	6063      	str	r3, [r4, #4]
 8009804:	6004      	str	r4, [r0, #0]
 8009806:	e7ed      	b.n	80097e4 <_free_r+0x24>
 8009808:	461a      	mov	r2, r3
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	b10b      	cbz	r3, 8009812 <_free_r+0x52>
 800980e:	42a3      	cmp	r3, r4
 8009810:	d9fa      	bls.n	8009808 <_free_r+0x48>
 8009812:	6811      	ldr	r1, [r2, #0]
 8009814:	1850      	adds	r0, r2, r1
 8009816:	42a0      	cmp	r0, r4
 8009818:	d10b      	bne.n	8009832 <_free_r+0x72>
 800981a:	6820      	ldr	r0, [r4, #0]
 800981c:	4401      	add	r1, r0
 800981e:	1850      	adds	r0, r2, r1
 8009820:	4283      	cmp	r3, r0
 8009822:	6011      	str	r1, [r2, #0]
 8009824:	d1de      	bne.n	80097e4 <_free_r+0x24>
 8009826:	6818      	ldr	r0, [r3, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	4401      	add	r1, r0
 800982c:	6011      	str	r1, [r2, #0]
 800982e:	6053      	str	r3, [r2, #4]
 8009830:	e7d8      	b.n	80097e4 <_free_r+0x24>
 8009832:	d902      	bls.n	800983a <_free_r+0x7a>
 8009834:	230c      	movs	r3, #12
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	e7d4      	b.n	80097e4 <_free_r+0x24>
 800983a:	6820      	ldr	r0, [r4, #0]
 800983c:	1821      	adds	r1, r4, r0
 800983e:	428b      	cmp	r3, r1
 8009840:	bf01      	itttt	eq
 8009842:	6819      	ldreq	r1, [r3, #0]
 8009844:	685b      	ldreq	r3, [r3, #4]
 8009846:	1809      	addeq	r1, r1, r0
 8009848:	6021      	streq	r1, [r4, #0]
 800984a:	6063      	str	r3, [r4, #4]
 800984c:	6054      	str	r4, [r2, #4]
 800984e:	e7c9      	b.n	80097e4 <_free_r+0x24>
 8009850:	bd38      	pop	{r3, r4, r5, pc}
 8009852:	bf00      	nop
 8009854:	2000052c 	.word	0x2000052c

08009858 <_malloc_r>:
 8009858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800985a:	1ccd      	adds	r5, r1, #3
 800985c:	f025 0503 	bic.w	r5, r5, #3
 8009860:	3508      	adds	r5, #8
 8009862:	2d0c      	cmp	r5, #12
 8009864:	bf38      	it	cc
 8009866:	250c      	movcc	r5, #12
 8009868:	2d00      	cmp	r5, #0
 800986a:	4606      	mov	r6, r0
 800986c:	db01      	blt.n	8009872 <_malloc_r+0x1a>
 800986e:	42a9      	cmp	r1, r5
 8009870:	d903      	bls.n	800987a <_malloc_r+0x22>
 8009872:	230c      	movs	r3, #12
 8009874:	6033      	str	r3, [r6, #0]
 8009876:	2000      	movs	r0, #0
 8009878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800987a:	f000 fd79 	bl	800a370 <__malloc_lock>
 800987e:	4921      	ldr	r1, [pc, #132]	; (8009904 <_malloc_r+0xac>)
 8009880:	680a      	ldr	r2, [r1, #0]
 8009882:	4614      	mov	r4, r2
 8009884:	b99c      	cbnz	r4, 80098ae <_malloc_r+0x56>
 8009886:	4f20      	ldr	r7, [pc, #128]	; (8009908 <_malloc_r+0xb0>)
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	b923      	cbnz	r3, 8009896 <_malloc_r+0x3e>
 800988c:	4621      	mov	r1, r4
 800988e:	4630      	mov	r0, r6
 8009890:	f000 fc86 	bl	800a1a0 <_sbrk_r>
 8009894:	6038      	str	r0, [r7, #0]
 8009896:	4629      	mov	r1, r5
 8009898:	4630      	mov	r0, r6
 800989a:	f000 fc81 	bl	800a1a0 <_sbrk_r>
 800989e:	1c43      	adds	r3, r0, #1
 80098a0:	d123      	bne.n	80098ea <_malloc_r+0x92>
 80098a2:	230c      	movs	r3, #12
 80098a4:	4630      	mov	r0, r6
 80098a6:	6033      	str	r3, [r6, #0]
 80098a8:	f000 fd68 	bl	800a37c <__malloc_unlock>
 80098ac:	e7e3      	b.n	8009876 <_malloc_r+0x1e>
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	1b5b      	subs	r3, r3, r5
 80098b2:	d417      	bmi.n	80098e4 <_malloc_r+0x8c>
 80098b4:	2b0b      	cmp	r3, #11
 80098b6:	d903      	bls.n	80098c0 <_malloc_r+0x68>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	441c      	add	r4, r3
 80098bc:	6025      	str	r5, [r4, #0]
 80098be:	e004      	b.n	80098ca <_malloc_r+0x72>
 80098c0:	6863      	ldr	r3, [r4, #4]
 80098c2:	42a2      	cmp	r2, r4
 80098c4:	bf0c      	ite	eq
 80098c6:	600b      	streq	r3, [r1, #0]
 80098c8:	6053      	strne	r3, [r2, #4]
 80098ca:	4630      	mov	r0, r6
 80098cc:	f000 fd56 	bl	800a37c <__malloc_unlock>
 80098d0:	f104 000b 	add.w	r0, r4, #11
 80098d4:	1d23      	adds	r3, r4, #4
 80098d6:	f020 0007 	bic.w	r0, r0, #7
 80098da:	1ac2      	subs	r2, r0, r3
 80098dc:	d0cc      	beq.n	8009878 <_malloc_r+0x20>
 80098de:	1a1b      	subs	r3, r3, r0
 80098e0:	50a3      	str	r3, [r4, r2]
 80098e2:	e7c9      	b.n	8009878 <_malloc_r+0x20>
 80098e4:	4622      	mov	r2, r4
 80098e6:	6864      	ldr	r4, [r4, #4]
 80098e8:	e7cc      	b.n	8009884 <_malloc_r+0x2c>
 80098ea:	1cc4      	adds	r4, r0, #3
 80098ec:	f024 0403 	bic.w	r4, r4, #3
 80098f0:	42a0      	cmp	r0, r4
 80098f2:	d0e3      	beq.n	80098bc <_malloc_r+0x64>
 80098f4:	1a21      	subs	r1, r4, r0
 80098f6:	4630      	mov	r0, r6
 80098f8:	f000 fc52 	bl	800a1a0 <_sbrk_r>
 80098fc:	3001      	adds	r0, #1
 80098fe:	d1dd      	bne.n	80098bc <_malloc_r+0x64>
 8009900:	e7cf      	b.n	80098a2 <_malloc_r+0x4a>
 8009902:	bf00      	nop
 8009904:	2000052c 	.word	0x2000052c
 8009908:	20000530 	.word	0x20000530

0800990c <__ssputs_r>:
 800990c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009910:	688e      	ldr	r6, [r1, #8]
 8009912:	4682      	mov	sl, r0
 8009914:	429e      	cmp	r6, r3
 8009916:	460c      	mov	r4, r1
 8009918:	4690      	mov	r8, r2
 800991a:	461f      	mov	r7, r3
 800991c:	d838      	bhi.n	8009990 <__ssputs_r+0x84>
 800991e:	898a      	ldrh	r2, [r1, #12]
 8009920:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009924:	d032      	beq.n	800998c <__ssputs_r+0x80>
 8009926:	6825      	ldr	r5, [r4, #0]
 8009928:	6909      	ldr	r1, [r1, #16]
 800992a:	3301      	adds	r3, #1
 800992c:	eba5 0901 	sub.w	r9, r5, r1
 8009930:	6965      	ldr	r5, [r4, #20]
 8009932:	444b      	add	r3, r9
 8009934:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009938:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800993c:	106d      	asrs	r5, r5, #1
 800993e:	429d      	cmp	r5, r3
 8009940:	bf38      	it	cc
 8009942:	461d      	movcc	r5, r3
 8009944:	0553      	lsls	r3, r2, #21
 8009946:	d531      	bpl.n	80099ac <__ssputs_r+0xa0>
 8009948:	4629      	mov	r1, r5
 800994a:	f7ff ff85 	bl	8009858 <_malloc_r>
 800994e:	4606      	mov	r6, r0
 8009950:	b950      	cbnz	r0, 8009968 <__ssputs_r+0x5c>
 8009952:	230c      	movs	r3, #12
 8009954:	f04f 30ff 	mov.w	r0, #4294967295
 8009958:	f8ca 3000 	str.w	r3, [sl]
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009962:	81a3      	strh	r3, [r4, #12]
 8009964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009968:	464a      	mov	r2, r9
 800996a:	6921      	ldr	r1, [r4, #16]
 800996c:	f000 fcd8 	bl	800a320 <memcpy>
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800997a:	81a3      	strh	r3, [r4, #12]
 800997c:	6126      	str	r6, [r4, #16]
 800997e:	444e      	add	r6, r9
 8009980:	6026      	str	r6, [r4, #0]
 8009982:	463e      	mov	r6, r7
 8009984:	6165      	str	r5, [r4, #20]
 8009986:	eba5 0509 	sub.w	r5, r5, r9
 800998a:	60a5      	str	r5, [r4, #8]
 800998c:	42be      	cmp	r6, r7
 800998e:	d900      	bls.n	8009992 <__ssputs_r+0x86>
 8009990:	463e      	mov	r6, r7
 8009992:	4632      	mov	r2, r6
 8009994:	4641      	mov	r1, r8
 8009996:	6820      	ldr	r0, [r4, #0]
 8009998:	f000 fcd0 	bl	800a33c <memmove>
 800999c:	68a3      	ldr	r3, [r4, #8]
 800999e:	6822      	ldr	r2, [r4, #0]
 80099a0:	1b9b      	subs	r3, r3, r6
 80099a2:	4432      	add	r2, r6
 80099a4:	2000      	movs	r0, #0
 80099a6:	60a3      	str	r3, [r4, #8]
 80099a8:	6022      	str	r2, [r4, #0]
 80099aa:	e7db      	b.n	8009964 <__ssputs_r+0x58>
 80099ac:	462a      	mov	r2, r5
 80099ae:	f000 fceb 	bl	800a388 <_realloc_r>
 80099b2:	4606      	mov	r6, r0
 80099b4:	2800      	cmp	r0, #0
 80099b6:	d1e1      	bne.n	800997c <__ssputs_r+0x70>
 80099b8:	4650      	mov	r0, sl
 80099ba:	6921      	ldr	r1, [r4, #16]
 80099bc:	f7ff ff00 	bl	80097c0 <_free_r>
 80099c0:	e7c7      	b.n	8009952 <__ssputs_r+0x46>
	...

080099c4 <_svfiprintf_r>:
 80099c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c8:	4698      	mov	r8, r3
 80099ca:	898b      	ldrh	r3, [r1, #12]
 80099cc:	4607      	mov	r7, r0
 80099ce:	061b      	lsls	r3, r3, #24
 80099d0:	460d      	mov	r5, r1
 80099d2:	4614      	mov	r4, r2
 80099d4:	b09d      	sub	sp, #116	; 0x74
 80099d6:	d50e      	bpl.n	80099f6 <_svfiprintf_r+0x32>
 80099d8:	690b      	ldr	r3, [r1, #16]
 80099da:	b963      	cbnz	r3, 80099f6 <_svfiprintf_r+0x32>
 80099dc:	2140      	movs	r1, #64	; 0x40
 80099de:	f7ff ff3b 	bl	8009858 <_malloc_r>
 80099e2:	6028      	str	r0, [r5, #0]
 80099e4:	6128      	str	r0, [r5, #16]
 80099e6:	b920      	cbnz	r0, 80099f2 <_svfiprintf_r+0x2e>
 80099e8:	230c      	movs	r3, #12
 80099ea:	603b      	str	r3, [r7, #0]
 80099ec:	f04f 30ff 	mov.w	r0, #4294967295
 80099f0:	e0d1      	b.n	8009b96 <_svfiprintf_r+0x1d2>
 80099f2:	2340      	movs	r3, #64	; 0x40
 80099f4:	616b      	str	r3, [r5, #20]
 80099f6:	2300      	movs	r3, #0
 80099f8:	9309      	str	r3, [sp, #36]	; 0x24
 80099fa:	2320      	movs	r3, #32
 80099fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a00:	2330      	movs	r3, #48	; 0x30
 8009a02:	f04f 0901 	mov.w	r9, #1
 8009a06:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009bb0 <_svfiprintf_r+0x1ec>
 8009a0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a12:	4623      	mov	r3, r4
 8009a14:	469a      	mov	sl, r3
 8009a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a1a:	b10a      	cbz	r2, 8009a20 <_svfiprintf_r+0x5c>
 8009a1c:	2a25      	cmp	r2, #37	; 0x25
 8009a1e:	d1f9      	bne.n	8009a14 <_svfiprintf_r+0x50>
 8009a20:	ebba 0b04 	subs.w	fp, sl, r4
 8009a24:	d00b      	beq.n	8009a3e <_svfiprintf_r+0x7a>
 8009a26:	465b      	mov	r3, fp
 8009a28:	4622      	mov	r2, r4
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	f7ff ff6d 	bl	800990c <__ssputs_r>
 8009a32:	3001      	adds	r0, #1
 8009a34:	f000 80aa 	beq.w	8009b8c <_svfiprintf_r+0x1c8>
 8009a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a3a:	445a      	add	r2, fp
 8009a3c:	9209      	str	r2, [sp, #36]	; 0x24
 8009a3e:	f89a 3000 	ldrb.w	r3, [sl]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 80a2 	beq.w	8009b8c <_svfiprintf_r+0x1c8>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a52:	f10a 0a01 	add.w	sl, sl, #1
 8009a56:	9304      	str	r3, [sp, #16]
 8009a58:	9307      	str	r3, [sp, #28]
 8009a5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a5e:	931a      	str	r3, [sp, #104]	; 0x68
 8009a60:	4654      	mov	r4, sl
 8009a62:	2205      	movs	r2, #5
 8009a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a68:	4851      	ldr	r0, [pc, #324]	; (8009bb0 <_svfiprintf_r+0x1ec>)
 8009a6a:	f000 fc4b 	bl	800a304 <memchr>
 8009a6e:	9a04      	ldr	r2, [sp, #16]
 8009a70:	b9d8      	cbnz	r0, 8009aaa <_svfiprintf_r+0xe6>
 8009a72:	06d0      	lsls	r0, r2, #27
 8009a74:	bf44      	itt	mi
 8009a76:	2320      	movmi	r3, #32
 8009a78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a7c:	0711      	lsls	r1, r2, #28
 8009a7e:	bf44      	itt	mi
 8009a80:	232b      	movmi	r3, #43	; 0x2b
 8009a82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a86:	f89a 3000 	ldrb.w	r3, [sl]
 8009a8a:	2b2a      	cmp	r3, #42	; 0x2a
 8009a8c:	d015      	beq.n	8009aba <_svfiprintf_r+0xf6>
 8009a8e:	4654      	mov	r4, sl
 8009a90:	2000      	movs	r0, #0
 8009a92:	f04f 0c0a 	mov.w	ip, #10
 8009a96:	9a07      	ldr	r2, [sp, #28]
 8009a98:	4621      	mov	r1, r4
 8009a9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a9e:	3b30      	subs	r3, #48	; 0x30
 8009aa0:	2b09      	cmp	r3, #9
 8009aa2:	d94e      	bls.n	8009b42 <_svfiprintf_r+0x17e>
 8009aa4:	b1b0      	cbz	r0, 8009ad4 <_svfiprintf_r+0x110>
 8009aa6:	9207      	str	r2, [sp, #28]
 8009aa8:	e014      	b.n	8009ad4 <_svfiprintf_r+0x110>
 8009aaa:	eba0 0308 	sub.w	r3, r0, r8
 8009aae:	fa09 f303 	lsl.w	r3, r9, r3
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	46a2      	mov	sl, r4
 8009ab6:	9304      	str	r3, [sp, #16]
 8009ab8:	e7d2      	b.n	8009a60 <_svfiprintf_r+0x9c>
 8009aba:	9b03      	ldr	r3, [sp, #12]
 8009abc:	1d19      	adds	r1, r3, #4
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	9103      	str	r1, [sp, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	bfbb      	ittet	lt
 8009ac6:	425b      	neglt	r3, r3
 8009ac8:	f042 0202 	orrlt.w	r2, r2, #2
 8009acc:	9307      	strge	r3, [sp, #28]
 8009ace:	9307      	strlt	r3, [sp, #28]
 8009ad0:	bfb8      	it	lt
 8009ad2:	9204      	strlt	r2, [sp, #16]
 8009ad4:	7823      	ldrb	r3, [r4, #0]
 8009ad6:	2b2e      	cmp	r3, #46	; 0x2e
 8009ad8:	d10c      	bne.n	8009af4 <_svfiprintf_r+0x130>
 8009ada:	7863      	ldrb	r3, [r4, #1]
 8009adc:	2b2a      	cmp	r3, #42	; 0x2a
 8009ade:	d135      	bne.n	8009b4c <_svfiprintf_r+0x188>
 8009ae0:	9b03      	ldr	r3, [sp, #12]
 8009ae2:	3402      	adds	r4, #2
 8009ae4:	1d1a      	adds	r2, r3, #4
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	9203      	str	r2, [sp, #12]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bfb8      	it	lt
 8009aee:	f04f 33ff 	movlt.w	r3, #4294967295
 8009af2:	9305      	str	r3, [sp, #20]
 8009af4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009bc0 <_svfiprintf_r+0x1fc>
 8009af8:	2203      	movs	r2, #3
 8009afa:	4650      	mov	r0, sl
 8009afc:	7821      	ldrb	r1, [r4, #0]
 8009afe:	f000 fc01 	bl	800a304 <memchr>
 8009b02:	b140      	cbz	r0, 8009b16 <_svfiprintf_r+0x152>
 8009b04:	2340      	movs	r3, #64	; 0x40
 8009b06:	eba0 000a 	sub.w	r0, r0, sl
 8009b0a:	fa03 f000 	lsl.w	r0, r3, r0
 8009b0e:	9b04      	ldr	r3, [sp, #16]
 8009b10:	3401      	adds	r4, #1
 8009b12:	4303      	orrs	r3, r0
 8009b14:	9304      	str	r3, [sp, #16]
 8009b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b1a:	2206      	movs	r2, #6
 8009b1c:	4825      	ldr	r0, [pc, #148]	; (8009bb4 <_svfiprintf_r+0x1f0>)
 8009b1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b22:	f000 fbef 	bl	800a304 <memchr>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	d038      	beq.n	8009b9c <_svfiprintf_r+0x1d8>
 8009b2a:	4b23      	ldr	r3, [pc, #140]	; (8009bb8 <_svfiprintf_r+0x1f4>)
 8009b2c:	bb1b      	cbnz	r3, 8009b76 <_svfiprintf_r+0x1b2>
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	3307      	adds	r3, #7
 8009b32:	f023 0307 	bic.w	r3, r3, #7
 8009b36:	3308      	adds	r3, #8
 8009b38:	9303      	str	r3, [sp, #12]
 8009b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b3c:	4433      	add	r3, r6
 8009b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8009b40:	e767      	b.n	8009a12 <_svfiprintf_r+0x4e>
 8009b42:	460c      	mov	r4, r1
 8009b44:	2001      	movs	r0, #1
 8009b46:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b4a:	e7a5      	b.n	8009a98 <_svfiprintf_r+0xd4>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	f04f 0c0a 	mov.w	ip, #10
 8009b52:	4619      	mov	r1, r3
 8009b54:	3401      	adds	r4, #1
 8009b56:	9305      	str	r3, [sp, #20]
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b5e:	3a30      	subs	r2, #48	; 0x30
 8009b60:	2a09      	cmp	r2, #9
 8009b62:	d903      	bls.n	8009b6c <_svfiprintf_r+0x1a8>
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d0c5      	beq.n	8009af4 <_svfiprintf_r+0x130>
 8009b68:	9105      	str	r1, [sp, #20]
 8009b6a:	e7c3      	b.n	8009af4 <_svfiprintf_r+0x130>
 8009b6c:	4604      	mov	r4, r0
 8009b6e:	2301      	movs	r3, #1
 8009b70:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b74:	e7f0      	b.n	8009b58 <_svfiprintf_r+0x194>
 8009b76:	ab03      	add	r3, sp, #12
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	462a      	mov	r2, r5
 8009b7c:	4638      	mov	r0, r7
 8009b7e:	4b0f      	ldr	r3, [pc, #60]	; (8009bbc <_svfiprintf_r+0x1f8>)
 8009b80:	a904      	add	r1, sp, #16
 8009b82:	f3af 8000 	nop.w
 8009b86:	1c42      	adds	r2, r0, #1
 8009b88:	4606      	mov	r6, r0
 8009b8a:	d1d6      	bne.n	8009b3a <_svfiprintf_r+0x176>
 8009b8c:	89ab      	ldrh	r3, [r5, #12]
 8009b8e:	065b      	lsls	r3, r3, #25
 8009b90:	f53f af2c 	bmi.w	80099ec <_svfiprintf_r+0x28>
 8009b94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b96:	b01d      	add	sp, #116	; 0x74
 8009b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9c:	ab03      	add	r3, sp, #12
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	462a      	mov	r2, r5
 8009ba2:	4638      	mov	r0, r7
 8009ba4:	4b05      	ldr	r3, [pc, #20]	; (8009bbc <_svfiprintf_r+0x1f8>)
 8009ba6:	a904      	add	r1, sp, #16
 8009ba8:	f000 f9d4 	bl	8009f54 <_printf_i>
 8009bac:	e7eb      	b.n	8009b86 <_svfiprintf_r+0x1c2>
 8009bae:	bf00      	nop
 8009bb0:	0800a918 	.word	0x0800a918
 8009bb4:	0800a922 	.word	0x0800a922
 8009bb8:	00000000 	.word	0x00000000
 8009bbc:	0800990d 	.word	0x0800990d
 8009bc0:	0800a91e 	.word	0x0800a91e

08009bc4 <__sfputc_r>:
 8009bc4:	6893      	ldr	r3, [r2, #8]
 8009bc6:	b410      	push	{r4}
 8009bc8:	3b01      	subs	r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	6093      	str	r3, [r2, #8]
 8009bce:	da07      	bge.n	8009be0 <__sfputc_r+0x1c>
 8009bd0:	6994      	ldr	r4, [r2, #24]
 8009bd2:	42a3      	cmp	r3, r4
 8009bd4:	db01      	blt.n	8009bda <__sfputc_r+0x16>
 8009bd6:	290a      	cmp	r1, #10
 8009bd8:	d102      	bne.n	8009be0 <__sfputc_r+0x1c>
 8009bda:	bc10      	pop	{r4}
 8009bdc:	f7ff bada 	b.w	8009194 <__swbuf_r>
 8009be0:	6813      	ldr	r3, [r2, #0]
 8009be2:	1c58      	adds	r0, r3, #1
 8009be4:	6010      	str	r0, [r2, #0]
 8009be6:	7019      	strb	r1, [r3, #0]
 8009be8:	4608      	mov	r0, r1
 8009bea:	bc10      	pop	{r4}
 8009bec:	4770      	bx	lr

08009bee <__sfputs_r>:
 8009bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf0:	4606      	mov	r6, r0
 8009bf2:	460f      	mov	r7, r1
 8009bf4:	4614      	mov	r4, r2
 8009bf6:	18d5      	adds	r5, r2, r3
 8009bf8:	42ac      	cmp	r4, r5
 8009bfa:	d101      	bne.n	8009c00 <__sfputs_r+0x12>
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	e007      	b.n	8009c10 <__sfputs_r+0x22>
 8009c00:	463a      	mov	r2, r7
 8009c02:	4630      	mov	r0, r6
 8009c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c08:	f7ff ffdc 	bl	8009bc4 <__sfputc_r>
 8009c0c:	1c43      	adds	r3, r0, #1
 8009c0e:	d1f3      	bne.n	8009bf8 <__sfputs_r+0xa>
 8009c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c14 <_vfiprintf_r>:
 8009c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c18:	460d      	mov	r5, r1
 8009c1a:	4614      	mov	r4, r2
 8009c1c:	4698      	mov	r8, r3
 8009c1e:	4606      	mov	r6, r0
 8009c20:	b09d      	sub	sp, #116	; 0x74
 8009c22:	b118      	cbz	r0, 8009c2c <_vfiprintf_r+0x18>
 8009c24:	6983      	ldr	r3, [r0, #24]
 8009c26:	b90b      	cbnz	r3, 8009c2c <_vfiprintf_r+0x18>
 8009c28:	f7ff fcac 	bl	8009584 <__sinit>
 8009c2c:	4b89      	ldr	r3, [pc, #548]	; (8009e54 <_vfiprintf_r+0x240>)
 8009c2e:	429d      	cmp	r5, r3
 8009c30:	d11b      	bne.n	8009c6a <_vfiprintf_r+0x56>
 8009c32:	6875      	ldr	r5, [r6, #4]
 8009c34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c36:	07d9      	lsls	r1, r3, #31
 8009c38:	d405      	bmi.n	8009c46 <_vfiprintf_r+0x32>
 8009c3a:	89ab      	ldrh	r3, [r5, #12]
 8009c3c:	059a      	lsls	r2, r3, #22
 8009c3e:	d402      	bmi.n	8009c46 <_vfiprintf_r+0x32>
 8009c40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c42:	f7ff fd4f 	bl	80096e4 <__retarget_lock_acquire_recursive>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	071b      	lsls	r3, r3, #28
 8009c4a:	d501      	bpl.n	8009c50 <_vfiprintf_r+0x3c>
 8009c4c:	692b      	ldr	r3, [r5, #16]
 8009c4e:	b9eb      	cbnz	r3, 8009c8c <_vfiprintf_r+0x78>
 8009c50:	4629      	mov	r1, r5
 8009c52:	4630      	mov	r0, r6
 8009c54:	f7ff faf0 	bl	8009238 <__swsetup_r>
 8009c58:	b1c0      	cbz	r0, 8009c8c <_vfiprintf_r+0x78>
 8009c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c5c:	07dc      	lsls	r4, r3, #31
 8009c5e:	d50e      	bpl.n	8009c7e <_vfiprintf_r+0x6a>
 8009c60:	f04f 30ff 	mov.w	r0, #4294967295
 8009c64:	b01d      	add	sp, #116	; 0x74
 8009c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c6a:	4b7b      	ldr	r3, [pc, #492]	; (8009e58 <_vfiprintf_r+0x244>)
 8009c6c:	429d      	cmp	r5, r3
 8009c6e:	d101      	bne.n	8009c74 <_vfiprintf_r+0x60>
 8009c70:	68b5      	ldr	r5, [r6, #8]
 8009c72:	e7df      	b.n	8009c34 <_vfiprintf_r+0x20>
 8009c74:	4b79      	ldr	r3, [pc, #484]	; (8009e5c <_vfiprintf_r+0x248>)
 8009c76:	429d      	cmp	r5, r3
 8009c78:	bf08      	it	eq
 8009c7a:	68f5      	ldreq	r5, [r6, #12]
 8009c7c:	e7da      	b.n	8009c34 <_vfiprintf_r+0x20>
 8009c7e:	89ab      	ldrh	r3, [r5, #12]
 8009c80:	0598      	lsls	r0, r3, #22
 8009c82:	d4ed      	bmi.n	8009c60 <_vfiprintf_r+0x4c>
 8009c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c86:	f7ff fd2e 	bl	80096e6 <__retarget_lock_release_recursive>
 8009c8a:	e7e9      	b.n	8009c60 <_vfiprintf_r+0x4c>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c90:	2320      	movs	r3, #32
 8009c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c96:	2330      	movs	r3, #48	; 0x30
 8009c98:	f04f 0901 	mov.w	r9, #1
 8009c9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ca0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009e60 <_vfiprintf_r+0x24c>
 8009ca4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ca8:	4623      	mov	r3, r4
 8009caa:	469a      	mov	sl, r3
 8009cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cb0:	b10a      	cbz	r2, 8009cb6 <_vfiprintf_r+0xa2>
 8009cb2:	2a25      	cmp	r2, #37	; 0x25
 8009cb4:	d1f9      	bne.n	8009caa <_vfiprintf_r+0x96>
 8009cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8009cba:	d00b      	beq.n	8009cd4 <_vfiprintf_r+0xc0>
 8009cbc:	465b      	mov	r3, fp
 8009cbe:	4622      	mov	r2, r4
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f7ff ff93 	bl	8009bee <__sfputs_r>
 8009cc8:	3001      	adds	r0, #1
 8009cca:	f000 80aa 	beq.w	8009e22 <_vfiprintf_r+0x20e>
 8009cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cd0:	445a      	add	r2, fp
 8009cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8009cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f000 80a2 	beq.w	8009e22 <_vfiprintf_r+0x20e>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ce8:	f10a 0a01 	add.w	sl, sl, #1
 8009cec:	9304      	str	r3, [sp, #16]
 8009cee:	9307      	str	r3, [sp, #28]
 8009cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8009cf6:	4654      	mov	r4, sl
 8009cf8:	2205      	movs	r2, #5
 8009cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfe:	4858      	ldr	r0, [pc, #352]	; (8009e60 <_vfiprintf_r+0x24c>)
 8009d00:	f000 fb00 	bl	800a304 <memchr>
 8009d04:	9a04      	ldr	r2, [sp, #16]
 8009d06:	b9d8      	cbnz	r0, 8009d40 <_vfiprintf_r+0x12c>
 8009d08:	06d1      	lsls	r1, r2, #27
 8009d0a:	bf44      	itt	mi
 8009d0c:	2320      	movmi	r3, #32
 8009d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d12:	0713      	lsls	r3, r2, #28
 8009d14:	bf44      	itt	mi
 8009d16:	232b      	movmi	r3, #43	; 0x2b
 8009d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d20:	2b2a      	cmp	r3, #42	; 0x2a
 8009d22:	d015      	beq.n	8009d50 <_vfiprintf_r+0x13c>
 8009d24:	4654      	mov	r4, sl
 8009d26:	2000      	movs	r0, #0
 8009d28:	f04f 0c0a 	mov.w	ip, #10
 8009d2c:	9a07      	ldr	r2, [sp, #28]
 8009d2e:	4621      	mov	r1, r4
 8009d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d34:	3b30      	subs	r3, #48	; 0x30
 8009d36:	2b09      	cmp	r3, #9
 8009d38:	d94e      	bls.n	8009dd8 <_vfiprintf_r+0x1c4>
 8009d3a:	b1b0      	cbz	r0, 8009d6a <_vfiprintf_r+0x156>
 8009d3c:	9207      	str	r2, [sp, #28]
 8009d3e:	e014      	b.n	8009d6a <_vfiprintf_r+0x156>
 8009d40:	eba0 0308 	sub.w	r3, r0, r8
 8009d44:	fa09 f303 	lsl.w	r3, r9, r3
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	46a2      	mov	sl, r4
 8009d4c:	9304      	str	r3, [sp, #16]
 8009d4e:	e7d2      	b.n	8009cf6 <_vfiprintf_r+0xe2>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	1d19      	adds	r1, r3, #4
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	9103      	str	r1, [sp, #12]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	bfbb      	ittet	lt
 8009d5c:	425b      	neglt	r3, r3
 8009d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d62:	9307      	strge	r3, [sp, #28]
 8009d64:	9307      	strlt	r3, [sp, #28]
 8009d66:	bfb8      	it	lt
 8009d68:	9204      	strlt	r2, [sp, #16]
 8009d6a:	7823      	ldrb	r3, [r4, #0]
 8009d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8009d6e:	d10c      	bne.n	8009d8a <_vfiprintf_r+0x176>
 8009d70:	7863      	ldrb	r3, [r4, #1]
 8009d72:	2b2a      	cmp	r3, #42	; 0x2a
 8009d74:	d135      	bne.n	8009de2 <_vfiprintf_r+0x1ce>
 8009d76:	9b03      	ldr	r3, [sp, #12]
 8009d78:	3402      	adds	r4, #2
 8009d7a:	1d1a      	adds	r2, r3, #4
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	9203      	str	r2, [sp, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	bfb8      	it	lt
 8009d84:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d88:	9305      	str	r3, [sp, #20]
 8009d8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009e70 <_vfiprintf_r+0x25c>
 8009d8e:	2203      	movs	r2, #3
 8009d90:	4650      	mov	r0, sl
 8009d92:	7821      	ldrb	r1, [r4, #0]
 8009d94:	f000 fab6 	bl	800a304 <memchr>
 8009d98:	b140      	cbz	r0, 8009dac <_vfiprintf_r+0x198>
 8009d9a:	2340      	movs	r3, #64	; 0x40
 8009d9c:	eba0 000a 	sub.w	r0, r0, sl
 8009da0:	fa03 f000 	lsl.w	r0, r3, r0
 8009da4:	9b04      	ldr	r3, [sp, #16]
 8009da6:	3401      	adds	r4, #1
 8009da8:	4303      	orrs	r3, r0
 8009daa:	9304      	str	r3, [sp, #16]
 8009dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db0:	2206      	movs	r2, #6
 8009db2:	482c      	ldr	r0, [pc, #176]	; (8009e64 <_vfiprintf_r+0x250>)
 8009db4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009db8:	f000 faa4 	bl	800a304 <memchr>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d03f      	beq.n	8009e40 <_vfiprintf_r+0x22c>
 8009dc0:	4b29      	ldr	r3, [pc, #164]	; (8009e68 <_vfiprintf_r+0x254>)
 8009dc2:	bb1b      	cbnz	r3, 8009e0c <_vfiprintf_r+0x1f8>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	3307      	adds	r3, #7
 8009dc8:	f023 0307 	bic.w	r3, r3, #7
 8009dcc:	3308      	adds	r3, #8
 8009dce:	9303      	str	r3, [sp, #12]
 8009dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dd2:	443b      	add	r3, r7
 8009dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8009dd6:	e767      	b.n	8009ca8 <_vfiprintf_r+0x94>
 8009dd8:	460c      	mov	r4, r1
 8009dda:	2001      	movs	r0, #1
 8009ddc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009de0:	e7a5      	b.n	8009d2e <_vfiprintf_r+0x11a>
 8009de2:	2300      	movs	r3, #0
 8009de4:	f04f 0c0a 	mov.w	ip, #10
 8009de8:	4619      	mov	r1, r3
 8009dea:	3401      	adds	r4, #1
 8009dec:	9305      	str	r3, [sp, #20]
 8009dee:	4620      	mov	r0, r4
 8009df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009df4:	3a30      	subs	r2, #48	; 0x30
 8009df6:	2a09      	cmp	r2, #9
 8009df8:	d903      	bls.n	8009e02 <_vfiprintf_r+0x1ee>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d0c5      	beq.n	8009d8a <_vfiprintf_r+0x176>
 8009dfe:	9105      	str	r1, [sp, #20]
 8009e00:	e7c3      	b.n	8009d8a <_vfiprintf_r+0x176>
 8009e02:	4604      	mov	r4, r0
 8009e04:	2301      	movs	r3, #1
 8009e06:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e0a:	e7f0      	b.n	8009dee <_vfiprintf_r+0x1da>
 8009e0c:	ab03      	add	r3, sp, #12
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	462a      	mov	r2, r5
 8009e12:	4630      	mov	r0, r6
 8009e14:	4b15      	ldr	r3, [pc, #84]	; (8009e6c <_vfiprintf_r+0x258>)
 8009e16:	a904      	add	r1, sp, #16
 8009e18:	f3af 8000 	nop.w
 8009e1c:	4607      	mov	r7, r0
 8009e1e:	1c78      	adds	r0, r7, #1
 8009e20:	d1d6      	bne.n	8009dd0 <_vfiprintf_r+0x1bc>
 8009e22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e24:	07d9      	lsls	r1, r3, #31
 8009e26:	d405      	bmi.n	8009e34 <_vfiprintf_r+0x220>
 8009e28:	89ab      	ldrh	r3, [r5, #12]
 8009e2a:	059a      	lsls	r2, r3, #22
 8009e2c:	d402      	bmi.n	8009e34 <_vfiprintf_r+0x220>
 8009e2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e30:	f7ff fc59 	bl	80096e6 <__retarget_lock_release_recursive>
 8009e34:	89ab      	ldrh	r3, [r5, #12]
 8009e36:	065b      	lsls	r3, r3, #25
 8009e38:	f53f af12 	bmi.w	8009c60 <_vfiprintf_r+0x4c>
 8009e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e3e:	e711      	b.n	8009c64 <_vfiprintf_r+0x50>
 8009e40:	ab03      	add	r3, sp, #12
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	462a      	mov	r2, r5
 8009e46:	4630      	mov	r0, r6
 8009e48:	4b08      	ldr	r3, [pc, #32]	; (8009e6c <_vfiprintf_r+0x258>)
 8009e4a:	a904      	add	r1, sp, #16
 8009e4c:	f000 f882 	bl	8009f54 <_printf_i>
 8009e50:	e7e4      	b.n	8009e1c <_vfiprintf_r+0x208>
 8009e52:	bf00      	nop
 8009e54:	0800a8d8 	.word	0x0800a8d8
 8009e58:	0800a8f8 	.word	0x0800a8f8
 8009e5c:	0800a8b8 	.word	0x0800a8b8
 8009e60:	0800a918 	.word	0x0800a918
 8009e64:	0800a922 	.word	0x0800a922
 8009e68:	00000000 	.word	0x00000000
 8009e6c:	08009bef 	.word	0x08009bef
 8009e70:	0800a91e 	.word	0x0800a91e

08009e74 <_printf_common>:
 8009e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e78:	4616      	mov	r6, r2
 8009e7a:	4699      	mov	r9, r3
 8009e7c:	688a      	ldr	r2, [r1, #8]
 8009e7e:	690b      	ldr	r3, [r1, #16]
 8009e80:	4607      	mov	r7, r0
 8009e82:	4293      	cmp	r3, r2
 8009e84:	bfb8      	it	lt
 8009e86:	4613      	movlt	r3, r2
 8009e88:	6033      	str	r3, [r6, #0]
 8009e8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e8e:	460c      	mov	r4, r1
 8009e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e94:	b10a      	cbz	r2, 8009e9a <_printf_common+0x26>
 8009e96:	3301      	adds	r3, #1
 8009e98:	6033      	str	r3, [r6, #0]
 8009e9a:	6823      	ldr	r3, [r4, #0]
 8009e9c:	0699      	lsls	r1, r3, #26
 8009e9e:	bf42      	ittt	mi
 8009ea0:	6833      	ldrmi	r3, [r6, #0]
 8009ea2:	3302      	addmi	r3, #2
 8009ea4:	6033      	strmi	r3, [r6, #0]
 8009ea6:	6825      	ldr	r5, [r4, #0]
 8009ea8:	f015 0506 	ands.w	r5, r5, #6
 8009eac:	d106      	bne.n	8009ebc <_printf_common+0x48>
 8009eae:	f104 0a19 	add.w	sl, r4, #25
 8009eb2:	68e3      	ldr	r3, [r4, #12]
 8009eb4:	6832      	ldr	r2, [r6, #0]
 8009eb6:	1a9b      	subs	r3, r3, r2
 8009eb8:	42ab      	cmp	r3, r5
 8009eba:	dc28      	bgt.n	8009f0e <_printf_common+0x9a>
 8009ebc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ec0:	1e13      	subs	r3, r2, #0
 8009ec2:	6822      	ldr	r2, [r4, #0]
 8009ec4:	bf18      	it	ne
 8009ec6:	2301      	movne	r3, #1
 8009ec8:	0692      	lsls	r2, r2, #26
 8009eca:	d42d      	bmi.n	8009f28 <_printf_common+0xb4>
 8009ecc:	4649      	mov	r1, r9
 8009ece:	4638      	mov	r0, r7
 8009ed0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ed4:	47c0      	blx	r8
 8009ed6:	3001      	adds	r0, #1
 8009ed8:	d020      	beq.n	8009f1c <_printf_common+0xa8>
 8009eda:	6823      	ldr	r3, [r4, #0]
 8009edc:	68e5      	ldr	r5, [r4, #12]
 8009ede:	f003 0306 	and.w	r3, r3, #6
 8009ee2:	2b04      	cmp	r3, #4
 8009ee4:	bf18      	it	ne
 8009ee6:	2500      	movne	r5, #0
 8009ee8:	6832      	ldr	r2, [r6, #0]
 8009eea:	f04f 0600 	mov.w	r6, #0
 8009eee:	68a3      	ldr	r3, [r4, #8]
 8009ef0:	bf08      	it	eq
 8009ef2:	1aad      	subeq	r5, r5, r2
 8009ef4:	6922      	ldr	r2, [r4, #16]
 8009ef6:	bf08      	it	eq
 8009ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009efc:	4293      	cmp	r3, r2
 8009efe:	bfc4      	itt	gt
 8009f00:	1a9b      	subgt	r3, r3, r2
 8009f02:	18ed      	addgt	r5, r5, r3
 8009f04:	341a      	adds	r4, #26
 8009f06:	42b5      	cmp	r5, r6
 8009f08:	d11a      	bne.n	8009f40 <_printf_common+0xcc>
 8009f0a:	2000      	movs	r0, #0
 8009f0c:	e008      	b.n	8009f20 <_printf_common+0xac>
 8009f0e:	2301      	movs	r3, #1
 8009f10:	4652      	mov	r2, sl
 8009f12:	4649      	mov	r1, r9
 8009f14:	4638      	mov	r0, r7
 8009f16:	47c0      	blx	r8
 8009f18:	3001      	adds	r0, #1
 8009f1a:	d103      	bne.n	8009f24 <_printf_common+0xb0>
 8009f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f24:	3501      	adds	r5, #1
 8009f26:	e7c4      	b.n	8009eb2 <_printf_common+0x3e>
 8009f28:	2030      	movs	r0, #48	; 0x30
 8009f2a:	18e1      	adds	r1, r4, r3
 8009f2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f30:	1c5a      	adds	r2, r3, #1
 8009f32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f36:	4422      	add	r2, r4
 8009f38:	3302      	adds	r3, #2
 8009f3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f3e:	e7c5      	b.n	8009ecc <_printf_common+0x58>
 8009f40:	2301      	movs	r3, #1
 8009f42:	4622      	mov	r2, r4
 8009f44:	4649      	mov	r1, r9
 8009f46:	4638      	mov	r0, r7
 8009f48:	47c0      	blx	r8
 8009f4a:	3001      	adds	r0, #1
 8009f4c:	d0e6      	beq.n	8009f1c <_printf_common+0xa8>
 8009f4e:	3601      	adds	r6, #1
 8009f50:	e7d9      	b.n	8009f06 <_printf_common+0x92>
	...

08009f54 <_printf_i>:
 8009f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f58:	460c      	mov	r4, r1
 8009f5a:	7e27      	ldrb	r7, [r4, #24]
 8009f5c:	4691      	mov	r9, r2
 8009f5e:	2f78      	cmp	r7, #120	; 0x78
 8009f60:	4680      	mov	r8, r0
 8009f62:	469a      	mov	sl, r3
 8009f64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f6a:	d807      	bhi.n	8009f7c <_printf_i+0x28>
 8009f6c:	2f62      	cmp	r7, #98	; 0x62
 8009f6e:	d80a      	bhi.n	8009f86 <_printf_i+0x32>
 8009f70:	2f00      	cmp	r7, #0
 8009f72:	f000 80d9 	beq.w	800a128 <_printf_i+0x1d4>
 8009f76:	2f58      	cmp	r7, #88	; 0x58
 8009f78:	f000 80a4 	beq.w	800a0c4 <_printf_i+0x170>
 8009f7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f84:	e03a      	b.n	8009ffc <_printf_i+0xa8>
 8009f86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f8a:	2b15      	cmp	r3, #21
 8009f8c:	d8f6      	bhi.n	8009f7c <_printf_i+0x28>
 8009f8e:	a001      	add	r0, pc, #4	; (adr r0, 8009f94 <_printf_i+0x40>)
 8009f90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009f94:	08009fed 	.word	0x08009fed
 8009f98:	0800a001 	.word	0x0800a001
 8009f9c:	08009f7d 	.word	0x08009f7d
 8009fa0:	08009f7d 	.word	0x08009f7d
 8009fa4:	08009f7d 	.word	0x08009f7d
 8009fa8:	08009f7d 	.word	0x08009f7d
 8009fac:	0800a001 	.word	0x0800a001
 8009fb0:	08009f7d 	.word	0x08009f7d
 8009fb4:	08009f7d 	.word	0x08009f7d
 8009fb8:	08009f7d 	.word	0x08009f7d
 8009fbc:	08009f7d 	.word	0x08009f7d
 8009fc0:	0800a10f 	.word	0x0800a10f
 8009fc4:	0800a031 	.word	0x0800a031
 8009fc8:	0800a0f1 	.word	0x0800a0f1
 8009fcc:	08009f7d 	.word	0x08009f7d
 8009fd0:	08009f7d 	.word	0x08009f7d
 8009fd4:	0800a131 	.word	0x0800a131
 8009fd8:	08009f7d 	.word	0x08009f7d
 8009fdc:	0800a031 	.word	0x0800a031
 8009fe0:	08009f7d 	.word	0x08009f7d
 8009fe4:	08009f7d 	.word	0x08009f7d
 8009fe8:	0800a0f9 	.word	0x0800a0f9
 8009fec:	680b      	ldr	r3, [r1, #0]
 8009fee:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009ff2:	1d1a      	adds	r2, r3, #4
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	600a      	str	r2, [r1, #0]
 8009ff8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e0a4      	b.n	800a14a <_printf_i+0x1f6>
 800a000:	6825      	ldr	r5, [r4, #0]
 800a002:	6808      	ldr	r0, [r1, #0]
 800a004:	062e      	lsls	r6, r5, #24
 800a006:	f100 0304 	add.w	r3, r0, #4
 800a00a:	d50a      	bpl.n	800a022 <_printf_i+0xce>
 800a00c:	6805      	ldr	r5, [r0, #0]
 800a00e:	600b      	str	r3, [r1, #0]
 800a010:	2d00      	cmp	r5, #0
 800a012:	da03      	bge.n	800a01c <_printf_i+0xc8>
 800a014:	232d      	movs	r3, #45	; 0x2d
 800a016:	426d      	negs	r5, r5
 800a018:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a01c:	230a      	movs	r3, #10
 800a01e:	485e      	ldr	r0, [pc, #376]	; (800a198 <_printf_i+0x244>)
 800a020:	e019      	b.n	800a056 <_printf_i+0x102>
 800a022:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a026:	6805      	ldr	r5, [r0, #0]
 800a028:	600b      	str	r3, [r1, #0]
 800a02a:	bf18      	it	ne
 800a02c:	b22d      	sxthne	r5, r5
 800a02e:	e7ef      	b.n	800a010 <_printf_i+0xbc>
 800a030:	680b      	ldr	r3, [r1, #0]
 800a032:	6825      	ldr	r5, [r4, #0]
 800a034:	1d18      	adds	r0, r3, #4
 800a036:	6008      	str	r0, [r1, #0]
 800a038:	0628      	lsls	r0, r5, #24
 800a03a:	d501      	bpl.n	800a040 <_printf_i+0xec>
 800a03c:	681d      	ldr	r5, [r3, #0]
 800a03e:	e002      	b.n	800a046 <_printf_i+0xf2>
 800a040:	0669      	lsls	r1, r5, #25
 800a042:	d5fb      	bpl.n	800a03c <_printf_i+0xe8>
 800a044:	881d      	ldrh	r5, [r3, #0]
 800a046:	2f6f      	cmp	r7, #111	; 0x6f
 800a048:	bf0c      	ite	eq
 800a04a:	2308      	moveq	r3, #8
 800a04c:	230a      	movne	r3, #10
 800a04e:	4852      	ldr	r0, [pc, #328]	; (800a198 <_printf_i+0x244>)
 800a050:	2100      	movs	r1, #0
 800a052:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a056:	6866      	ldr	r6, [r4, #4]
 800a058:	2e00      	cmp	r6, #0
 800a05a:	bfa8      	it	ge
 800a05c:	6821      	ldrge	r1, [r4, #0]
 800a05e:	60a6      	str	r6, [r4, #8]
 800a060:	bfa4      	itt	ge
 800a062:	f021 0104 	bicge.w	r1, r1, #4
 800a066:	6021      	strge	r1, [r4, #0]
 800a068:	b90d      	cbnz	r5, 800a06e <_printf_i+0x11a>
 800a06a:	2e00      	cmp	r6, #0
 800a06c:	d04d      	beq.n	800a10a <_printf_i+0x1b6>
 800a06e:	4616      	mov	r6, r2
 800a070:	fbb5 f1f3 	udiv	r1, r5, r3
 800a074:	fb03 5711 	mls	r7, r3, r1, r5
 800a078:	5dc7      	ldrb	r7, [r0, r7]
 800a07a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a07e:	462f      	mov	r7, r5
 800a080:	42bb      	cmp	r3, r7
 800a082:	460d      	mov	r5, r1
 800a084:	d9f4      	bls.n	800a070 <_printf_i+0x11c>
 800a086:	2b08      	cmp	r3, #8
 800a088:	d10b      	bne.n	800a0a2 <_printf_i+0x14e>
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	07df      	lsls	r7, r3, #31
 800a08e:	d508      	bpl.n	800a0a2 <_printf_i+0x14e>
 800a090:	6923      	ldr	r3, [r4, #16]
 800a092:	6861      	ldr	r1, [r4, #4]
 800a094:	4299      	cmp	r1, r3
 800a096:	bfde      	ittt	le
 800a098:	2330      	movle	r3, #48	; 0x30
 800a09a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a09e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0a2:	1b92      	subs	r2, r2, r6
 800a0a4:	6122      	str	r2, [r4, #16]
 800a0a6:	464b      	mov	r3, r9
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	4640      	mov	r0, r8
 800a0ac:	f8cd a000 	str.w	sl, [sp]
 800a0b0:	aa03      	add	r2, sp, #12
 800a0b2:	f7ff fedf 	bl	8009e74 <_printf_common>
 800a0b6:	3001      	adds	r0, #1
 800a0b8:	d14c      	bne.n	800a154 <_printf_i+0x200>
 800a0ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a0be:	b004      	add	sp, #16
 800a0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0c4:	4834      	ldr	r0, [pc, #208]	; (800a198 <_printf_i+0x244>)
 800a0c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a0ca:	680e      	ldr	r6, [r1, #0]
 800a0cc:	6823      	ldr	r3, [r4, #0]
 800a0ce:	f856 5b04 	ldr.w	r5, [r6], #4
 800a0d2:	061f      	lsls	r7, r3, #24
 800a0d4:	600e      	str	r6, [r1, #0]
 800a0d6:	d514      	bpl.n	800a102 <_printf_i+0x1ae>
 800a0d8:	07d9      	lsls	r1, r3, #31
 800a0da:	bf44      	itt	mi
 800a0dc:	f043 0320 	orrmi.w	r3, r3, #32
 800a0e0:	6023      	strmi	r3, [r4, #0]
 800a0e2:	b91d      	cbnz	r5, 800a0ec <_printf_i+0x198>
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	f023 0320 	bic.w	r3, r3, #32
 800a0ea:	6023      	str	r3, [r4, #0]
 800a0ec:	2310      	movs	r3, #16
 800a0ee:	e7af      	b.n	800a050 <_printf_i+0xfc>
 800a0f0:	6823      	ldr	r3, [r4, #0]
 800a0f2:	f043 0320 	orr.w	r3, r3, #32
 800a0f6:	6023      	str	r3, [r4, #0]
 800a0f8:	2378      	movs	r3, #120	; 0x78
 800a0fa:	4828      	ldr	r0, [pc, #160]	; (800a19c <_printf_i+0x248>)
 800a0fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a100:	e7e3      	b.n	800a0ca <_printf_i+0x176>
 800a102:	065e      	lsls	r6, r3, #25
 800a104:	bf48      	it	mi
 800a106:	b2ad      	uxthmi	r5, r5
 800a108:	e7e6      	b.n	800a0d8 <_printf_i+0x184>
 800a10a:	4616      	mov	r6, r2
 800a10c:	e7bb      	b.n	800a086 <_printf_i+0x132>
 800a10e:	680b      	ldr	r3, [r1, #0]
 800a110:	6826      	ldr	r6, [r4, #0]
 800a112:	1d1d      	adds	r5, r3, #4
 800a114:	6960      	ldr	r0, [r4, #20]
 800a116:	600d      	str	r5, [r1, #0]
 800a118:	0635      	lsls	r5, r6, #24
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	d501      	bpl.n	800a122 <_printf_i+0x1ce>
 800a11e:	6018      	str	r0, [r3, #0]
 800a120:	e002      	b.n	800a128 <_printf_i+0x1d4>
 800a122:	0671      	lsls	r1, r6, #25
 800a124:	d5fb      	bpl.n	800a11e <_printf_i+0x1ca>
 800a126:	8018      	strh	r0, [r3, #0]
 800a128:	2300      	movs	r3, #0
 800a12a:	4616      	mov	r6, r2
 800a12c:	6123      	str	r3, [r4, #16]
 800a12e:	e7ba      	b.n	800a0a6 <_printf_i+0x152>
 800a130:	680b      	ldr	r3, [r1, #0]
 800a132:	1d1a      	adds	r2, r3, #4
 800a134:	600a      	str	r2, [r1, #0]
 800a136:	681e      	ldr	r6, [r3, #0]
 800a138:	2100      	movs	r1, #0
 800a13a:	4630      	mov	r0, r6
 800a13c:	6862      	ldr	r2, [r4, #4]
 800a13e:	f000 f8e1 	bl	800a304 <memchr>
 800a142:	b108      	cbz	r0, 800a148 <_printf_i+0x1f4>
 800a144:	1b80      	subs	r0, r0, r6
 800a146:	6060      	str	r0, [r4, #4]
 800a148:	6863      	ldr	r3, [r4, #4]
 800a14a:	6123      	str	r3, [r4, #16]
 800a14c:	2300      	movs	r3, #0
 800a14e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a152:	e7a8      	b.n	800a0a6 <_printf_i+0x152>
 800a154:	4632      	mov	r2, r6
 800a156:	4649      	mov	r1, r9
 800a158:	4640      	mov	r0, r8
 800a15a:	6923      	ldr	r3, [r4, #16]
 800a15c:	47d0      	blx	sl
 800a15e:	3001      	adds	r0, #1
 800a160:	d0ab      	beq.n	800a0ba <_printf_i+0x166>
 800a162:	6823      	ldr	r3, [r4, #0]
 800a164:	079b      	lsls	r3, r3, #30
 800a166:	d413      	bmi.n	800a190 <_printf_i+0x23c>
 800a168:	68e0      	ldr	r0, [r4, #12]
 800a16a:	9b03      	ldr	r3, [sp, #12]
 800a16c:	4298      	cmp	r0, r3
 800a16e:	bfb8      	it	lt
 800a170:	4618      	movlt	r0, r3
 800a172:	e7a4      	b.n	800a0be <_printf_i+0x16a>
 800a174:	2301      	movs	r3, #1
 800a176:	4632      	mov	r2, r6
 800a178:	4649      	mov	r1, r9
 800a17a:	4640      	mov	r0, r8
 800a17c:	47d0      	blx	sl
 800a17e:	3001      	adds	r0, #1
 800a180:	d09b      	beq.n	800a0ba <_printf_i+0x166>
 800a182:	3501      	adds	r5, #1
 800a184:	68e3      	ldr	r3, [r4, #12]
 800a186:	9903      	ldr	r1, [sp, #12]
 800a188:	1a5b      	subs	r3, r3, r1
 800a18a:	42ab      	cmp	r3, r5
 800a18c:	dcf2      	bgt.n	800a174 <_printf_i+0x220>
 800a18e:	e7eb      	b.n	800a168 <_printf_i+0x214>
 800a190:	2500      	movs	r5, #0
 800a192:	f104 0619 	add.w	r6, r4, #25
 800a196:	e7f5      	b.n	800a184 <_printf_i+0x230>
 800a198:	0800a929 	.word	0x0800a929
 800a19c:	0800a93a 	.word	0x0800a93a

0800a1a0 <_sbrk_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	4d05      	ldr	r5, [pc, #20]	; (800a1bc <_sbrk_r+0x1c>)
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	4608      	mov	r0, r1
 800a1aa:	602b      	str	r3, [r5, #0]
 800a1ac:	f7f7 f834 	bl	8001218 <_sbrk>
 800a1b0:	1c43      	adds	r3, r0, #1
 800a1b2:	d102      	bne.n	800a1ba <_sbrk_r+0x1a>
 800a1b4:	682b      	ldr	r3, [r5, #0]
 800a1b6:	b103      	cbz	r3, 800a1ba <_sbrk_r+0x1a>
 800a1b8:	6023      	str	r3, [r4, #0]
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}
 800a1bc:	200015d8 	.word	0x200015d8

0800a1c0 <__sread>:
 800a1c0:	b510      	push	{r4, lr}
 800a1c2:	460c      	mov	r4, r1
 800a1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c8:	f000 f904 	bl	800a3d4 <_read_r>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	bfab      	itete	ge
 800a1d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a1d4:	181b      	addge	r3, r3, r0
 800a1d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1da:	bfac      	ite	ge
 800a1dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1de:	81a3      	strhlt	r3, [r4, #12]
 800a1e0:	bd10      	pop	{r4, pc}

0800a1e2 <__swrite>:
 800a1e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e6:	461f      	mov	r7, r3
 800a1e8:	898b      	ldrh	r3, [r1, #12]
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	05db      	lsls	r3, r3, #23
 800a1ee:	460c      	mov	r4, r1
 800a1f0:	4616      	mov	r6, r2
 800a1f2:	d505      	bpl.n	800a200 <__swrite+0x1e>
 800a1f4:	2302      	movs	r3, #2
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1fc:	f000 f870 	bl	800a2e0 <_lseek_r>
 800a200:	89a3      	ldrh	r3, [r4, #12]
 800a202:	4632      	mov	r2, r6
 800a204:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a208:	81a3      	strh	r3, [r4, #12]
 800a20a:	4628      	mov	r0, r5
 800a20c:	463b      	mov	r3, r7
 800a20e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a216:	f000 b817 	b.w	800a248 <_write_r>

0800a21a <__sseek>:
 800a21a:	b510      	push	{r4, lr}
 800a21c:	460c      	mov	r4, r1
 800a21e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a222:	f000 f85d 	bl	800a2e0 <_lseek_r>
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	bf15      	itete	ne
 800a22c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a22e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a232:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a236:	81a3      	strheq	r3, [r4, #12]
 800a238:	bf18      	it	ne
 800a23a:	81a3      	strhne	r3, [r4, #12]
 800a23c:	bd10      	pop	{r4, pc}

0800a23e <__sclose>:
 800a23e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a242:	f000 b81b 	b.w	800a27c <_close_r>
	...

0800a248 <_write_r>:
 800a248:	b538      	push	{r3, r4, r5, lr}
 800a24a:	4604      	mov	r4, r0
 800a24c:	4608      	mov	r0, r1
 800a24e:	4611      	mov	r1, r2
 800a250:	2200      	movs	r2, #0
 800a252:	4d05      	ldr	r5, [pc, #20]	; (800a268 <_write_r+0x20>)
 800a254:	602a      	str	r2, [r5, #0]
 800a256:	461a      	mov	r2, r3
 800a258:	f7f5 ff8a 	bl	8000170 <_write>
 800a25c:	1c43      	adds	r3, r0, #1
 800a25e:	d102      	bne.n	800a266 <_write_r+0x1e>
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	b103      	cbz	r3, 800a266 <_write_r+0x1e>
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	200015d8 	.word	0x200015d8

0800a26c <abort>:
 800a26c:	2006      	movs	r0, #6
 800a26e:	b508      	push	{r3, lr}
 800a270:	f000 f8ea 	bl	800a448 <raise>
 800a274:	2001      	movs	r0, #1
 800a276:	f7f6 ff78 	bl	800116a <_exit>
	...

0800a27c <_close_r>:
 800a27c:	b538      	push	{r3, r4, r5, lr}
 800a27e:	2300      	movs	r3, #0
 800a280:	4d05      	ldr	r5, [pc, #20]	; (800a298 <_close_r+0x1c>)
 800a282:	4604      	mov	r4, r0
 800a284:	4608      	mov	r0, r1
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	f7f6 ff96 	bl	80011b8 <_close>
 800a28c:	1c43      	adds	r3, r0, #1
 800a28e:	d102      	bne.n	800a296 <_close_r+0x1a>
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	b103      	cbz	r3, 800a296 <_close_r+0x1a>
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	bd38      	pop	{r3, r4, r5, pc}
 800a298:	200015d8 	.word	0x200015d8

0800a29c <_fstat_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	2300      	movs	r3, #0
 800a2a0:	4d06      	ldr	r5, [pc, #24]	; (800a2bc <_fstat_r+0x20>)
 800a2a2:	4604      	mov	r4, r0
 800a2a4:	4608      	mov	r0, r1
 800a2a6:	4611      	mov	r1, r2
 800a2a8:	602b      	str	r3, [r5, #0]
 800a2aa:	f7f6 ff90 	bl	80011ce <_fstat>
 800a2ae:	1c43      	adds	r3, r0, #1
 800a2b0:	d102      	bne.n	800a2b8 <_fstat_r+0x1c>
 800a2b2:	682b      	ldr	r3, [r5, #0]
 800a2b4:	b103      	cbz	r3, 800a2b8 <_fstat_r+0x1c>
 800a2b6:	6023      	str	r3, [r4, #0]
 800a2b8:	bd38      	pop	{r3, r4, r5, pc}
 800a2ba:	bf00      	nop
 800a2bc:	200015d8 	.word	0x200015d8

0800a2c0 <_isatty_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	4d05      	ldr	r5, [pc, #20]	; (800a2dc <_isatty_r+0x1c>)
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	4608      	mov	r0, r1
 800a2ca:	602b      	str	r3, [r5, #0]
 800a2cc:	f7f6 ff8e 	bl	80011ec <_isatty>
 800a2d0:	1c43      	adds	r3, r0, #1
 800a2d2:	d102      	bne.n	800a2da <_isatty_r+0x1a>
 800a2d4:	682b      	ldr	r3, [r5, #0]
 800a2d6:	b103      	cbz	r3, 800a2da <_isatty_r+0x1a>
 800a2d8:	6023      	str	r3, [r4, #0]
 800a2da:	bd38      	pop	{r3, r4, r5, pc}
 800a2dc:	200015d8 	.word	0x200015d8

0800a2e0 <_lseek_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	4d05      	ldr	r5, [pc, #20]	; (800a300 <_lseek_r+0x20>)
 800a2ec:	602a      	str	r2, [r5, #0]
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	f7f6 ff86 	bl	8001200 <_lseek>
 800a2f4:	1c43      	adds	r3, r0, #1
 800a2f6:	d102      	bne.n	800a2fe <_lseek_r+0x1e>
 800a2f8:	682b      	ldr	r3, [r5, #0]
 800a2fa:	b103      	cbz	r3, 800a2fe <_lseek_r+0x1e>
 800a2fc:	6023      	str	r3, [r4, #0]
 800a2fe:	bd38      	pop	{r3, r4, r5, pc}
 800a300:	200015d8 	.word	0x200015d8

0800a304 <memchr>:
 800a304:	4603      	mov	r3, r0
 800a306:	b510      	push	{r4, lr}
 800a308:	b2c9      	uxtb	r1, r1
 800a30a:	4402      	add	r2, r0
 800a30c:	4293      	cmp	r3, r2
 800a30e:	4618      	mov	r0, r3
 800a310:	d101      	bne.n	800a316 <memchr+0x12>
 800a312:	2000      	movs	r0, #0
 800a314:	e003      	b.n	800a31e <memchr+0x1a>
 800a316:	7804      	ldrb	r4, [r0, #0]
 800a318:	3301      	adds	r3, #1
 800a31a:	428c      	cmp	r4, r1
 800a31c:	d1f6      	bne.n	800a30c <memchr+0x8>
 800a31e:	bd10      	pop	{r4, pc}

0800a320 <memcpy>:
 800a320:	440a      	add	r2, r1
 800a322:	4291      	cmp	r1, r2
 800a324:	f100 33ff 	add.w	r3, r0, #4294967295
 800a328:	d100      	bne.n	800a32c <memcpy+0xc>
 800a32a:	4770      	bx	lr
 800a32c:	b510      	push	{r4, lr}
 800a32e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a332:	4291      	cmp	r1, r2
 800a334:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a338:	d1f9      	bne.n	800a32e <memcpy+0xe>
 800a33a:	bd10      	pop	{r4, pc}

0800a33c <memmove>:
 800a33c:	4288      	cmp	r0, r1
 800a33e:	b510      	push	{r4, lr}
 800a340:	eb01 0402 	add.w	r4, r1, r2
 800a344:	d902      	bls.n	800a34c <memmove+0x10>
 800a346:	4284      	cmp	r4, r0
 800a348:	4623      	mov	r3, r4
 800a34a:	d807      	bhi.n	800a35c <memmove+0x20>
 800a34c:	1e43      	subs	r3, r0, #1
 800a34e:	42a1      	cmp	r1, r4
 800a350:	d008      	beq.n	800a364 <memmove+0x28>
 800a352:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a356:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a35a:	e7f8      	b.n	800a34e <memmove+0x12>
 800a35c:	4601      	mov	r1, r0
 800a35e:	4402      	add	r2, r0
 800a360:	428a      	cmp	r2, r1
 800a362:	d100      	bne.n	800a366 <memmove+0x2a>
 800a364:	bd10      	pop	{r4, pc}
 800a366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a36a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a36e:	e7f7      	b.n	800a360 <memmove+0x24>

0800a370 <__malloc_lock>:
 800a370:	4801      	ldr	r0, [pc, #4]	; (800a378 <__malloc_lock+0x8>)
 800a372:	f7ff b9b7 	b.w	80096e4 <__retarget_lock_acquire_recursive>
 800a376:	bf00      	nop
 800a378:	200015d0 	.word	0x200015d0

0800a37c <__malloc_unlock>:
 800a37c:	4801      	ldr	r0, [pc, #4]	; (800a384 <__malloc_unlock+0x8>)
 800a37e:	f7ff b9b2 	b.w	80096e6 <__retarget_lock_release_recursive>
 800a382:	bf00      	nop
 800a384:	200015d0 	.word	0x200015d0

0800a388 <_realloc_r>:
 800a388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38a:	4607      	mov	r7, r0
 800a38c:	4614      	mov	r4, r2
 800a38e:	460e      	mov	r6, r1
 800a390:	b921      	cbnz	r1, 800a39c <_realloc_r+0x14>
 800a392:	4611      	mov	r1, r2
 800a394:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a398:	f7ff ba5e 	b.w	8009858 <_malloc_r>
 800a39c:	b922      	cbnz	r2, 800a3a8 <_realloc_r+0x20>
 800a39e:	f7ff fa0f 	bl	80097c0 <_free_r>
 800a3a2:	4625      	mov	r5, r4
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3a8:	f000 f86a 	bl	800a480 <_malloc_usable_size_r>
 800a3ac:	42a0      	cmp	r0, r4
 800a3ae:	d20f      	bcs.n	800a3d0 <_realloc_r+0x48>
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	4638      	mov	r0, r7
 800a3b4:	f7ff fa50 	bl	8009858 <_malloc_r>
 800a3b8:	4605      	mov	r5, r0
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	d0f2      	beq.n	800a3a4 <_realloc_r+0x1c>
 800a3be:	4631      	mov	r1, r6
 800a3c0:	4622      	mov	r2, r4
 800a3c2:	f7ff ffad 	bl	800a320 <memcpy>
 800a3c6:	4631      	mov	r1, r6
 800a3c8:	4638      	mov	r0, r7
 800a3ca:	f7ff f9f9 	bl	80097c0 <_free_r>
 800a3ce:	e7e9      	b.n	800a3a4 <_realloc_r+0x1c>
 800a3d0:	4635      	mov	r5, r6
 800a3d2:	e7e7      	b.n	800a3a4 <_realloc_r+0x1c>

0800a3d4 <_read_r>:
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	4608      	mov	r0, r1
 800a3da:	4611      	mov	r1, r2
 800a3dc:	2200      	movs	r2, #0
 800a3de:	4d05      	ldr	r5, [pc, #20]	; (800a3f4 <_read_r+0x20>)
 800a3e0:	602a      	str	r2, [r5, #0]
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	f7f6 fecb 	bl	800117e <_read>
 800a3e8:	1c43      	adds	r3, r0, #1
 800a3ea:	d102      	bne.n	800a3f2 <_read_r+0x1e>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	b103      	cbz	r3, 800a3f2 <_read_r+0x1e>
 800a3f0:	6023      	str	r3, [r4, #0]
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	200015d8 	.word	0x200015d8

0800a3f8 <_raise_r>:
 800a3f8:	291f      	cmp	r1, #31
 800a3fa:	b538      	push	{r3, r4, r5, lr}
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	460d      	mov	r5, r1
 800a400:	d904      	bls.n	800a40c <_raise_r+0x14>
 800a402:	2316      	movs	r3, #22
 800a404:	6003      	str	r3, [r0, #0]
 800a406:	f04f 30ff 	mov.w	r0, #4294967295
 800a40a:	bd38      	pop	{r3, r4, r5, pc}
 800a40c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a40e:	b112      	cbz	r2, 800a416 <_raise_r+0x1e>
 800a410:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a414:	b94b      	cbnz	r3, 800a42a <_raise_r+0x32>
 800a416:	4620      	mov	r0, r4
 800a418:	f000 f830 	bl	800a47c <_getpid_r>
 800a41c:	462a      	mov	r2, r5
 800a41e:	4601      	mov	r1, r0
 800a420:	4620      	mov	r0, r4
 800a422:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a426:	f000 b817 	b.w	800a458 <_kill_r>
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d00a      	beq.n	800a444 <_raise_r+0x4c>
 800a42e:	1c59      	adds	r1, r3, #1
 800a430:	d103      	bne.n	800a43a <_raise_r+0x42>
 800a432:	2316      	movs	r3, #22
 800a434:	6003      	str	r3, [r0, #0]
 800a436:	2001      	movs	r0, #1
 800a438:	e7e7      	b.n	800a40a <_raise_r+0x12>
 800a43a:	2400      	movs	r4, #0
 800a43c:	4628      	mov	r0, r5
 800a43e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a442:	4798      	blx	r3
 800a444:	2000      	movs	r0, #0
 800a446:	e7e0      	b.n	800a40a <_raise_r+0x12>

0800a448 <raise>:
 800a448:	4b02      	ldr	r3, [pc, #8]	; (800a454 <raise+0xc>)
 800a44a:	4601      	mov	r1, r0
 800a44c:	6818      	ldr	r0, [r3, #0]
 800a44e:	f7ff bfd3 	b.w	800a3f8 <_raise_r>
 800a452:	bf00      	nop
 800a454:	20000198 	.word	0x20000198

0800a458 <_kill_r>:
 800a458:	b538      	push	{r3, r4, r5, lr}
 800a45a:	2300      	movs	r3, #0
 800a45c:	4d06      	ldr	r5, [pc, #24]	; (800a478 <_kill_r+0x20>)
 800a45e:	4604      	mov	r4, r0
 800a460:	4608      	mov	r0, r1
 800a462:	4611      	mov	r1, r2
 800a464:	602b      	str	r3, [r5, #0]
 800a466:	f7f6 fe70 	bl	800114a <_kill>
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	d102      	bne.n	800a474 <_kill_r+0x1c>
 800a46e:	682b      	ldr	r3, [r5, #0]
 800a470:	b103      	cbz	r3, 800a474 <_kill_r+0x1c>
 800a472:	6023      	str	r3, [r4, #0]
 800a474:	bd38      	pop	{r3, r4, r5, pc}
 800a476:	bf00      	nop
 800a478:	200015d8 	.word	0x200015d8

0800a47c <_getpid_r>:
 800a47c:	f7f6 be5e 	b.w	800113c <_getpid>

0800a480 <_malloc_usable_size_r>:
 800a480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a484:	1f18      	subs	r0, r3, #4
 800a486:	2b00      	cmp	r3, #0
 800a488:	bfbc      	itt	lt
 800a48a:	580b      	ldrlt	r3, [r1, r0]
 800a48c:	18c0      	addlt	r0, r0, r3
 800a48e:	4770      	bx	lr

0800a490 <_init>:
 800a490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a492:	bf00      	nop
 800a494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a496:	bc08      	pop	{r3}
 800a498:	469e      	mov	lr, r3
 800a49a:	4770      	bx	lr

0800a49c <_fini>:
 800a49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49e:	bf00      	nop
 800a4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4a2:	bc08      	pop	{r3}
 800a4a4:	469e      	mov	lr, r3
 800a4a6:	4770      	bx	lr
