
---------- Begin Simulation Statistics ----------
final_tick                               1283841651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60609                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702044                       # Number of bytes of host memory used
host_op_rate                                    60786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23703.10                       # Real time elapsed on the host
host_tick_rate                               54163448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436616373                       # Number of instructions simulated
sim_ops                                    1440820121                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.283842                       # Number of seconds simulated
sim_ticks                                1283841651000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.968364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190828588                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           214490387                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28340329                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276967640                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21234108                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22578493                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1344385                       # Number of indirect misses.
system.cpu0.branchPred.lookups              354941357                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188150                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100290                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14599309                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546168                       # Number of branches committed
system.cpu0.commit.bw_lim_events             37845693                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309752                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79022967                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552234                       # Number of instructions committed
system.cpu0.commit.committedOps            1318655807                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2364339429                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1720149662     72.75%     72.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    378127621     15.99%     88.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    109822480      4.64%     93.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79325408      3.36%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22948243      0.97%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9302883      0.39%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5888002      0.25%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       929437      0.04%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     37845693      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2364339429                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143438                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273923901                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171470                       # Number of loads committed
system.cpu0.commit.membars                    4203732                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203738      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064250     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271752     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184400     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318655807                       # Class of committed instruction
system.cpu0.commit.refs                     558456176                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552234                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318655807                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.945369                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.945369                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            448479029                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13758565                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           186198973                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1434592900                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               926576781                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                991355803                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14607806                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14550744                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6296745                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  354941357                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                244825180                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1448817202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6586544                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1465252414                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          145                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               56697698                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138585                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         910149836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         212062696                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572100                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2387316164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.614647                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897119                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1347794582     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               778689102     32.62%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               137300065      5.75%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               100440258      4.21%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13579363      0.57%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4953439      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  355889      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101301      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2102165      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2387316164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      173864126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14700023                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335817455                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540057                       # Inst execution rate
system.cpu0.iew.exec_refs                   603519933                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155521677                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367468408                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            447290553                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106630                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8943640                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           157056096                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1397615654                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            447998256                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11063075                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1383183695                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1629636                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9726818                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14607806                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14107705                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       170874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24798846                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        51470                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8298                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4511325                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42119082                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3771390                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8298                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       738107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13961916                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                628978005                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368604325                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.832891                       # average fanout of values written-back
system.cpu0.iew.wb_producers                523870407                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534365                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1368697967                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1694735679                       # number of integer regfile reads
system.cpu0.int_regfile_writes              887131035                       # number of integer regfile writes
system.cpu0.ipc                              0.514041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514041                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205626      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            769409927     55.18%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11847194      0.85%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.15%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           452181247     32.43%     88.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          154502325     11.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1394246772                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 95                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3470981                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002490                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1016074     29.27%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1975532     56.92%     86.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               479372     13.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1393512078                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5179481516                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1368604279                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1476583336                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1391305064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1394246772                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310590                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       78959840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           200924                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           838                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25733682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2387316164                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.584023                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1395267436     58.45%     58.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          696924056     29.19%     87.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          216418014      9.07%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           61183154      2.56%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11954258      0.50%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1889883      0.08%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2319607      0.10%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1124911      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             234845      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2387316164                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544377                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19686594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1431490                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           447290553                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          157056096                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2561180290                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6503243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396944257                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14583105                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               943374326                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13389458                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22361                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1738133620                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1422013295                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          933754915                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                979481240                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23868395                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14607806                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52739253                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                88556384                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1738133580                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169282                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5874                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32039574                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5872                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3724148408                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2818364839                       # The number of ROB writes
system.cpu0.timesIdled                       25524135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.594789                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20798884                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22958146                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2799203                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30882440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1072806                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1095979                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           23173                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35470400                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47943                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1990084                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28118943                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3823804                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16201749                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120064139                       # Number of instructions committed
system.cpu1.commit.committedOps             122164314                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    466788556                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019532                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    416821757     89.30%     89.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25046336      5.37%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8171407      1.75%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7615526      1.63%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2029533      0.43%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       806597      0.17%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2128135      0.46%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       345461      0.07%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3823804      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    466788556                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797925                       # Number of function calls committed.
system.cpu1.commit.int_insts                116601467                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30175686                       # Number of loads committed
system.cpu1.commit.membars                    4200119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200119      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76666959     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32275686     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021406      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122164314                       # Class of committed instruction
system.cpu1.commit.refs                      41297104                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120064139                       # Number of Instructions Simulated
system.cpu1.committedOps                    122164314                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.928306                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.928306                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            373772047                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               812963                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19734482                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145861501                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22488719                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66847378                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1991577                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1351807                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5025082                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35470400                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20837944                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444532718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               409077                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151071740                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5601396                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075205                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22791369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21871690                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.320306                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         470124803                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               373474798     79.44%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62342230     13.26%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17286498      3.68%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13144969      2.80%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2879789      0.61%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  676169      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  320243      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      98      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           470124803                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1523828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2062526                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30547747                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282588                       # Inst execution rate
system.cpu1.iew.exec_refs                    45373818                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11527232                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              310881085                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34380150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100671                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2356914                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11969588                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138327288                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33846586                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1892630                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133282299                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1540424                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7336752                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1991577                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11444877                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          935580                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        46107                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2055                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16420                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4204464                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       848170                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2055                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534703                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1527823                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76818208                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131781665                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844482                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64871559                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279406                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131847063                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169094366                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88691233                       # number of integer regfile writes
system.cpu1.ipc                              0.254563                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.254563                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200221      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85105754     62.96%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36344062     26.89%     92.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9524743      7.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135174929                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2704566                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020008                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 442346     16.36%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1815420     67.12%     83.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               446797     16.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133679259                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         743390035                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131781653                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154491784                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132026398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135174929                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300890                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16162973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           210835                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           225                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6858059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    470124803                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287530                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.769204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          387999143     82.53%     82.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50499127     10.74%     93.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19909743      4.23%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5954673      1.27%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3791375      0.81%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             662182      0.14%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             811162      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             330269      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167129      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      470124803                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286601                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13561397                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1287500                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34380150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11969588                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       471648631                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2096028634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338161577                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81688408                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13927299                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25666925                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5238913                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50239                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182215386                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143338201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96482191                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67035468                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16959492                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1991577                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37241911                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14793783                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182215374                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27345                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29793592                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           630                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   601330529                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280076665                       # The number of ROB writes
system.cpu1.timesIdled                          35603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10624644                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4726                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10701088                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                234924                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13940709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27785723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       469386                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       227265                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66899377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5972336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    133798229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6199601                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10898484                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3888701                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9956200                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              369                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3041441                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3041438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10898484                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41725645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41725645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1141031872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1141031872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13940822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13940822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13940822                       # Request fanout histogram
system.membus.respLayer1.occupancy        72187079694                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46992656634                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    464517857.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   635345114.816658                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       168500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1613453000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1280590026000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3251625000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206407317                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206407317                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206407317                       # number of overall hits
system.cpu0.icache.overall_hits::total      206407317                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38417862                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38417862                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38417862                       # number of overall misses
system.cpu0.icache.overall_misses::total     38417862                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 512015664997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 512015664997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 512015664997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 512015664997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    244825179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    244825179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    244825179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    244825179                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156920                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156920                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156920                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156920                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13327.541887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13327.541887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13327.541887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13327.541887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2451                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.388889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34990173                       # number of writebacks
system.cpu0.icache.writebacks::total         34990173                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3427656                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3427656                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3427656                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3427656                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34990206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34990206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34990206                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34990206                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 442397936999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 442397936999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 442397936999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 442397936999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142919                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142919                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142919                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142919                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12643.479064                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12643.479064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12643.479064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12643.479064                       # average overall mshr miss latency
system.cpu0.icache.replacements              34990173                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206407317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206407317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38417862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38417862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 512015664997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 512015664997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    244825179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    244825179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156920                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156920                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13327.541887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13327.541887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3427656                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3427656                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34990206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34990206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 442397936999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 442397936999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12643.479064                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12643.479064                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241397297                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34990173                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.899003                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        524640563                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       524640563                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    525730653                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       525730653                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    525730653                       # number of overall hits
system.cpu0.dcache.overall_hits::total      525730653                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     43536847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      43536847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     43536847                       # number of overall misses
system.cpu0.dcache.overall_misses::total     43536847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1402538793835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1402538793835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1402538793835                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1402538793835                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569267500                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569267500                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569267500                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569267500                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.076479                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.076479                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.076479                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.076479                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32214.983180                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32214.983180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32214.983180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32214.983180                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11469260                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       465050                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           186258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5452                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.577275                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.298973                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29246409                       # number of writebacks
system.cpu0.dcache.writebacks::total         29246409                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15201389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15201389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15201389                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15201389                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28335458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28335458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28335458                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28335458                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 543056860933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 543056860933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 543056860933                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 543056860933                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.049775                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.049775                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.049775                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049775                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19165.275569                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19165.275569                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19165.275569                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19165.275569                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29246409                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    384453241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      384453241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33633707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33633707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 864333392500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 864333392500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418086948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418086948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.080447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.080447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25698.427845                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25698.427845                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9243385                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9243385                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24390322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24390322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 393341835000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 393341835000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058338                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058338                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16126.963596                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16126.963596                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    141277412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     141277412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9903140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9903140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 538205401335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 538205401335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180552                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180552                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54346.944639                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54346.944639                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5958004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5958004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3945136                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3945136                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 149715025933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 149715025933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37949.268652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37949.268652                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2085                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2085                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1855                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1855                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14421000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14421000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470812                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470812                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7774.123989                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7774.123989                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003553                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003553                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 83821.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83821.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       728000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       728000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5352.941176                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5352.941176                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       592000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       592000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035215                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035215                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4352.941176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4352.941176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911824                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911824                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93819847500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93819847500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102892.496249                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102892.496249                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911824                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911824                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92908023500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92908023500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101892.496249                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101892.496249                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999362                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          556170887                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29247000                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.016340                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           348500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999362                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1171998216                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1171998216                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34805133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            26040613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               34052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              549740                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61429538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34805133                       # number of overall hits
system.l2.overall_hits::.cpu0.data           26040613                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              34052                       # number of overall hits
system.l2.overall_hits::.cpu1.data             549740                       # number of overall hits
system.l2.overall_hits::total                61429538                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            185068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3205207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2067707                       # number of demand (read+write) misses
system.l2.demand_misses::total                5468006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           185068                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3205207                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10024                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2067707                       # number of overall misses
system.l2.overall_misses::total               5468006                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15738723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 308951411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    914458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 217545566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     543150159000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15738723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 308951411500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    914458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 217545566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    543150159000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34990201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29245820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           44076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2617447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             66897544                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34990201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29245820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          44076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2617447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            66897544                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.227425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.789971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081737                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.227425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.789971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081737                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85042.919359                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96390.470725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91226.905427                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105211.021678                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99332.399964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85042.919359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96390.470725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91226.905427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105211.021678                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99332.399964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 33                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             33                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8189049                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3888701                       # number of writebacks
system.l2.writebacks::total                   3888701                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         462642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         274233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              737170                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        462642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        274233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             737170                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       184920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2742565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1793474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4730836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       184920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2742565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1793474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9387368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14118204                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13880419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 246058611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    807169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 175538307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 436284506000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13880419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 246058611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    807169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 175538307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 774309145276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1210593651276                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.093776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.224090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.685200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.093776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.224090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.685200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211042                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75061.751027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89718.424541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81722.081604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97876.137039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92221.439509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75061.751027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89718.424541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81722.081604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97876.137039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82484.157996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85747.000913                       # average overall mshr miss latency
system.l2.replacements                       19756574                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7661839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7661839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7661839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7661839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     58977066                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         58977066                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     58977066                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     58977066                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9387368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9387368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 774309145276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 774309145276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82484.157996                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82484.157996                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       689500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       689500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.871429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11303.278689                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10446.969697                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1253000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1355500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20883.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20853.846154                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.962963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       410500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       532500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20525                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20480.769231                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2815931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           168371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2984302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2039985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1412936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3452921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203260282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151587641000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  354847923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4855916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1581307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6437223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.420103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.536399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99638.125771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107285.567782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102767.460651                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       288934                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       170176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           459110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1751051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1242760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2993811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 161873000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123686571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 285559571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.360602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.785907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.465078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92443.338315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99525.710113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95383.299580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34805133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         34052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34839185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       185068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           195092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15738723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    914458500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16653181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34990201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        44076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       35034277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.227425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85042.919359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91226.905427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85360.658049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       184920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       194797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13880419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    807169000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14687588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.224090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75061.751027                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81722.081604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75399.456870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23224682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       381369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23606051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1165222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       654771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1819993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105691129500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  65957925000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171649054500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24389904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1036140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25426044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.631933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90704.715067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100734.340708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94313.030050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       173708                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104057                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       277765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       991514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       550714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1542228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  84185611000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51851735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 136037346500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.531505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84906.124371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94153.654165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88208.323607                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          101                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               153                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          270                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             391                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3589000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4639500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8228500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           544                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.727763                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.699422                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.718750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13292.592593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38342.975207                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21044.757033                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          213                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          265                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4171498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1013000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5184498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.574124                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300578                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.487132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19584.497653                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19480.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19564.143396                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   142006604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19756851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.187714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.721679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.697882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.291503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.305899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.963460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.464401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.390054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1088053699                       # Number of tag accesses
system.l2.tags.data_accesses               1088053699                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11835200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     177138048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        632128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     116233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    586316352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          892155008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11835200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       632128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12467328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    248876864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       248876864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         184925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2767782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1816145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9161193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13939922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3888701                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3888701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9218582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137974997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           492372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90535527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    456688994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694910472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9218582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       492372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9710955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193853240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193853240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193853240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9218582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137974997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          492372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90535527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    456688994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            888763712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3740849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    184924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2604137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1797201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9156002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004955745250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230540                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230540                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26169229                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3522154                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13939922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3888701                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13939922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3888701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 187781                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                147852                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            780484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            785487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            861997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1056693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1091386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            811185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            812424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            778459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            934250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            775431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           800894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           779146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           880420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           947595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           778895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           877395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 466645512356                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68760705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            724498156106                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33932.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52682.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10292878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1759957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13939922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3888701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2760907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2802668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3075870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1694065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1434004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1086414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  241578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   62861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 235186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 243050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 261787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 242082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5440123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.794335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.560373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.959899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1805665     33.19%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2579718     47.42%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       473025      8.70%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       234594      4.31%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62954      1.16%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31245      0.57%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30669      0.56%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25704      0.47%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       196549      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5440123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.651804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.209556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.547155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230535    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230540                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.716256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207251     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1928      0.84%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15641      6.78%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4390      1.90%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              989      0.43%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              233      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230540                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              880137024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12017984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239413184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               892155008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            248876864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       685.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1283841541000                       # Total gap between requests
system.mem_ctrls.avgGap                      72010.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11835136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    166664768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       632128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    115020864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    585984128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239413184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9218532.511997463182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 129817230.863465741277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 492372.248172216408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89591160.958525419235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 456430220.614489197731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186481863.875905692577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       184925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2767782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1816145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9161193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3888701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6226929200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 132875673239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390597161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100347046969                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 484657909537                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30786938397588                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33672.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48008.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39546.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55252.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52903.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7917023.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19350499560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10285011660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48366545640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9863805960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101344916400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     304505361240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     236569626720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       730285767180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.828536                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 611554372148                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42870100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 629417178852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19492078620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10360255125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49823741100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9663331860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101344916400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     378299568210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     174427136640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       743411027955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.051963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 449141659446                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42870100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 791829891554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13431959224.358974                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   64022107058.512688                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     94.87%     94.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       127500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 499327522000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   236148831500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1047692819500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20787755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20787755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20787755                       # number of overall hits
system.cpu1.icache.overall_hits::total       20787755                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        50189                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         50189                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        50189                       # number of overall misses
system.cpu1.icache.overall_misses::total        50189                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1560761000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1560761000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1560761000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1560761000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20837944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20837944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20837944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20837944                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002409                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002409                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002409                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002409                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31097.670804                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31097.670804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31097.670804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31097.670804                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        44044                       # number of writebacks
system.cpu1.icache.writebacks::total            44044                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6113                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6113                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6113                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6113                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        44076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        44076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        44076                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        44076                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1362561500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1362561500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1362561500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1362561500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30913.910064                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30913.910064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30913.910064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30913.910064                       # average overall mshr miss latency
system.cpu1.icache.replacements                 44044                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20787755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20787755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        50189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        50189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1560761000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1560761000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20837944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20837944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002409                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002409                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31097.670804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31097.670804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6113                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6113                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        44076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        44076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1362561500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1362561500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30913.910064                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30913.910064                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.213134                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20094082                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            44044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           456.227454                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324656500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.213134                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975410                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975410                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41719964                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41719964                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33321167                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33321167                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33321167                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33321167                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8280474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8280474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8280474                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8280474                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 714314032714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 714314032714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 714314032714                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 714314032714                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41601641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41601641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41601641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41601641                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199042                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199042                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199042                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199042                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86264.872363                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86264.872363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86264.872363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86264.872363                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6023249                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       520482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            91695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6670                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.687867                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.033283                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2617364                       # number of writebacks
system.cpu1.dcache.writebacks::total          2617364                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6436245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6436245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6436245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6436245                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1844229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1844229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1844229                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1844229                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 152081688314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 152081688314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 152081688314                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 152081688314                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044331                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044331                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044331                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044331                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82463.559739                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82463.559739                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82463.559739                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82463.559739                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2617364                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27814787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27814787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4765882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4765882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 361800655000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 361800655000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32580669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32580669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75914.732047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75914.732047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3729412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3729412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1036470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1036470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72234925500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72234925500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69693.213986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69693.213986                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5506380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5506380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3514592                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3514592                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 352513377714                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 352513377714                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9020972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9020972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.389602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.389602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100299.943127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100299.943127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2706833                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2706833                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       807759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79846762814                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79846762814                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089542                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089542                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98849.734654                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98849.734654                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6478500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6478500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364356                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364356                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35209.239130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35209.239130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        55500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        55500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007921                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007921                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        13875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1086500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1086500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.288939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.288939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8488.281250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8488.281250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.288939                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.288939                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7503.906250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7503.906250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1325835                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1325835                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       774165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       774165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77311397500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77311397500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99864.237598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99864.237598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       774165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       774165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76537232500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76537232500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368650                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368650                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98864.237598                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98864.237598                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.517859                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37264264                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618258                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.232464                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324677500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.517859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90023467                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90023467                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1283841651000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60461067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11550540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59236151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15867873                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14368948                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6437989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6437989                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      35034281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25426786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          544                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104970579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87740112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       132196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7853536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             200696423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4478743936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3743502848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5639680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335027968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8562914432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34127575                       # Total snoops (count)
system.tol2bus.snoopTraffic                 248974016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101025761                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94355468     93.40%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6443024      6.38%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 227267      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101025761                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       133797105498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43872514708                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52488943713                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3928937375                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          66215297                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1283863315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             1492936776                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703244                       # Number of bytes of host memory used
host_op_rate                               1496899225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.96                       # Real time elapsed on the host
host_tick_rate                               22504641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436622859                       # Number of instructions simulated
sim_ops                                    1440826634                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000022                       # Number of seconds simulated
sim_ticks                                    21664000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            43.315937                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1079                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                2491                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              458                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             2013                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                36                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            344                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             308                       # Number of indirect misses.
system.cpu0.branchPred.lookups                   2780                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                            27                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts              331                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                      1487                       # Number of branches committed
system.cpu0.commit.bw_lim_events                  128                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts           3302                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts                6486                       # Number of instructions committed
system.cpu0.commit.committedOps                  6513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples        21247                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.306537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.962551                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17894     84.22%     84.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         1957      9.21%     93.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2          721      3.39%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          300      1.41%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          118      0.56%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           72      0.34%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           41      0.19%     99.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           16      0.08%     99.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          128      0.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        21247                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                 243                       # Number of function calls committed.
system.cpu0.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu0.commit.loads                         1367                       # Number of loads committed
system.cpu0.commit.membars                         52                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass           52      0.80%      0.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu            4023     61.77%     62.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              1      0.02%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           1394     21.40%     83.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          1043     16.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total             6513                       # Class of committed instruction
system.cpu0.commit.refs                          2437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                       6486                       # Number of Instructions Simulated
system.cpu0.committedOps                         6513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.680234                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.680234                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                 7826                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  139                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                1094                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 10641                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                    7063                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                     6589                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                   335                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  166                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                   72                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                       2780                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                     1469                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                        12060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  184                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                         12098                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                    924                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.064162                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles              9363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              1115                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.279219                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples             21885                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.555860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.967932                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13885     63.45%     63.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5712     26.10%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1265      5.78%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     538      2.46%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     287      1.31%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     108      0.49%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                      42      0.19%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                      15      0.07%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                      33      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               21885                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          21443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                 363                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                    1829                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.197794                       # Inst execution rate
system.cpu0.iew.exec_refs                        3211                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                      1199                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                    850                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                 2301                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               154                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              190                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts                1366                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts               9807                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                 2012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              242                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                 8570                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  240                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                   335                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  248                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              67                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads          935                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          296                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect          278                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            85                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                     3207                       # num instructions consuming a value
system.cpu0.iew.wb_count                         8320                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820705                       # average fanout of values written-back
system.cpu0.iew.wb_producers                     2632                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.192024                       # insts written-back per cycle
system.cpu0.iew.wb_sent                          8382                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   10503                       # number of integer regfile reads
system.cpu0.int_regfile_writes                   5547                       # number of integer regfile writes
system.cpu0.ipc                              0.149695                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.149695                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass               55      0.62%      0.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                 5465     62.03%     62.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   1      0.01%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     62.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                2098     23.81%     86.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               1191     13.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                  8810                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                         37                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004200                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      6     16.22%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    29     78.38%     94.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    2      5.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                  8792                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads             39547                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses         8320                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            13112                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                      9535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                     8810                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                272                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined           3300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued                3                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           160                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         1506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples        21885                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15939     72.83%     72.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4119     18.82%     91.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1176      5.37%     97.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                382      1.75%     98.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                196      0.90%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 40      0.18%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                 24      0.11%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  7      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  2      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          21885                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.203333                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              243                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads                2301                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               1366                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                      3                       # number of misc regfile reads
system.cpu0.numCycles                           43328                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   1120                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                 4108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                    7356                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   263                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups                12601                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 10323                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands               6895                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                     6357                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                    29                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                   335                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                  344                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                    2798                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups           12601                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          6373                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                      199                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                       30908                       # The number of ROB reads
system.cpu0.rob.rob_writes                      20262                       # The number of ROB writes
system.cpu0.timesIdled                            287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                    3                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued              720                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    3                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 731                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    21                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            456                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           82                       # Transaction distribution
system.membus.trans_dist::CleanEvict              824                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq                16                       # Transaction distribution
system.membus.trans_dist::ReadExResp               16                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        64896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 936                       # Request fanout histogram
system.membus.respLayer1.occupancy            4824498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2362969                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON       21664000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON       21664000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON       21664000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst         1069                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1069                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst         1069                       # number of overall hits
system.cpu0.icache.overall_hits::total           1069                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          400                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           400                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          400                       # number of overall misses
system.cpu0.icache.overall_misses::total          400                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     20980000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20980000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     20980000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20980000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst         1469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst         1469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1469                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.272294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.272294                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.272294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.272294                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst        52450                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        52450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst        52450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        52450                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          360                       # number of writebacks
system.cpu0.icache.writebacks::total              360                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst           40                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst           40                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          360                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     19563500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19563500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     19563500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19563500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.245065                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.245065                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.245065                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.245065                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54343.055556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54343.055556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54343.055556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54343.055556                       # average overall mshr miss latency
system.cpu0.icache.replacements                   360                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst         1069                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1069                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     20980000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20980000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst         1469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.272294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.272294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst        52450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        52450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst           40                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     19563500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19563500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.245065                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.245065                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54343.055556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54343.055556                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1654                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              392                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.219388                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3298                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3298                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data         2381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            2381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data         2381                       # number of overall hits
system.cpu0.dcache.overall_hits::total           2381                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          457                       # number of overall misses
system.cpu0.dcache.overall_misses::total          457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     28081999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     28081999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     28081999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     28081999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data         2838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         2838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data         2838                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         2838                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.161029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.161029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.161029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161029                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61448.575492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61448.575492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61448.575492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61448.575492                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1310                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.937500                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          258                       # number of writebacks
system.cpu0.dcache.writebacks::total              258                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          199                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          258                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     17662500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17662500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     17662500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17662500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.090909                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.090909                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.090909                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.090909                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68459.302326                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68459.302326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68459.302326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68459.302326                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   258                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         1465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           1465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          360                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     23870000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     23870000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         1825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         1825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.197260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.197260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66305.555556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66305.555556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     16186000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16186000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.124384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.124384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71303.964758                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71303.964758                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data          916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           97                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      4211999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4211999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095755                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095755                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43422.670103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43422.670103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           66                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1476500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1476500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47629.032258                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47629.032258                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       614000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       614000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.342105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.342105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47230.769231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47230.769231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data           27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_accesses::.cpu0.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4230                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.586207                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data           32                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             6124                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            6124                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                 178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  64                       # number of demand (read+write) hits
system.l2.demand_hits::total                      242                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                178                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 64                       # number of overall hits
system.l2.overall_hits::total                     242                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               193                       # number of demand (read+write) misses
system.l2.demand_misses::total                    376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              183                       # number of overall misses
system.l2.overall_misses::.cpu0.data              193                       # number of overall misses
system.l2.overall_misses::total                   376                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     17048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     16598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33646500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     17048500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     16598000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33646500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.506925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.750973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.608414                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.506925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.750973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.608414                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93161.202186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data        86000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89485.372340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93161.202186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data        86000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89485.372340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       468                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  82                       # number of writebacks
system.l2.writebacks::total                        82                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     15066000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     14238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     29304000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     15066000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     14238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     39865181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     69169181                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.495845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.708171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584142                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.495845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.708171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.597087                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84167.597765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78230.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81174.515235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84167.597765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78230.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63682.397764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70080.223911                       # average overall mshr miss latency
system.l2.replacements                           1302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          488                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              488                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          488                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          488                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     39865181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     39865181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63682.397764                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63682.397764                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.714286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.714286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        62450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        62450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        60375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        60375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     17048500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17048500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.506925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.506925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93161.202186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93161.202186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     15066000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15066000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.495845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.495845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84167.597765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84167.597765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     15349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.755459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.755459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88722.543353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88722.543353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     13272000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13272000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.724891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79951.807229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79951.807229                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                        3726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.727672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.861268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.305553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.075909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.297452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.967642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.492176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.263457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.016811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.648315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11046                       # Number of tag accesses
system.l2.tags.data_accesses                    11046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           82                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 82                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        528803545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        537666174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1686853767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2753323486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    528803545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        528803545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242245199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242245199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242245199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       528803545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       537666174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1686853767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2995568685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000037682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 65                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         82                       # Number of write requests accepted
system.mem_ctrls.readBursts                       932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       82                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     19476256                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36463756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21496.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40246.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   82                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.668571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.996796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.187494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           15      8.57%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           70     40.00%     48.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     11.43%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29     16.57%     76.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      8.00%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.57%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.14%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.29%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      7.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          175                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    200.861007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.325823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.229730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     25.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  57984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2676.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2753.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      21662500                       # Total gap between requests
system.mem_ctrls.avgGap                      21363.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        11456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        10304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        36224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 528803545.051698625088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 475627769.571639537811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1672082717.872968912125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203840472.673559814692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           82                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      7650504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      6877755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     21935497                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    470631250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42740.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37789.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38415.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5739405.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2470440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9841050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            31680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14941440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        689.689808                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20884000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3998400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             276660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9657510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           186240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           17191245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        793.539743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       387001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     20496999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        21664000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     21664000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     21664000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             737749                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         23054.656250                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.602843                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               1905                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.451613                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.602843                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.862589                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.862589                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     21664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1220                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          230                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        46080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        32960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  79040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2247                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.175096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2387     83.26%     83.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    458     15.97%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2867                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            389498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            540000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
