$date
	Sat Oct 22 19:41:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#486688
b1010 !
1"
#486690
b1010 &
b1010 %
1$
#486691
0"
#486694
b101 &
b101 %
#486698
b10000 &
b10000 %
#486702
b1000 &
b1000 %
#486706
b100 &
b100 %
#486710
b10 &
b10 %
#486714
b1 &
b1 %
1#
#486718
b0 &
0#
b0 %
0$
#1488657
b10010 !
1"
#1488658
b10010 &
b10010 %
1$
#1488659
0"
#1488662
b1001 &
b1001 %
#1488666
b11100 &
b11100 %
#1488670
b1110 &
b1110 %
#1488674
b111 &
b111 %
#1488678
b10110 &
b10110 %
#1488682
b1011 &
b1011 %
#1488686
b100010 &
b100010 %
#1488690
b10001 &
b10001 %
#1488694
b110100 &
b110100 %
#1488698
b11010 &
b11010 %
#1488702
b1101 &
b1101 %
#1488706
b101000 &
b101000 %
#1488710
b10100 &
b10100 %
#1488714
b1010 &
b1010 %
#1488718
b101 &
b101 %
#1488722
b10000 &
b10000 %
#1488726
b1000 &
b1000 %
#1488730
b100 &
b100 %
#1488734
b10 &
b10 %
#1488738
b1 &
b1 %
1#
#1488742
b0 &
0#
b0 %
0$
#2471439
b11000 !
1"
#2471442
b11000 &
b11000 %
1$
#2471443
0"
#2471446
b1100 &
b1100 %
#2471450
b110 &
b110 %
#2471454
b11 &
b11 %
#2471458
b1010 &
b1010 %
#2471462
b101 &
b101 %
#2471466
b10000 &
b10000 %
#2471470
b1000 &
b1000 %
#2471474
b100 &
b100 %
#2471478
b10 &
b10 %
#2471482
b1 &
b1 %
1#
#2471486
b0 &
0#
b0 %
0$
#4500012
