<!DOCTYPE html>
<html lang="ja">
   <head>
   <meta charset="utf-8">
   <meta name="viewport" content="width=device-width">
   <meta name="referrer" content="no-referrer">
   <meta name="format-detection" content="telephone=no, address=no, email=no">
   <base href="https://blog.coelacanth-dream.com/posts/2020/06/20/intel-dg1-support-opencl-levelzero/">

   <meta property="og:site_name" content="Coelacanth&#39;s Dream">
   <meta name="twitter:card" content="summary"><title>Intel、DG1 において OpenCL と oneAPI Level Zero をサポート ――巨大なキャッシュを持つ DG1 | Coelacanth&#39;s Dream</title>
   <meta property="og:title" content="Intel、DG1 において OpenCL と oneAPI Level Zero をサポート ――巨大なキャッシュを持つ DG1 | Coelacanth&#39;s Dream">
   <meta name="twitter:title" content="Intel、DG1 において OpenCL と oneAPI Level Zero をサポート ――巨大なキャッシュを持つ DG1 | Coelacanth&#39;s Dream">
   <meta property="og:type" content="article">

   <meta name="description" content="Intel は oneAPI Level Zero と OpenCLドライバー のための compute-runtime に、Gen12アーキテ">
   <meta property="og:description" content="Intel は oneAPI Level Zero と OpenCLドライバー のための compute-runtime に、Gen12アーキテ">
   <meta name="twitter:description" content="Intel は oneAPI Level Zero と OpenCLドライバー のための compute-runtime に、Gen12アーキテ">
   <link rel="canonical" href="https://blog.coelacanth-dream.com/posts/2020/06/20/intel-dg1-support-opencl-levelzero/">
   <meta property="og:image" content="https://blog.coelacanth-dream.com/image/site-image.png">
   <meta name="twitter:image" content="https://blog.coelacanth-dream.com/image/site-image.png">
   <meta name="url" content="https://blog.coelacanth-dream.com/posts/2020/06/20/intel-dg1-support-opencl-levelzero/">
   <meta property="og:url" content="https://blog.coelacanth-dream.com/posts/2020/06/20/intel-dg1-support-opencl-levelzero/">
   <meta property="og:locale" content="ja_JP">
   <meta name="author" content="Umio Yasuno">
   <meta name="keywords" content="DG1, Gen12, Intel, GPU, Intel, ">

      <link rel="preload" href="https://blog.coelacanth-dream.com/css/footer.min.css" as="style">
      <link rel="preload" href="https://blog.coelacanth-dream.com/css/page.min.css" as="style">
<style>
html {
   background-size: cover;
   background-attachment: fixed;
   background-image: radial-gradient(farthest-corner, #2A4747 84%, #172727 95%, #040707 100%);
   background-repeat: no-repeat;
   font-size: .95em;
}
main {
   display: grid;
   grid-template-rows: repeat(5, auto) 3em;
   grid-template-columns: 2vw 1vw auto 4vw;
   row-gap: 1.2em;
}
header {
   grid-row: 2 / 3;
   grid-column: 3 / -2;
}
.site_title {
   font: normal 1.7em monospace;
   text-decoration: none;
   text-align: end;
   margin-left: auto;
   max-width: 64%;
}
.site_title a {
   color: #819BA1;
   text-shadow: 0 2px 1em #577C87;
   word-break: keep-all;
   padding: 0;
}
.site_title a:hover {
   color: #90B4BD;
   text-shadow: 0 2px 1em #7EA0A9;
   text-decoration: none;
}
a {
   color: #75D1FF;
   text-decoration: none;
   padding: 0 .28em 0 .28em;
   margin: 0;
   word-break: break-all;

}
a:hover {
   text-decoration: underline;
}
.text {
   color: snow;
   box-sizing: border-box;
   overflow-wrap: break-word;
   grid-row: 3 / 5;
   grid-column: 1 / -1;
   line-height: 1.5em;
   overflow-x: scroll;
   scrollbar-width: thin;
   scrollbar-color: rgba(0,128,128, .5) rgba(255,0,0, 0);
}
article >  p {
   letter-spacing: .01ch;
   margin: 0;
}
article > p::first-letter {
   padding-left: .6em;
}
.copyright {
   font-size: .9em;
   color: #20B2AA;

}
footer, .side {
   display: none;
}
footer {
   grid-row: 5 / -2;
   grid-column: 1 / -1;
}
article {
   display: grid;
   grid-template-rows: auto;
   grid-template-columns: 1% 2% auto 1%;
   row-gap: .7em;
}
article > p ~ * {
   display: none;
}
article > * {
   grid-column: 3 / -2;
}
h1 {
   color: #FFA319;
   font: normal 1.4rem sans-serif;
   grid-column: 2 / -1;
}
 
@media (min-width: 840px) {
   main {
      display: grid;
      grid-template-rows: 1vh 2vh repeat(3, auto) 6vh;
      grid-template-columns: 2vw 232px 1vw auto;
   }
   .text {
      grid-row: 2 / 6;
      grid-column: 3 / -1;
   }
   header > .site_title {
      display: none;
   }
   .site_title {
      font-size: 1.8em;
      max-width: unset;
   }
   .side {
      display: flex;
      flex-direction: column;
      row-gap: 28px;
      height: 90vh;
      width: 200px;
      position: fixed;
         top: 2vh;
      padding: 3em 12px 0 24px;

      border-right: 1px solid #468E76;
      font-size: 1em;

      color: #20B2AA;

      overflow: scroll;
      scrollbar-width: thin;
      scrollbar-color: rgba(0,128,128, .5) rgba(255,0,0, 0);
   }
   .page_title {
      grid-row: 2 / 3;
      grid-column: 3 / -1;
   }
   .side_links {
      display: flex;
      flex-direction: column;
      max-width: 64%;
      row-gap: .5em;
   }
   .side_pagination {
      font-family: monospace;
      font-size: 1.1em;
      display: grid;
      grid-template-rows: repeat(3, 1.5em);
   }
   .side_prev, .side_next {
      color: #9EDEFF;

   }
   .side_prev {
      margin-right: auto;
      grid-row: 1 / 2;
   }
   .side_prev::before {
      content: '\2190';
   }
   .side_next {
      margin-left: auto;
      grid-row: 3 / 4;
   }
   .side_next::after {
      content: '\2192';
   }
   .side_page_number {
      margin: 0 auto 0 auto;
      grid-row: 2 / 3;
   }
   .side_author, .side_lastmod, .side_about a, .side_time {
      font-size: .98rem;

      max-width: max-content;
      line-height: 1.3em;
   }
   .side_lastmod {
      border-top: 1px solid #2D5A4B;
   }
   .side_tag_lower::before, .side_category_lower:before {
      content: '\2514';
      vertical-align: text-top;
      padding: 0 .4em 0 0;
      color: #4C997F;
      font-weight: bold;
   }
   .side_tag_lower:hover::before, .side_category_lower:hover::before {
      color: #65CCA9;
   }
   .side_tag_block a:hover, .side_category_block a:hover, .side_links a:hover, .side_about a:hover {
      text-decoration: none;
      border-bottom: 1px solid #5AB798;
   }
   .side_tag_block a, .side_category_block a, .side_links a {
      border-bottom: 1px solid #326654;
   }
   .side_tag_lower, .side_category_lower {
      max-width: max-content;
      padding: 0;
      margin-left: .8em;
   }
   .side_tag a, .side_category a {
      text-decoration: none;
   }
   .side_tag, .side_category, .side_tag_block, .side_category_block {
      display: flex;
      flex-direction: column;
      row-gap: .6em;
      line-height: 1em;
   }
   .side_tag_title, .side_category_title {
      max-width: max-content;
      color: #72E5BE;
   }
}
</style>
<link rel="icon" href="https://blog.coelacanth-dream.com/favicon.ico">
   </head>
   <body>
   <main>
      <header><div class="site_title">
   <a href="https://blog.coelacanth-dream.com/">Coelacanth's Dream</a><br>
</div>
</header><link rel="stylesheet" href="https://blog.coelacanth-dream.com/css/page.min.css">
<article class="text">

   <h1>Intel、DG1 において OpenCL と oneAPI Level Zero をサポート ――巨大なキャッシュを持つ DG1</h1>

<p>Intel は <a href="https://spec.oneapi.com/versions/latest/elements/l0/source/index.html" rel="noreferrer" target="_blank">oneAPI Level Zero</a> と OpenCLドライバー のための <a href="https://github.com/intel/compute-runtime" rel="noreferrer" target="_blank">compute-runtime</a> に、Gen12アーキテクチャ採用の dGPU、<em>DG1</em> をサポートするパッチを投稿した。<br />
<span class="reflink"><a href="https://github.com/intel/compute-runtime/commit/3029db07c3135ec5fde55de369ead2c14f9b3f9c" rel="noreferrer" target="_blank">Add DG1 support to OpenCL and Level Zero (1/n) · intel/compute-runtime@3029db0</a></span><br>
</p>

<p>その中で <em>DG1</em> の詳細な構成が明らかとなっており、同じ Gen12アーキテクチャで、EU数が同規模の <em>Tiger Lake</em> とはキャッシュやスレッドの構成が大きく異なることがわかった。</p>

<h2 id="巨大なキャッシュ-より多くのスレッド">巨大なキャッシュ、より多くのスレッド</h2>

<p><em>DG1</em> は <em>Tiger Lake GT2</em> と同様に、<br />
EU数 96基、L3cacheバンク 8基、最大Pixel Fill Rate 16/clock (16ROP相当)、<br />
EUをまとめる Sub-Slice内の共有キャッシュ(SLM)のサイズ 64KB、EUあたりが保持するスレッド数 7スレッド、という構成になるが、<br />
L3cacheバンクあたりの容量は大幅に増量され、<em>Tiger Lake GT2</em> がバンクあたり 480KB、計 38040KB であるのに対し、<br />
<em>DG1</em> はバンクあたり 2048KB(2MB)、計 16384KB(16MB) となっている。<br />
<span class="reflink"><a href="https://github.com/intel/compute-runtime/blob/3029db07c3135ec5fde55de369ead2c14f9b3f9c/opencl/source/gen12lp/hw_info_dg1.inl" rel="noreferrer" target="_blank">compute-runtime/hw_info_dg1.inl at 3029db07c3135ec5fde55de369ead2c14f9b3f9c · intel/compute-runtime</a></span><br>

<span class="reflink"><a href="https://github.com/intel/compute-runtime/blob/3029db07c3135ec5fde55de369ead2c14f9b3f9c/opencl/source/gen12lp/hw_info_tgllp.inl" rel="noreferrer" target="_blank">compute-runtime/hw_info_tgllp.inl at 3029db07c3135ec5fde55de369ead2c14f9b3f9c · intel/compute-runtime</a></span><br>

また、各シェーダーステージでの生成可能なスレッド数も増やされており、<em>DG1</em> は <em>Tiger Lake GT2</em> の倍となる。</p>

<p>96EU(768SP)、16ROP相当というのは、AMD GPU では <em>Polaris11 (1024SP, 4RB/16ROP)</em> 、<em>Polaris12 (640SP, 4RB/16ROP)</em> なんかが近い規模となる。<br />
Intel GPUアーキテクチャでは L3cacheバンク内で、バッファとして機能する URB、DC(Data Cluster)、Color/Zキャッシュ等それぞれに容量を割り振るため、容量すべてをデータキャッシュとは見れないし、キャッシュ階層等が単純な性能比較は難しいが、<br />
キャッシュサイズ自体がかなり大きいことは確かだ。</p>

<p>この点で <em>DG1</em> は尖っていると言え、またソフトウェア開発向けの立ち位置にいるのも頷けるかもしれない。<br />
そして巨大なキャッシュから、ゲーム等のグラフィク処理以外にも、<strong>X<sup>e</sup><sub>HPC</sub></strong>
 に向けたGPGPU処理の最適化も <em>DG1</em> で進めたい思惑があるのかもしれない。<br />
これまでに <em>Tiger Lake</em> のパッケージ、ダイは公開しているのに<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup>、<em>DG1</em> はカードの外観のみだったのはダイサイズから巨大なキャッシュに気づかれることを避けたかったのではないか、とも考えられる。</p>

<table>
<thead>
<tr>
<th align="left">Gen12LP</th>
<th align="center">TGL GT2</th>
<th align="center">DG1</th>
</tr>
</thead>

<tbody>
<tr>
<td align="left">Dual Sub Slice</td>
<td align="center">6</td>
<td align="center">6</td>
</tr>

<tr>
<td align="left">&emsp;EU</td>
<td align="center">96</td>
<td align="center">96</td>
</tr>

<tr>
<td align="left">&emsp;&emsp;Shading Unit</td>
<td align="center">768</td>
<td align="center">768</td>
</tr>

<tr>
<td align="left">GPU L3$</td>
<td align="center">3840 KB</td>
<td align="center"><em>16384 KB</em></td>
</tr>
</tbody>
</table>

<div class="reference">
<hr>
<h3 class="ref-title" id="ref-title">参考リンク</h3>
<ul>
<li><a href="https://01.org/linuxgraphics/hardware-specification-prms/2019-intelr-processors-based-ice-lake-platform" rel="noreferrer" target="_blank">2019 Intel&reg; processors based on Ice Lake platform | 01.org</a></li>
<li><a href="https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol09-renderengine_0.pdf" rel="noreferrer" target="_blank">Cover_Sheet &ndash; intel-gfx-prm-osrc-icllp-vol09-renderengine_0.pdf</a></li>
<li><a href="https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol04-configurations_0.pdf" rel="noreferrer" target="_blank">Volume 4: Configurations &ndash; intel-gfx-prm-osrc-icllp-vol04-configurations_0.pdf</a></li>
<li><a href="https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol07-memory_cache_0.pdf" rel="noreferrer" target="_blank">Volume 7: Memory Cache &ndash; intel-gfx-prm-osrc-icllp-vol07-memory_cache_0.pdf</a></li>
</ul>

</div>

<div class="footnotes">

<hr />

<ol>
<li id="fn:1"><a href="https://newsroom.intel.com/news-releases/intel-ces-2020/" rel="noreferrer" target="_blank">2020 CES: Intel Brings Innovation to Life with Intelligent Tech Spanning the Cloud, Network, Edge and PC | Intel Newsroom</a>
 <a class="footnote-return" href="#fnref:1"><sup>[return]</sup></a></li>
</ol>
</div>
</article>

         <div class="side"><div class="site_title">
   <a href="https://blog.coelacanth-dream.com/">Coelacanth's Dream</a><br>
</div>
<nav class="side_links">
   <a href="https://blog.coelacanth-dream.com/posts">Archive</a>
   <a href="https://blog.coelacanth-dream.com/lastmod">Lastmod</a><a href="https://blog.coelacanth-dream.com/tags/database">Database</a>
</nav>
<div class="side_tag_block">
   <a href="https://blog.coelacanth-dream.com/tags" class="side_tag_title">Tag :</a>
   <nav class="side_tag">
         <a href="https://blog.coelacanth-dream.com/tags/dg1" class="side_tag_lower">DG1</a>
         <a href="https://blog.coelacanth-dream.com/tags/gen12" class="side_tag_lower">Gen12</a>
   </nav>
</div>
<div class="side_category_block">
   <a href="https://blog.coelacanth-dream.com/categories" class="side_category_title">Category :</a>
   <nav class="side_category">
         <a href="https://blog.coelacanth-dream.com/categories/gpu" class="side_category_lower">GPU</a>
         <a href="https://blog.coelacanth-dream.com/categories/intel" class="side_category_lower">Intel</a>
         <a href="https://blog.coelacanth-dream.com/categories/intel" class="side_category_lower">Intel</a>
   </nav>
</div>
<div class="side_time">
   <time datetime="2020-06-20 06:56">Post :<br>&emsp;2020/06/20 06:56</time>
   <div class="side_time_update">Update :<br>&emsp;2020/06/20 08:18</div>
</div>
<nav class="side_about"><a class="side_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/06/20/intel-dg1-support-opencl-levelzero.md" target="_blank" rel="noreferrer noopener">History</a>
<a href="https://blog.coelacanth-dream.com/about/">About</a>
      <a href="https://blog.coelacanth-dream.com/index.xml">RSS</a>
   </nav>
      <small class="copyright">&copy; 2019 Umio Yasuno</small>
</div>
<link rel="stylesheet" href="https://blog.coelacanth-dream.com/css/footer.min.css">
         <footer>
   <hr><div class="foot_tag_block">
   <a href="https://blog.coelacanth-dream.com/tags" class="foot_tag_title">Tag :</a>
   <nav class="foot_tag">
         <a href="https://blog.coelacanth-dream.com/tags/dg1" class="foot_tag_lower">DG1</a>
         <a href="https://blog.coelacanth-dream.com/tags/gen12" class="foot_tag_lower">Gen12</a>
   </nav>
</div>
<div class="foot_category_block">
   <a href="https://blog.coelacanth-dream.com/categories" class="foot_category_title">Category :</a>
   <nav class="foot_category">
         <a href="https://blog.coelacanth-dream.com/categories/gpu" class="foot_category_lower">GPU</a>
         <a href="https://blog.coelacanth-dream.com/categories/intel" class="foot_category_lower">Intel</a>
         <a href="https://blog.coelacanth-dream.com/categories/intel" class="foot_category_lower">Intel</a>
   </nav>
</div>
<nav class="foot_links">
   <a href="https://blog.coelacanth-dream.com/posts">Archive</a>
   <a href="https://blog.coelacanth-dream.com/lastmod">Lastmod</a><a href="https://blog.coelacanth-dream.com/tags/database">Database</a>
</nav>
<nav class="foot_about"><a class="foot_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/06/20/intel-dg1-support-opencl-levelzero.md" target="_blank" rel="noreferrer noopener">History</a>
<a href="https://blog.coelacanth-dream.com/about/">About</a>
      <a href="https://blog.coelacanth-dream.com/index.xml">RSS</a>
<a href="#" class="pagetop">Page Top</a></nav><div class="foot_time">
   <time datetime="2020-06-20 06:56">Post :<br>&emsp;2020/06/20 06:56</time>
   <div class="foot_time_update">Update :<br>&emsp;2020/06/20 08:18</div>
</div>
<small class="copyright">&copy; 2019 Umio Yasuno</small>
</footer>
</main>
   </body>
</html>
