# auto-generated
[Libraries]
work.files = [
	'multiplex8x1.vhd',
	'multiplex8x1_testbench.vhd',
	'reg_16_bits.vhd',
	'reg_bank.vhd',
	'reg_bank_testbench.vhd',
	'uProcessor.vhd',
	'uProcessor_testbench.vhd',
	'ula.vhd',
	'ula_testbench.vhd'
]
[libraries.work]
files = [
	'multiplex8x1.vhd',
	'multiplex8x1_testbench.vhd',
	'reg_16_bits.vhd',
	'reg_bank.vhd',
	'reg_bank_testbench.vhd',
	'uProcessor.vhd',
	'uProcessor_testbench.vhd',
	'ula.vhd',
	'ula_testbench.vhd'
]
# auto-generated-end