/*	minimalist library for using the I2C1 on the STM32F103C8T6 ÂµC
 *  in polling mode and standard speed(100kHz) mode
 *
 *  written in 2018 by Marcel Meyer-Garcia
 *  see LICENCE.txt
 */
#include "i2c.h"
#include "init.h" // for SysTick_Time
#include "STM32L432KC_GPIO.h"
#include <stdio.h>
#include <stdio.h>

#define ToF_sclk      9 // SCLK = PA9
#define ToF_sda      10 // SDA = PA10


// check the error flag and set the corresponding error code,
// then clear the corresponding flag

/* initialize the I2C1 peripheral in fast mode with f_SCL=360kHz assuming an APB1/PCLK1 clock of 36MHz
   note: 400kHz can only be achieved when PCLK1 is a multiple of 10MHz */
void init_i2c1(){
	// enable alternate function and port B I/O peripheral clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
	// enable the peripheral clock for the I2C1 module
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;

        pinMode(ToF_sclk, GPIO_ALT);                             // PA9 = SCLK want AF4
        GPIOA->AFR[1] |= _VAL2FLD(GPIO_AFRH_AFSEL9, 4);     //AF4
        pinMode(ToF_sda, GPIO_ALT);                             // PA10 = SDA want AF4
        GPIOA->AFR[1] |= _VAL2FLD(GPIO_AFRH_AFSEL10, 4);  

        //disable i2c
        I2C1->CR1 &= ~I2C_CR1_PE;
	// set the APB1 clock value so the I2C peripheral can derive the correct timings
	// APB1 clock is 36MHz since SysCoreClock==72E6 and RCC_CFGR_PPRE1_DIV2==1

	I2C1->TIMINGR = 0x00A08CCD;
        //but cuz of this change N = 8 R = 2 to get 

	//enable the I2C1 peripheral
	I2C1->CR1 |= I2C_CR1_PE;
}


/*	read N bytes from the I2C slave
	returns 0 if no error occured
	returns an error code > 0 if an error occured	*/
uint8_t i2c_read( uint8_t slave_address, uint8_t* data, uint8_t N ){

    I2C1->CR1 &= ~I2C_CR1_PE;
    I2C1->CR2 |= (1<<10);                        // w/r = 1
    I2C1->CR1 |= I2C_CR1_PE;

    // Configure transfer: RD_WRN=1 (read), NBYTES, AUTOEND=1
    I2C1->CR2 |= ((slave_address & 0x7F) << 1);
    I2C1->CR2 |= (N << I2C_CR2_NBYTES_Pos);
    I2C1->CR2 |= I2C_CR2_AUTOEND;

    // Generate START
    I2C1->CR2 |= I2C_CR2_START;

    // Receive bytes
    for (uint8_t i = 0; i < N; i++) {
        while (!(I2C1->ISR & I2C_ISR_RXNE)){};   // Wait for TX ready
        data[i] = I2C1->RXDR;
    }

    // Wait for STOP flag
    while (!(I2C1->ISR & I2C_ISR_STOPF)){
    I2C1->ICR |= I2C_ICR_STOPCF;  // Clear STOP flag
    };

    return 0;
}





/*	write N bytes to the I2C slave
	returns 0 if no error occured
	returns an error code > 0 if an error occured	*/
uint8_t i2c_write( uint8_t slave_address, uint8_t* data, uint8_t N ){
    
    while (I2C1->ISR & I2C_ISR_BUSY) {};
    I2C1->CR1 &= ~I2C_CR1_PE;
    I2C1->CR2 &= ~(1<<10);                        // w/r = 0
    I2C1->CR1 |= I2C_CR1_PE;

    // Set slave address, write mode (RD_WRN=0), number of bytes, AUTOEND=1
    I2C1->CR2 |= ((slave_address & 0x7F) << 1);  // SADD
    I2C1->CR2 |= (N << 16);              // NBYTES
    I2C1->CR2 |= I2C_CR2_AUTOEND;                 // Auto STOP after last byte

    // Generate START
    I2C1->CR2 |= I2C_CR2_START;

    if (I2C1->ISR & I2C_ISR_NACKF){
    printf("error");
    return 0;
    }
    

    // Send bytes
    uint32_t i;
    for (i= 0; i < N; i++) {
        while (!(I2C1->ISR & I2C_ISR_TXIS)) {};   // Wait for TX ready
        I2C1->TXDR = data[i];
        }

    while (!(I2C1->ISR & I2C_ISR_STOPF)){};
    //pg 1167
    I2C1->ISR |= I2C_ISR_TXE;
    I2C1->ISR |= I2C_ISR_TXIS;
    I2C1->ICR |= I2C_ICR_STOPCF;
    return 0;
}