// Seed: 63587809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_1,
    id_13
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (id_3) wire id_15;
  else assign id_8 = ~id_13;
  wire id_16;
  nor (id_10, id_4, id_12, id_11, id_3, id_2, id_1, id_15, id_7, id_16, id_5, id_13);
  module_0(
      id_8, id_12, id_16, id_4, id_2, id_2, id_1, id_16, id_10
  );
endmodule
