var group__CPU =
[
    [ "Cache", "group__CPU__CACHE.html", "group__CPU__CACHE" ],
    [ "Division Unit (DIVU)", "group__CPU__DIVU.html", "group__CPU__DIVU" ],
    [ "Instruction Emitters", "group__CPU__INSTRUCTION__EMITTERS.html", "group__CPU__INSTRUCTION__EMITTERS" ],
    [ "Direct Memory Access Controller (DMAC)", "group__CPU__DMAC.html", "group__CPU__DMAC" ],
    [ "Dual", "group__CPU__DUAL.html", "group__CPU__DUAL" ],
    [ "Endianness", "group__CPU__ENDIANNESS.html", "group__CPU__ENDIANNESS" ],
    [ "Free-Running Timer (FRT)", "group__CPU__FRT.html", "group__CPU__FRT" ],
    [ "Interrupt Controller (INTC)", "group__CPU__INTC.html", "group__CPU__INTC" ],
    [ "Registers", "group__CPU__REGISTERS.html", "group__CPU__REGISTERS" ],
    [ "Serial Communication Interface (SCI)", "group__CPU__SCI.html", "group__CPU__SCI" ],
    [ "Synchronization", "group__CPU__SYNC.html", "group__CPU__SYNC" ],
    [ "User Break Controller (UBC)", "group__CPU__UBC.html", null ],
    [ "Watchdog Timer (WDT)", "group__CPU__WDT.html", "group__CPU__WDT" ]
];