Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 16 22:44:37 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   198 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           22 |
| Yes          | No                    | No                     |              76 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             779 |          276 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                  |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                 | reset_cond/M_reset_cond_in                                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_32[0]                                     | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__1_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1__3_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1__3_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/E[0]                                                       | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__4_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__4_n_0      | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__6_n_0    | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__5_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__5_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_28[0]                                     | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__2_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_38[0]                                     | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_37[0]                                     | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_15[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__6_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_11                                        |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[19]_0[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_33[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_36[0]                                     | reset_cond/Q[0]                                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_41[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_42[0]                                     |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_43[0]                                     |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_17[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_34[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_40[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_26[0]                                     | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_23[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_18[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_19[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_29[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_20[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]                       |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_39[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_16[0]                                     | reset_cond/Q[0]                                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_21[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_27[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_35[0]                                     | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_25[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_30[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_24[0]                                     | reset_cond/Q[0]                                                               |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_31[0]                                     | reset_cond/Q[0]                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_22[0]                                     | reset_cond/Q[0]                                                               |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__4_n_0      | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__4_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2__3_n_0      | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1__3_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__0_n_0   | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__1_n_0   | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2_n_0      | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__2_n_0   | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__5_n_0      | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__5_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__6_n_0      | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__6_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | reset_cond/E[0]                                                                 |                                                                               |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | keyboard_controller/l_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[1]_0                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/n_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[1]_0                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/o_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[1]_0                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/p_/button_cond/M_ctr_q[0]_i_2__5_n_0                        | keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | keyboard_controller/t_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[1]_0                     |               11 |             20 |         1.82 |
|  clk_IBUF_BUFG | button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0                    | button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[1]_0             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0                    | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | keyboard_controller/a_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/a_/button_cond/sync/clear                                 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | keyboard_controller/e_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | keyboard_controller/i_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG | keyboard_controller/s_/button_cond/M_ctr_q_reg[15]_0                            | keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG |                                                                                 | reset_cond/Q[0]                                                               |               19 |             30 |         1.58 |
|  clk_IBUF_BUFG |                                                                                 |                                                                               |               17 |             33 |         1.94 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q[43]_i_1_n_0                        | reset_cond/Q[0]                                                               |               21 |             44 |         2.10 |
|  clk_IBUF_BUFG | betaCPU/control_unit/Q[0]                                                       | reset_cond/Q[0]                                                               |               24 |            108 |         4.50 |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


