-- VHDL for IBM SMS ALD page 18.14.08.1
-- Title: 1* MASTER ERROR CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/13/2020 12:25:37 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_08_1_1_MASTER_ERROR_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		MS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_W:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_CLAMPED:	 in STD_LOGIC;
		MS_START_RESET:	 in STD_LOGIC;
		MS_LOGIC_GATE_K:	 in STD_LOGIC;
		MS_1401_CARD_PR_SAMPLE_B:	 in STD_LOGIC;
		MS_1401_CARD_PR_ERR_SAMPLE:	 in STD_LOGIC;
		MS_I_O_INTERLOCK_CHECK:	 in STD_LOGIC;
		MS_INSTRUCTION_CHECK:	 in STD_LOGIC;
		MS_RBC_INLK_CHECK:	 in STD_LOGIC;
		MS_A_CHANNEL_VC_ERROR:	 in STD_LOGIC;
		MS_B_CHANNEL_VC_ERROR:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_ERROR:	 in STD_LOGIC;
		MS_A_REG_SET_ERROR:	 in STD_LOGIC;
		MS_B_REG_RESET_ERROR:	 in STD_LOGIC;
		MS_OP_REG_SET_ERROR:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		MS_B_CHAR_SEL_ERROR:	 in STD_LOGIC;
		MS_ADDRESS_EXIT_ERROR:	 in STD_LOGIC;
		MS_ADDRESS_CH_ERROR:	 in STD_LOGIC;
		MS_1401_PUNCH_PRINT_ERROR:	 in STD_LOGIC;
		MS_ADDRESS_CHECK:	 in STD_LOGIC;
		MS_1401_CARD_PRINT_ERROR:	 in STD_LOGIC;
		MS_A_CHARACTER_SELECT_ERROR:	 in STD_LOGIC;
		MS_OP_MOD_REG_SET_ERROR:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 out STD_LOGIC;
		MS_MASTER_ERROR_STAR_AUTS_STAR:	 out STD_LOGIC;
		MS_MASTER_ERROR:	 out STD_LOGIC;
		PS_MASTER_ERROR:	 out STD_LOGIC);
end ALD_18_14_08_1_1_MASTER_ERROR_CONTROL_ACC;

architecture behavioral of ALD_18_14_08_1_1_MASTER_ERROR_CONTROL_ACC is 

	signal OUT_5A_B: STD_LOGIC;
	signal OUT_4A_B: STD_LOGIC;
	signal OUT_3A_F: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_1B_A: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_5D_R: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_2F_B: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_1G_G: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_3I_K: STD_LOGIC;
	signal OUT_1I_K: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_5A_B <= NOT MS_LAST_LOGIC_GATE_1;
	OUT_4A_B <= NOT OUT_DOT_5A;
	OUT_3A_F <= NOT MS_ADDRESS_SET_ROUTINE;

	SMS_DEZ_4B: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_1B_A,	-- Pin Q
		ACSET => PS_2ND_CLOCK_PULSE_CLAMPED,	-- Pin R
		DCSET => MS_START_RESET,	-- Pin K
		GATEOFF => OUT_3C_C,	-- Pin L
		DCRFORCE => OUT_4D_G,	-- Pin U
		OUTON => OUT_4B_D,
		OUTOFF => OUT_4B_C,
		DCSFORCE => OPEN,
		DCRESET => OPEN );


	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3A,	-- Pin F
		OUT1 => OUT_1B_A,
		IN2 => OPEN );

	OUT_5C_R <= NOT OUT_3C_C;
	OUT_3C_C <= NOT OUT_4B_C;
	OUT_5D_R <= NOT(MS_LOGIC_GATE_K AND MS_LOGIC_GATE_W );
	OUT_4D_G <= NOT(MS_1401_CARD_PR_SAMPLE_B AND MS_1401_CARD_PR_ERR_SAMPLE );
	OUT_4E_E <= NOT(MS_I_O_INTERLOCK_CHECK AND MS_INSTRUCTION_CHECK AND MS_RBC_INLK_CHECK );
	OUT_4F_G <= NOT(MS_A_CHANNEL_VC_ERROR AND MS_B_CHANNEL_VC_ERROR AND MS_ASSEMBLY_CH_ERROR );
	OUT_2F_B <= NOT OUT_1B_A;
	OUT_4G_G <= NOT(MS_A_REG_SET_ERROR AND MS_B_REG_RESET_ERROR AND MS_OP_REG_SET_ERROR );
	OUT_2G_D <= NOT OUT_DOT_3G;
	OUT_1G_G <= OUT_DOT_2G;
	OUT_4H_D <= NOT(MS_B_CHAR_SEL_ERROR AND MS_ADDRESS_EXIT_ERROR AND MS_ADDRESS_CH_ERROR );
	OUT_2H_F <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_4I_C <= NOT(MS_ADDRESS_CHECK AND MS_OP_MOD_REG_SET_ERROR AND MS_A_CHARACTER_SELECT_ERROR );
	OUT_3I_K <= NOT(MS_1401_PUNCH_PRINT_ERROR AND MS_1401_CARD_PRINT_ERROR );
	OUT_1I_K <= NOT OUT_1G_G;
	OUT_DOT_3A <= OUT_4A_B OR OUT_3A_F OR OUT_4B_D;
	OUT_DOT_5A <= OUT_5A_B OR OUT_5C_R OR OUT_5D_R;
	OUT_DOT_3G <= OUT_4E_E OR OUT_4F_G OR OUT_4G_G OR OUT_4H_D OR OUT_4I_C OR OUT_3I_K;
	OUT_DOT_2G <= OUT_2F_B OR OUT_2G_D OR OUT_2H_F;

	PS_ERROR_SAMPLE <= OUT_1B_A;
	MS_MASTER_ERROR <= OUT_1G_G;
	MS_MASTER_ERROR_STAR_AUTS_STAR <= OUT_1G_G;
	PS_MASTER_ERROR <= OUT_1I_K;


end;
