INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Desktop/pwm-generator/code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_system
