DISPPLANE_TILED	,	V_267
IBX_ELD_VALIDB	,	V_786
"LCPLL still locked\n"	,	L_127
i915_enable_pc8	,	V_729
drm_vblank_put	,	F_563
pch_id	,	V_650
intel_crtc_active	,	F_29
PF_PIPE_SEL_IVB	,	F_248
TU_SIZE_SHIFT	,	V_676
init_power_on	,	V_736
intel_modeset_readout_hw_state	,	F_724
G4X_AUD_CNTL_ST	,	V_768
intel_ddi_disable_pipe_clock	,	F_281
pipeconf	,	V_596
state_string	,	F_49
has_panel	,	V_630
VLV_AUD_CNTL_ST	,	F_497
PIPEDSL	,	F_42
intel_pin_and_fence_fb_obj	,	F_150
PCH_GTC_CTL	,	V_698
"%s hw state readout: refcount %i, on %i\n"	,	L_282
assert_pch_hdmi_disabled	,	F_103
scratch	,	V_912
"pipe state doesn't match!\n"	,	L_217
i9xx_pll_refclk	,	F_543
FDI_RX_CTL	,	F_65
gen6_update_ring_freq	,	F_458
DPLL_FPA01_P1_POST_DIV_MASK	,	V_864
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_567
page_flip_flags	,	V_915
"dot out of range\n"	,	L_9
cursor_width	,	V_802
BCS	,	V_899
size	,	V_390
drm_i915_get_pipe_from_crtc_id	,	V_973
IBX_AUD_CNTL_ST2	,	V_782
IS_845G	,	F_71
encoder_retry	,	V_932
DISPPLANE_SEL_PIPE_MASK	,	V_145
I915_GEM_PHYS_CURSOR_1	,	V_822
"no plane for crtc: plane %c, num_pipes %d\n"	,	L_54
I915_GEM_PHYS_CURSOR_0	,	V_821
GFP_ATOMIC	,	V_1071
PCH_DP_D	,	V_176
num_connector	,	V_957
PCH_DP_C	,	V_174
err_most	,	V_60
POWER_DOMAIN_TRANSCODER	,	F_77
PCH_DP_B	,	V_172
"ELD on pipe %c\n"	,	L_147
intel_disable_planes	,	F_251
DISPPLANE_RGBX888	,	V_260
"applying lvds SSC disable quirk\n"	,	L_269
"FDI train 1 done, level %i.\n"	,	L_66
queue_flip	,	V_921
d	,	V_1028
i9xx_clock	,	F_21
i	,	V_143
INTEL_OUTPUT_HDMI	,	V_33
j	,	V_331
m	,	V_11
"%s enabled but not in use, disabling\n"	,	L_287
n	,	V_17
assert_fdi_rx_disabled	,	F_134
ironlake_teardown_rc6	,	F_736
p	,	V_14
q	,	V_1031
DPLL_DVO_2X_MODE	,	V_575
blue	,	V_831
x	,	V_234
y	,	V_235
i9xx_update_pll	,	F_379
PIPE_CSC_COEFF_RY_GY	,	F_408
"failed to enable transcoder %c\n"	,	L_44
FDI_LINK_TRAIN_AUTO	,	V_332
HTOTAL	,	F_222
PCH_GTC_ENABLE	,	V_699
PFIT_PIPE_SHIFT	,	V_620
DRM_FORMAT_XRGB1555	,	V_250
dither	,	V_598
hsw_enable_ips	,	F_253
SDVO_PIPE_SEL_MASK_CPT	,	V_163
intel_modeset_stage_output_state	,	F_634
dpll_md	,	V_190
"bad %s refcount\n"	,	L_72
"pc8.disable_count: %d\n"	,	L_134
pp_reg	,	V_122
CURSOR_ENABLE	,	V_136
FDI_PLL_FB_CLOCK_MASK	,	V_9
HSW_PWR_WELL_DRIVER	,	V_685
pc8	,	V_721
intel_framebuffer_create	,	F_522
trace_i915_flip_complete	,	F_566
FP1	,	F_352
FP0	,	F_351
get_hw_state	,	V_114
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_320
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_559
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_867
intel_gen6_queue_flip	,	F_579
HAS_IPS	,	F_266
"[CRTC:%d] wrong plane connection detected!\n"	,	L_276
spin_unlock_irqrestore	,	F_208
drm_select_eld	,	F_503
_CURABASE	,	V_790
haswell_crtc_mode_set	,	F_475
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_640
intel_plane_disable	,	F_252
drm_property	,	V_937
vga_reg	,	V_1040
PIPE_CSC_COEFF_BY	,	F_409
tile_height	,	V_1013
i915_pc8_timeout	,	V_727
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_284
PIPE_CSC_COEFF_BU	,	F_411
PIPE_CSC_COEFF_BV	,	F_413
GEN4_HDMIB	,	V_1002
drm_kms_helper_poll_fini	,	F_733
intel_mode_max_pixclk	,	F_302
pipe_src_h	,	V_298
TRANS_DDI_EDP_INPUT_MASK	,	V_746
mode_set	,	V_385
drm_object_property_set_value	,	F_608
intel_limits_i8xx_lvds	,	V_43
GEN4_HDMIC	,	V_1004
divider	,	V_437
MI_STORE_REGISTER_MEM	,	F_584
"we currently only support 64x64 cursors\n"	,	L_154
"failed to release fence for cursor"	,	L_158
BIT	,	F_466
GC_DISPLAY_CLOCK_MASK	,	V_483
DPLL_VCO_ENABLE	,	V_103
dev_private	,	V_5
port_sel	,	V_156
PP_ON	,	V_690
CURSOR_MODE_64_ARGB_AX	,	V_417
valleyview_get_display_clock_speed	,	F_333
intel_crtc_config	,	V_418
GAMMA_MODE_MODE_MASK	,	V_401
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_70
"set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n"	,	L_201
cur_pipe	,	V_144
TRANS_DDI_PORT_MASK	,	V_751
bestppm	,	V_61
IS_I915GM	,	F_691
"  VBLANK: %08x\n"	,	L_309
vlv_bunit_write	,	F_298
PIPE_CSC_PREOFF_LO	,	F_416
has_reduced_clock	,	V_610
INTEL_AUDIO_DEVCL	,	V_765
tmp	,	V_589
__hsw_disable_package_c8	,	F_452
event_lock	,	V_342
G4X_HDMIW_HDMIEDID	,	V_770
intel_set_config	,	V_952
"FDI train 2 done, level %i.\n"	,	L_68
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_219
"Utility pin enabled\n"	,	L_122
FDI_PCDCLK	,	V_337
intel_init_pm	,	F_715
"  VTOTAL: %08x\n"	,	L_308
p2_slow	,	V_55
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_19
gtt	,	V_1054
mode_config	,	V_626
PIPE_VBLANK_INTERRUPT_STATUS	,	V_78
PIPE_CSC_POSTOFF_ME	,	F_418
DVSCNTR	,	F_87
mdiv	,	V_531
pipe_src_w	,	V_297
"m out of range\n"	,	L_7
ironlake_enable_pch_transcoder	,	F_127
cmd	,	V_431
PIPECONF_6BPC	,	V_601
DRM_INFO	,	F_696
VGA_RSRC_LEGACY_IO	,	V_1041
"timed out waiting for CDclk change\n"	,	L_81
intel_decrease_pllclock	,	F_548
FDI_TX_ENABLE	,	V_117
PIPE_CSC_POSTOFF_LO	,	F_419
assert_shared_dpll	,	F_57
"  STRIDE: %08x\n"	,	L_295
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_321
DPIO_M1DIV_SHIFT	,	V_540
i915_gem_object_pin_fence	,	F_155
crtc_vtotal	,	V_577
INTEL_OUTPUT_SDVO	,	V_36
MI_WAIT_FOR_PLANE_A_FLIP	,	V_891
SBI_SSCAUXDIV6	,	V_364
intel_mode_funcs	,	V_1050
PIXCLK_GATE_UNGATE	,	V_365
haswell_crtc_enable	,	F_272
GC_DISPLAY_CLOCK_333_MHZ	,	V_491
crtc_hsync_start	,	V_580
PIPECONF_INTERLACED_ILK	,	V_205
intel_crtc_page_flip	,	F_586
intel_pch_transcoder_get_m_n	,	F_428
intel_ddi_pll_enable	,	F_477
DP_A	,	V_983
DP_B	,	V_1003
"upclocking LVDS\n"	,	L_168
INTEL_OUTPUT_UNUSED	,	V_989
DP_C	,	V_1005
DP_D	,	V_1008
snb_b_fdi_train_param	,	V_329
names	,	V_988
crtc_vsync_start	,	V_586
to_intel_crtc	,	F_30
disable	,	V_199
FDI_LINK_TRAIN_PATTERN_1	,	V_319
hsw_fdi_link_train	,	V_1023
FDI_LINK_TRAIN_PATTERN_2	,	V_322
this_err	,	V_57
cpu_transcoder	,	V_73
FP_M1_DIV_SHIFT	,	V_856
PLL_REF_INPUT_TVCLKINBC	,	V_570
"pll in on but not on in use in sw tracking\n"	,	L_223
IOSF_PORT_DPIO	,	V_183
"disabling %s\n"	,	L_43
PIPE_CSC_MODE	,	F_420
nlanes	,	V_505
"wrong connector dpms state\n"	,	L_85
hsw_pc8_disable_interrupts	,	F_446
intel_dig_port	,	V_785
"crtc changed, full mode switch\n"	,	L_237
i915_redisable_vga	,	F_723
QUIRK_PIPEA_FORCE	,	V_139
intel_ddi_set_pipe_settings	,	F_274
pitches	,	V_269
pipe	,	V_71
DISPPLANE_BGRX101010	,	V_263
vlv_pllb_recal_opamp	,	F_353
"CRTC for pipe %c enabled\n"	,	L_113
cpp	,	V_236
DRM_FORMAT_RGB565	,	V_253
intel_crtc_load_lut	,	F_256
PIPECONF	,	F_45
crtc_htotal	,	V_581
intel_mark_idle	,	F_551
old_fb_obj	,	V_881
pipe_name	,	F_69
GC_CLOCK_166_250	,	V_497
num_plane	,	V_147
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_747
i9xx_dpll_compute_fp	,	F_349
cursor_visible	,	V_789
IS_CRESTLINE	,	F_152
"failed to allocate framebuffer for load-detection\n"	,	L_164
"inactive crtc, full mode set\n"	,	L_231
"Disabling package C8+\n"	,	L_135
list_for_each_entry	,	F_173
"FDI train done\n"	,	L_63
intel_finish_page_flip	,	F_567
haswell_crtc_off	,	F_284
coreclk	,	V_537
reenable_ips	,	V_399
FDI_LINK_TRAIN_NONE	,	V_302
quirk	,	T_9
TRANS_PROGRESSIVE	,	V_208
PIPE_CSC_POSTOFF_HI	,	F_417
lane	,	V_466
save_encoder_crtcs	,	V_954
min_width	,	V_1046
crtc_vblank_end	,	V_578
PLL_P1_DIVIDE_BY_TWO	,	V_573
crt	,	V_1056
PIPE_CSC_PREOFF_ME	,	F_415
"Enabling package C8+\n"	,	L_133
PIXCLK_GATE	,	V_350
IS_BROADWELL	,	F_168
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_489
PIPE_CONF_CHECK_I	,	F_612
"encoder's hw state doesn't match sw tracking "	,	L_210
port_name	,	F_122
uncloneable_encoders	,	V_926
PIPE_CONF_CHECK_X	,	F_611
pll	,	V_111
"[sw state]"	,	L_219
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_15
"m2 out of range\n"	,	L_3
"modes are different, full mode set\n"	,	L_232
"Plane [%d]:\n"	,	L_293
i915_update_gfx_val	,	F_550
FP_M2_DIV_SHIFT	,	V_860
other_active_crtc	,	V_409
IS_ERR	,	F_538
"CRTC:%d allocated %s\n"	,	L_76
ironlake_compute_clocks	,	F_423
"crtc not enabled\n"	,	L_89
"HDMI audio: eld vld status=0x%08x\n"	,	L_145
ADPA_PIPE_SELECT_MASK	,	V_169
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_379
intel_unpin_work_fn	,	F_558
len	,	V_762
reduced_clock	,	V_521
state	,	V_100
drm_vblank_pre_modeset	,	F_481
intel_suspend_hw	,	F_712
i855_get_display_clock_speed	,	F_341
intel_PLL_is_valid	,	F_22
"pll hw state mismatch\n"	,	L_227
drm_mode_object_find	,	F_656
vlv_wait_port_ready	,	F_120
was_interruptible	,	V_278
adjusted_mode	,	V_68
IS_I945GM	,	F_381
drm_get_format_name	,	F_684
intel_link_m_n	,	V_508
ironlake_crtc_disable	,	F_278
pnv_find_best_dpll	,	F_25
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_605
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_566
frame_reg	,	V_75
intel_sbi_read	,	F_215
TRANS_INTERLACE_MASK	,	V_203
"applying pipe a force quirk\n"	,	L_268
TRANS_DP_CTL	,	F_93
intel_panel_init_backlight_funcs	,	F_694
PIPE_LINK_M1	,	F_365
"IBX PCH dp port still using transcoder B\n"	,	L_33
MI_DISPLAY_FLIP	,	V_894
found	,	V_59
SDEISR	,	V_98
ILK_DISPLAY_CHICKEN_FUSES	,	V_985
BUG	,	F_121
pos	,	V_389
"encoder's stage crtc doesn't match current crtc\n"	,	L_204
lpt_program_iclkip	,	F_213
PLANE_C	,	V_904
intel_limits_g4x_hdmi	,	V_35
intel_enable_gt_powersave	,	F_710
DREF_SSC_SOURCE_MASK	,	V_152
i915_gem_obj_ggtt_offset	,	F_162
"crtc has no fb, will flip\n"	,	L_230
release_fb	,	V_850
SPRCTL	,	F_86
GEN3_SDVOC	,	V_1007
GEN3_SDVOB	,	V_1006
ppm	,	V_62
drm_mode_crtc_set_gamma_size	,	F_650
SDE_PORTC_HOTPLUG_CPT	,	V_96
LCPLL_POWER_DOWN_ALLOW	,	V_716
FDI_TX_CTL	,	F_63
intel_limits_pineview_sdvo	,	V_40
intel_limits_g4x_dual_channel_lvds	,	V_31
i9xx_pfit_enable	,	F_290
PIPE_LINK_N1	,	F_366
PCH_DPLL	,	F_640
dmi_system_id	,	V_1025
div_u64	,	F_28
DISPLAY_PLANE_ENABLE	,	V_142
divsel	,	V_346
intel_fbc_enabled	,	F_554
source	,	V_1078
align	,	V_820
intel_default_queue_flip	,	F_585
err_interruptible	,	V_232
pipe_has_enabled_pch	,	F_188
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_303
DRM_MODE_FLAG_PHSYNC	,	V_378
SDEIMR	,	V_703
PIPE_CSC_COEFF_RV_GV	,	F_412
bestn	,	V_532
PIPE_CSC_PREOFF_HI	,	F_414
assert_fdi_rx_pll	,	F_67
haswell_write_eld	,	F_487
VLV_DISPLAY_BASE	,	V_1001
intel_dmi_quirks	,	V_1037
intel_flush_primary_plane	,	F_142
FORCEWAKE_ALL	,	V_717
IS_I865G	,	F_72
"crtc not active\n"	,	L_90
"Unknown DPLL mode %08x in programmed "	,	L_166
"type: 0x%x flags: 0x%x\n"	,	L_179
KHz	,	F_327
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_488
intel_modeset_init	,	F_713
intel_modeset_vga_set_state	,	F_745
"failed to find PLL for pipe %c\n"	,	L_112
TU_SIZE_MASK	,	V_366
FDI_COMPOSITE_SYNC	,	V_334
"disabling fdi C rx\n"	,	L_57
"on"	,	L_12
"PWR_WELL_CTL2: %08x\n"	,	L_289
crtc_hsync_end	,	V_584
kzalloc	,	F_523
requested_mode	,	V_590
save_set	,	V_964
intel_dp_is_edp	,	F_666
PF_FILTER_MED_3x3	,	V_388
intel_crtc_to_shared_dpll	,	F_56
DRM_FORMAT_ABGR2101010	,	V_265
has_ck505	,	V_631
vdisplay	,	V_450
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_646
start	,	V_832
vlv_cck_read	,	F_54
hsync	,	V_873
"buffer is to small\n"	,	L_155
"Y tiled bo slipped through, driver bug!\n"	,	L_50
SOUTH_CHICKEN2	,	V_644
SOUTH_CHICKEN1	,	V_312
"hardware does not support tiling Y\n"	,	L_260
HSW_AUD_EDID_DATA	,	F_488
DRM_FORMAT_XBGR2101010	,	V_264
num_encoders	,	V_925
PORT_TRANS_SEL_MASK	,	V_166
IPS_ENABLE	,	V_397
intel_crtc	,	V_64
"LPT detected: skipping PCH PLL test\n"	,	L_16
intel_crtc_set_config	,	F_636
"Unexpected SDEIMR bits enabled: 0x%x\n"	,	L_125
"CPU transcoder: %c\n"	,	L_303
intel_limits_ironlake_dual_lvds	,	V_27
dotclock	,	V_948
"swapping pipes &amp; planes for FBC\n"	,	L_242
"unsupported pixel format: %s\n"	,	L_266
"LCPLL not locked yet\n"	,	L_131
__intel_ring_advance	,	F_576
"port num:%d\n"	,	L_149
intel_is_dual_link_lvds	,	F_12
drm_encoder_cleanup	,	F_316
intel_set_mode	,	F_539
VSYNC	,	F_232
MI_NOOP	,	V_893
compute_config	,	V_933
"fdi link B uses too many lanes to enable link C\n"	,	L_96
"SPLL enabled\n"	,	L_115
"WRPLL2 enabled\n"	,	L_117
haswell_set_pipeconf	,	F_421
DRM_DEBUG_DRIVER	,	F_59
intel_connector_break_all_links	,	F_718
destroy	,	V_852
"PCH PWM1 enabled\n"	,	L_121
intel_user_framebuffer_create	,	F_687
clamp_t	,	F_520
i9xx_enable_pll	,	F_117
"PLL state assertion failure (expected %s, current %s)\n"	,	L_14
DRIVER_MODESET	,	V_977
drm_calc_timestamping_constants	,	F_625
assert_pll_enabled	,	F_139
primary	,	V_281
ibx_pch_dpll_init	,	F_646
D_COMP	,	V_712
ibx_pch_dpll_get_hw_state	,	F_639
vlv_enable_pll	,	F_108
dport	,	V_191
hsw_compute_ips_config	,	F_330
modeset_update_power_wells	,	F_472
DISPPLANE_SEL_PIPE_SHIFT	,	V_146
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_486
"m1 &lt;= m2\n"	,	L_5
PF_ENABLE	,	V_387
CURSOR_X_SHIFT	,	V_804
intel_limits_g4x_sdvo	,	V_37
ironlake_needs_fb_cb_tune	,	F_424
intel_helper_funcs	,	V_970
tiling_mode	,	V_225
"FDI_RX_IIR 0x%x\n"	,	L_58
DSPFREQSTAT_MASK	,	V_435
intel_connector_dpms	,	F_321
DP_PIPEB_SELECT	,	V_170
load_detect_mode	,	V_851
pch_transcoder	,	V_216
intel_link_compute_m_n	,	F_329
"active encoder's pipe doesn't match"	,	L_211
cursor_y	,	V_800
i915_disable_vga	,	F_702
cursor_x	,	V_799
fail_unpin	,	V_819
IS_BROADWATER	,	F_151
PIPECONF_DITHER_TYPE_SP	,	V_600
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_623
i915_gem_alloc_object	,	F_532
atomic_dec	,	F_559
enabled_crtcs	,	V_946
PLANE_B	,	V_902
SUPPORTS_INTEGRATED_DP	,	F_673
PLANE_A	,	V_900
SBI_SSCCTL6	,	V_352
DPIO_P1_SHIFT	,	V_542
intel_modeset_pipe_config	,	F_602
check_crtc_state	,	F_618
HAS_FBC	,	F_651
done	,	V_731
intel_pipe_to_cpu_transcoder	,	F_31
DSPFREQSTAT_SHIFT	,	V_436
"[ENCODER:%d:%s] manually disabled\n"	,	L_279
check_encoder_cloning	,	F_601
"eDP"	,	L_252
i845_update_cursor	,	F_505
enabled_power_domains	,	V_742
pipe_to_crtc_mapping	,	V_72
VLV_HDMIW_HDMIEDID	,	F_495
LVDS_BORDER_ENABLE	,	V_622
INTEL_PCH_TYPE	,	F_427
gmch_pfit	,	V_420
intel_modeset_init_hw	,	F_708
p2_fast	,	V_54
POWER_DOMAIN_INIT	,	V_737
mappable_base	,	V_1055
intel_mark_page_flip_active	,	F_569
intel_check_plane_mapping	,	F_720
fdi_link_train	,	V_367
htotal	,	V_591
DISPPLANE_BGRX888	,	V_257
i915_gem_init_swizzling	,	F_457
lpt_disable_clkout_dp	,	F_402
CURSIZE	,	V_825
pch_port	,	V_214
pipe_dsl_stopped	,	F_41
ironlake_get_pfit_config	,	F_432
DDI_BUF_CTL_A	,	V_993
assert_cursor	,	F_70
FP_M2_DIV_MASK	,	V_862
temp	,	V_299
vlv_clock	,	F_7
intel_encoder_dpms	,	F_318
GC_LOW_FREQUENCY_ENABLE	,	V_490
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_863
refclk	,	V_10
WARN_ON	,	F_2
SFUSE_STRAP	,	V_995
min_t	,	F_345
intel_crtc_compute_config	,	F_331
intel_ring_buffer	,	V_221
PIPECONF_PROGRESSIVE	,	V_606
funcs	,	V_846
intel_crtc_destroy	,	F_555
pending_flip_queue	,	V_345
connectors	,	V_960
"%s\n"	,	L_220
intel_ring_cacheline_align	,	F_582
ident	,	V_1026
TRANS_DP_PORT_SEL_NONE	,	V_411
haswell_crtc_enable_planes	,	F_267
den	,	V_500
stride	,	V_1015
gmch_ctrl	,	V_1064
write_eld	,	V_787
i9xx_find_best_dpll	,	F_24
assert_dsi_pll_enabled	,	F_138
dev	,	V_2
SUPPORTS_TV	,	F_675
PLL_REF_INPUT_DREFCLK	,	V_572
intel_ddi_pll_init	,	F_638
DERRMR	,	V_907
intel_eld_uptodate	,	F_485
intel_limit_t	,	T_3
dpio_lock	,	V_104
drm_framebuffer_init	,	F_686
ARRAY_SIZE	,	F_200
intel_fuzzy_clock_check	,	F_609
intel_release_load_detect_pipe	,	F_540
drm_mode_equal	,	F_633
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_324
hsw_update_package_c8	,	F_462
IS_HASWELL	,	F_167
intel_crtc_update_dpms	,	F_311
assert_shared_dpll_disabled	,	F_126
active	,	V_65
intel_crtc_funcs	,	V_969
"enable %s (active %d, on? %d)for crtc %d\n"	,	L_40
"m1 out of range\n"	,	L_4
DSPPOS	,	F_391
domain	,	V_741
FP_N_PINEVIEW_DIV_MASK	,	V_857
"cpu_transcoder: %c\n"	,	L_181
busaddr	,	V_824
"enabling %s\n"	,	L_41
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_564
"[CRTC:%d]\n"	,	L_212
pci_read_config_word	,	F_338
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_568
DRM_FORMAT_UYVY	,	V_1017
""	,	L_274
"FDI train 1 fail!\n"	,	L_60
LCPLL_PLL_LOCK	,	V_711
hdisplay	,	V_448
"ELD size %d\n"	,	L_141
assert_pch_ports_disabled	,	F_104
"cursor cannot be tiled\n"	,	L_156
reg_val	,	V_528
IS_GEN2	,	F_18
DEIMR	,	V_701
i915_get_display_clock_speed	,	F_335
ironlake_fdi_link_train	,	F_190
IS_GEN8	,	F_693
IS_GEN7	,	F_433
wait_for	,	F_34
IS_GEN3	,	F_716
IS_GEN6	,	F_198
drm_vblank_get	,	F_588
IS_GEN5	,	F_6
subsystem_device	,	V_1035
"%d display pipe%s available.\n"	,	L_272
"  SIZE: %08x\n"	,	L_296
lpt_enable_pch_transcoder	,	F_131
DRM_FORMAT_ARGB2101010	,	V_262
msb_divisor_value	,	V_358
INTEL_OUTPUT_LVDS	,	V_25
SNB_GMCH_CTRL	,	V_1062
num_shared_dpll	,	V_384
cpt_enable_fdi_bc_bifurcation	,	F_235
vblank	,	V_1082
intel_dotclock_calculate	,	F_545
crtc_vblank_start	,	V_585
vsync_end	,	V_595
SBI_MPHY	,	V_647
"flip queue: crtc already busy\n"	,	L_173
intel_plane	,	V_391
"Unknown pnv display core clock 0x%04x\n"	,	L_98
ironlake_crtc_off	,	F_283
intel_display_power_domain	,	V_740
match_clock	,	V_51
pending_flip_obj	,	V_882
drm_crtc_cleanup	,	F_557
SR01	,	V_1042
intel_prepare_ddi	,	F_456
plane_name	,	F_80
valleyview_get_vco	,	F_292
is_dsi	,	V_445
vlv_dpio_read	,	F_354
AUD_CONFIG_N_VALUE_INDEX	,	V_778
INTEL_FLIP_COMPLETE	,	V_883
i915_gem_object_finish_gpu	,	F_177
pre_pll_enable	,	V_446
phaseinc	,	V_347
SFUSE_STRAP_DDIB_DETECTED	,	V_996
lvds_downclock_avail	,	V_615
PCH_TRANS_LINK_M1	,	F_361
info	,	V_119
DRM_MODE_FLAG_NHSYNC	,	V_929
count	,	V_955
best_clock	,	V_52
lvds_reg	,	V_123
"unsupported depth\n"	,	L_177
VLV_AUD_CFG	,	F_496
link_freq	,	V_870
vga_get_uninterruptible	,	F_704
INTEL_PCH_LPT_LP_DEVICE_ID_TYPE	,	V_651
pch_pfit	,	V_295
final	,	V_627
to_intel_connector	,	F_537
get_pipe_power_domains	,	F_465
haswell_get_pipe_config	,	F_478
assert_fdi_tx_disabled	,	F_133
gcfgc	,	V_480
FDI_FE_ERRC_ENABLE	,	V_307
TRANS_LEGACY_INTERLACED_ILK	,	V_206
ibx_pch_dpll_names	,	V_967
DIP_PORT_SEL_MASK	,	V_781
intel_update_fbc	,	F_184
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_28
cur_cdclk	,	V_440
FDI_RX_CHICKEN	,	F_194
TRANS_DP_ENH_FRAMING	,	V_376
i9xx_crtc_enable	,	F_306
intel_gen4_queue_flip	,	F_578
"Primary plane already disabled\n"	,	L_49
"Failed to disable D_COMP\n"	,	L_128
cancel_work_sync	,	F_556
drm_av_sync_delay	,	F_504
assert_pch_transcoder_disabled	,	F_90
retry	,	V_323
assert_fdi_tx_enabled	,	F_128
ironlake_fdi_compute_config	,	F_325
"ELD: DisplayPort detected\n"	,	L_148
"FDI_RX_IIR before link train 0x%x\n"	,	L_65
i865_get_display_clock_speed	,	F_340
plane_bpp	,	V_928
crtc_vsync_end	,	V_587
pre_enable	,	V_406
prefer_shadow	,	V_1049
valleyview_set_cdclk	,	F_293
HAS_DDI	,	F_61
ironlake_fdi_pll_disable	,	F_202
hsw_enable_pc8_work	,	F_442
SDVO_PIPE_SEL	,	F_96
intel_crtc_dpms_overlay	,	F_286
PCH_TRANS_LINK_N1	,	F_362
VGA_SR_DATA	,	V_1044
PCI_ANY_ID	,	V_1034
save_connector_encoders	,	V_953
intel_wait_for_vblank	,	F_37
"downclocking LVDS\n"	,	L_170
PFIT_PIPE_MASK	,	V_619
ENOMEM	,	V_815
pipeB_h	,	V_452
eld_vld	,	V_458
intel_prepare_page_flip	,	F_174
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_484
compute_baseline_pipe_bpp	,	F_596
shared_dpll	,	V_109
intel_enable_planes	,	F_249
"Primary plane already enabled\n"	,	L_48
trans_edp_pipe	,	V_745
"pipe %c sprite %c init failed: %d\n"	,	L_275
tiles	,	V_239
AUD_CONFIG_N_PROG_ENABLE	,	V_779
hook	,	V_1036
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_749
vtot	,	V_874
"pipe_off wait timed out\n"	,	L_11
"CPU PWM2 enabled\n"	,	L_120
"DVO"	,	L_246
intel_limits_i8xx_dac	,	V_46
lock	,	V_725
pitch	,	V_237
intel_get_pipe_from_crtc_id	,	F_654
m_n	,	V_509
IS_G33	,	F_382
intel_iommu_gfx_mapped	,	V_218
has_vga	,	V_657
intel_crt_init	,	F_664
"enabling CxSR downclocking\n"	,	L_100
hsw_disable_ips	,	F_255
encoder	,	V_23
PCH_TRANS_HSYNC	,	F_225
DSPSTRIDE	,	F_163
intel_ddi_init	,	F_665
DPIO_ENABLE_CALIBRATION	,	V_548
dpms_property	,	V_938
plane_bit	,	V_898
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_563
PCH_RAWCLK_FREQ	,	V_6
intel_fb	,	V_243
drm_sysfs_connector_remove	,	F_739
hpllcc	,	V_493
intel_plane_init	,	F_717
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_903
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_901
vga_put	,	F_707
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_905
dot	,	V_19
assert_plane_disabled	,	F_313
vlv_crtc_clock_get	,	F_393
"FDI train done.\n"	,	L_64
"Invalid"	,	L_255
file	,	V_808
modeset_pipes	,	V_442
cursor_addr	,	V_801
SDVO_PIPE_SEL_MASK	,	V_164
"HDMI audio: audio conf: 0x%08x\n"	,	L_146
max	,	V_49
intel_i2c_reset	,	F_299
"disabling CxSR downclocking\n"	,	L_101
HSW_BLC_PWM2_CTL	,	V_693
IBX_AUD_CNTL_ST	,	F_494
ironlake_get_refclk	,	F_405
"Num Pipes: %d\n"	,	L_288
intel_digital_port	,	V_86
intel_display_handle_reset	,	F_172
DRM_FORMAT_ARGB1555	,	V_251
DISPPLANE_GAMMA_ENABLE	,	V_617
drm_mode_legacy_fb_format	,	F_533
pipeB_y	,	V_288
pipeB_x	,	V_287
pipeB_w	,	V_451
"CPU PWM1 enabled\n"	,	L_119
LCPLL_PLL_DISABLE	,	V_710
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_750
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_724
gen6_gt_force_wake_get	,	F_440
__work	,	V_720
DPLL_MODE_MASK	,	V_865
QUIRK_LVDS_SSC_DISABLE	,	V_518
intel_reset_dpio	,	F_107
crtc_enable	,	V_454
vsync_start	,	V_594
intel_limits_pineview_lvds	,	V_39
"encoder active on the wrong pipe\n"	,	L_91
err_unpin	,	V_233
"active crtc, but not enabled in sw tracking\n"	,	L_213
is_crtc_connector_off	,	F_631
SBI_DBUFF0	,	V_655
SDVO_PIPE_B_SELECT	,	V_171
intel_display_capture_error_state	,	F_747
DVS_ENABLE	,	V_150
framebuffer_references	,	V_1011
intel_clock_t	,	T_2
intel_framebuffer_create_for_mode	,	F_531
pipe_from_crtc_id	,	V_974
filp	,	V_1021
drm_mode_config_reset	,	F_730
"pll active crtcs mismatch (expected %i, found %i)\n"	,	L_225
FDI_BC_BIFURCATION_SELECT	,	V_313
VGA_SR_INDEX	,	V_1043
haswell_crtc_disable	,	F_279
intel_ddi_fdi_disable	,	F_282
intel_quirks	,	V_1029
ADPA_DAC_ENABLE	,	V_168
SBI_SSCDIVINTPHASE_DIR	,	F_217
cleanup	,	V_919
intel_connector_attach_encoder	,	F_743
dsi	,	V_215
position	,	V_1075
LVDS_PORT_EN	,	V_165
CPT_AUD_CNTRL_ST2	,	V_784
__intel_set_mode	,	F_621
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_32
compute_m_n	,	F_344
INTEL_FLIP_PENDING	,	V_887
drm_get_connector_name	,	F_320
tmp_crtc	,	V_935
drm_mode_object	,	V_975
has_active_crtc	,	V_1058
PIPE_DATA_M_G4X	,	F_367
intel_dmi_reverse_brightness	,	F_699
IS_G4X	,	F_15
dpll_hw_state	,	V_188
can_ssc	,	V_632
atomic_inc_not_zero	,	F_568
check_shared_dpll_state	,	F_619
has_dp_encoder	,	V_555
subsystem_vendor	,	V_1033
"plane %c assertion failure (expected %s, current %s)\n"	,	L_26
haswell_modeset_global_resources	,	F_474
clock_limit	,	V_476
MI_DISPLAY_FLIP_I915	,	V_895
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_492
master	,	V_282
container_of	,	F_443
"No FB bound\n"	,	L_53
SBI_SSCCTL_DISABLE	,	V_354
drm_file	,	V_807
with_spread	,	V_648
DISPLAY_RATE_SELECT_FPA1	,	V_854
intel_encoder_destroy	,	F_315
"HDMI audio: pin eld vld status=0x%08x\n"	,	L_144
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_305
VGA_DISP_DISABLE	,	V_1045
has_edp_a	,	F_659
vlv_cck_write	,	F_296
"FDI train 1 done.\n"	,	L_59
pixel_format	,	V_247
intel_crtc_gamma_set	,	F_521
intel_encoder_clones	,	F_658
SBI_ICLK	,	V_353
ironlake_update_plane	,	F_166
hsw_crtc_supports_ips	,	F_265
fdi_m_n	,	V_472
crtc_clock	,	V_69
height	,	V_811
"encoder-&gt;connectors_active not set\n"	,	L_87
pipe_domains	,	V_738
ret_n	,	V_503
"unknown pipe linked to edp transcoder\n"	,	L_137
"[ENCODER:%d:%s]\n"	,	L_203
check_connector_state	,	F_616
SHRT_MIN	,	V_827
intel_ring_emit	,	F_574
to_intel_encoder	,	F_314
ret_m	,	V_502
valleyview_modeset_global_resources	,	F_304
uint8_t	,	T_7
intel_dump_pipe_config	,	F_598
connectors_active	,	V_453
PIPEMISC_DITHER_10_BPC	,	V_666
ivybridge_update_fdi_bc_bifurcation	,	F_236
flip_mask	,	V_888
i9xx_get_pfit_config	,	F_392
intel_g4x_limit	,	F_13
PIPECONF_INTERLACE_MASK	,	V_204
min	,	V_48
vlv_bunit_read	,	F_297
PCH_TRANS_DATA_M1	,	F_358
coeff	,	V_659
DISPPLANE_BGRX565	,	V_254
intel_ddi_disable_transcoder_func	,	F_280
dpms_mode	,	V_844
ironlake_crtc_enable	,	F_260
IS_VALLEYVIEW	,	F_17
ivb_modeset_global_resources	,	F_189
CURSOR_GAMMA_ENABLE	,	V_792
drm_i915_private	,	V_3
connected_sink_compute_bpp	,	F_595
"ips: %i\n"	,	L_193
kcalloc	,	F_629
SUPPORTS_DIGITAL_OUTPUTS	,	F_671
vlv_disable_pll	,	F_119
CURSOR_FORMAT_ARGB	,	V_793
"[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n"	,	L_238
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_565
PCH_TRANSCONF	,	F_91
DSPSIZE	,	F_390
drm_get_encoder_name	,	F_483
current_config	,	V_941
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_29
DISPPLANE_BGRX555	,	V_252
"encoder not enabled\n"	,	L_88
"Using SSC on panel\n"	,	L_104
irq_lock	,	V_700
DPLL_ID_PRIVATE	,	V_382
"%s assertion failure (expected %s, current %s)\n"	,	L_18
intel_limit	,	F_14
cloneable	,	V_927
CURSOR_TRICKLE_FEED_DISABLE	,	V_798
"mode set failed: pipe %c stuck\n"	,	L_79
drm_mode_debug_printmodeline	,	F_600
FDI_DP_PORT_WIDTH_MASK	,	V_317
DPIO_N_SHIFT	,	V_544
quirk_invert_brightness	,	F_698
assert_sprites_disabled	,	F_83
I915_TILING_NONE	,	V_226
vsync	,	V_875
master_priv	,	V_280
i915_gem_attach_phys_object	,	F_515
intel_overlay_switch_off	,	F_287
AUDIO_OUTPUT_ENABLE_A	,	V_776
new_encoder	,	V_849
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_328
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_174
intel_user_framebuffer_destroy	,	F_680
intel_dp_set_m_n	,	F_371
PCH_TRANS_DATA_N1	,	F_360
i9xx_crtc_disable	,	F_308
"panel assertion failure, pipe %c regs locked\n"	,	L_23
index_mask	,	V_981
possible_clones	,	V_1010
allow	,	V_728
"HDMI audio: enable codec\n"	,	L_143
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_25
driver_priv	,	V_283
IBX_HDMIW_HDMIEDID	,	F_492
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_189
SDE_PORTC_HOTPLUG	,	V_92
mask	,	V_734
active_crtcs	,	V_947
hblank	,	V_1081
LCPLL_CD_SOURCE_FCLK	,	V_708
ifb	,	V_840
intel_dsi_init	,	F_670
hpll_freq	,	V_426
DPLL_VGA_MODE_DIS	,	V_551
PCH_TRANS_HBLANK	,	F_223
intel_fbdev_output_poll_changed	,	F_688
pitch_limit	,	V_1014
flush_workqueue	,	F_589
LPT_TRANSCONF	,	V_213
wake_up_all	,	F_564
PIPE_CSC_COEFF_RU_GU	,	F_410
base	,	V_108
quirks	,	V_138
FW_BLC_SELF_EN	,	V_416
"SDVO"	,	L_247
IS_IVYBRIDGE	,	F_187
tracked_pipe	,	V_943
vlv_punit_write	,	F_295
SBI_GEN0	,	V_654
PIPE_LINK_N_G4X	,	F_370
ironlake_pfit_enable	,	F_247
enable	,	V_198
DISPPLANE_RGBX101010	,	V_266
PIPEMISC_DITHER_12_BPC	,	V_667
"failed to restore config after modeset failure\n"	,	L_241
dpms	,	V_460
g4x_write_eld	,	F_486
PCH_PP_CONTROL	,	V_127
val	,	V_101
dpll	,	V_47
work	,	V_880
assert_pch_dp_disabled	,	F_102
SHRT_MAX	,	V_828
PIPE_DATA_M1	,	F_239
fail	,	V_816
SBI_SSCCTL_PATHALT	,	V_653
intel_ironlake_limit	,	F_11
i915_gem_object_put_fence	,	F_514
FP_M2_PINEVIEW_DIV_MASK	,	V_859
WARN_ONCE	,	F_581
intel_connector_get_hw_state	,	F_323
DSL_LINEMASK_GEN3	,	V_84
ENODEV	,	V_906
"vblank wait timed out\n"	,	L_10
PIPE_DATA_N1	,	F_364
"Using SSC on eDP\n"	,	L_105
BLC_PWM_CPU_CTL2	,	V_691
I915_READ	,	F_4
bestm1	,	V_533
mutex	,	V_276
vbt	,	V_516
bestm2	,	V_534
DPIO_PHY_IOSF_PORT	,	F_106
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_21
POWER_DOMAIN_PIPE	,	F_467
phys_obj	,	V_823
intel_limits_ironlake_dual_lvds_100m	,	V_26
BLM_PCH_PWM_ENABLE	,	V_695
hdmiw_hdmiedid	,	V_771
needs_recompute	,	V_470
update_plane	,	V_275
intel_panel_destroy_backlight	,	F_738
iclk_pi_range	,	V_356
DSPTILEOFF	,	F_164
event	,	V_884
vco	,	V_18
ips_enabled	,	V_392
"pipe bpp: %i, dithering: %i\n"	,	L_182
assert_cursor_disabled	,	F_137
CCK_DISPLAY_CLOCK_CONTROL	,	V_438
drm_send_vblank_event	,	F_562
DRM_FORMAT_YUYV	,	V_1016
drm_framebuffer_cleanup	,	F_679
intel_dvo_init	,	F_674
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_335
DRM_FORMAT_XRGB2101010	,	V_261
udelay	,	F_114
DRM_FORMAT_XBGR8888	,	V_258
vsyncshift	,	V_576
MI_SRM_LRM_GLOBAL_GTT	,	V_911
intel_init_display	,	F_689
intel_modeset_suspend_hw	,	F_711
PCH_TRANS_VBLANK	,	F_229
FDI_RX_TP1_TO_TP2_48	,	V_326
hsw_disable_lcpll	,	F_437
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_175
DSL_LINEMASK_GEN2	,	V_83
intel_modeset_update_state	,	F_607
"failed to move cursor bo into the GTT\n"	,	L_157
"  TILEOFF: %08x\n"	,	L_300
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_637
atomic_inc	,	F_591
assert_planes_disabled	,	F_81
LCPLL_CTL	,	V_707
intel_dpll_id	,	V_383
"n out of range\n"	,	L_1
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_31
drm_helper_move_panel_connectors_to_head	,	F_677
ironlake_init_pch_refclk	,	F_396
enc_to_dig_port	,	F_397
"only 2 lanes on haswell, required: %i lanes\n"	,	L_94
IS_I945G	,	F_380
intel_get_pipe_timings	,	F_385
i9xx_update_pll_dividers	,	F_350
drm_i915_private_t	,	T_8
TRANS_DP_SYNC_MASK	,	V_373
BCLRPAT	,	F_291
irqflags	,	V_684
bw_constrained	,	V_473
need_vtd_wa	,	F_148
i9xx_update_plane	,	F_160
DSPOFFSET	,	F_169
g4x_wait_for_vblank	,	F_32
"encoder's active_connectors set, but no crtc\n"	,	L_205
offset	,	V_240
bestp1	,	V_535
TRANS_INTERLACED	,	V_207
bestp2	,	V_536
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_34
PTR_ERR	,	F_623
i9xx_update_cursor	,	F_506
drm_i915_error_state_buf	,	V_1083
intel_crtc_wait_for_pending_flips	,	F_210
hsw_enable_package_c8	,	F_459
intel_get_load_detect_pipe	,	F_536
CURCNTR	,	F_73
hsw_restore_lcpll	,	F_439
LVDS	,	V_130
intel_update_watermarks	,	F_263
TRANS_ENABLE	,	V_155
intel_cpu_pll_init	,	F_637
htot	,	V_872
vlv_dpio_write	,	F_356
TRANS_CHICKEN2	,	F_130
intel_limits_g4x_single_channel_lvds	,	V_32
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_381
drm_gem_object_lookup	,	F_513
FDI_RX_ENABLE	,	V_118
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_325
crtc_it	,	V_408
"%s pitch (%d) must be at less than %d\n"	,	L_262
"  ADDR: %08x\n"	,	L_298
DSI_PLL_VCO_EN	,	V_106
ironlake_get_fdi_m_n_config	,	F_431
PIXCLK_GATE_GATE	,	V_351
inb	,	F_706
VLV_REF_DW13	,	V_529
GC_CLOCK_133_200	,	V_495
PIPEMISC	,	F_422
PCH_HDMIC	,	V_180
PCH_HDMIB	,	V_179
PIPECONF_12BPC	,	V_658
PCH_HDMID	,	V_181
"probing SDVOC\n"	,	L_258
"[CRTC:%d] hw state adjusted, was %s, now %s\n"	,	L_277
intel_hdmi_init	,	F_669
drm_i915_master_private	,	V_279
i915_panel_use_ssc	,	V_515
"CRTC fixup failed\n"	,	L_197
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_36
crtc_id	,	V_978
TRANS_DDI_FUNC_CTL	,	F_62
crtc_mask	,	V_1009
CURSOR_FORMAT_MASK	,	V_791
assert_can_disable_lcpll	,	F_436
unpin_work	,	V_343
intel_set_pipe_timings	,	F_384
aud_config	,	V_773
check_encoder_state	,	F_617
fbdev	,	V_839
DREF_NONSPREAD_CK505_ENABLE	,	V_635
VBLANK	,	F_230
HAS_PCH_LPT	,	F_58
SDVO_ENABLE	,	V_162
mode_fits_in_fbdev	,	F_534
quirk_pipea_force	,	F_695
fb_base	,	V_1053
drm_mode_set_name	,	F_547
assert_plane	,	F_78
intel_modeset_setup_hw_state	,	F_726
"[CONNECTOR:%d:%s] to [NOCRTC]\n"	,	L_234
pfit_enabled	,	V_733
i945_get_display_clock_speed	,	F_334
CURSOR_POS_SIGN	,	V_803
aligned_height	,	V_1012
PIPEMISC_DITHER_ENABLE	,	V_668
obj_to_crtc	,	F_657
force_restore	,	V_1060
intel_ddi_put_crtc_pll	,	F_285
GEN6_PCODE_WRITE_D_COMP	,	V_714
intel_framebuffer_fini	,	F_678
FDI_PLL_BIOS_0	,	V_8
tile_offset	,	V_1077
PIPESRC	,	F_180
INVALID_PIPE	,	V_971
drm_crtc	,	V_20
DSPFREQGUAR_MASK	,	V_433
CPT_AUD_CNTL_ST	,	F_500
postoff	,	V_660
G4X_ELDV_DEVCL_DEVBLC	,	V_766
PF_WIN_POS	,	F_182
pipe_C_crtc	,	V_310
drm_i915_gem_object	,	V_219
PCH_TRANS_VTOTAL	,	F_227
num_connectors	,	V_519
hsw_disable_package_c8	,	F_460
ENOENT	,	V_814
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_95
PIPECONF_CXSR_DOWNCLOCK	,	V_604
PLL_P2_DIVIDE_BY_4	,	V_574
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_641
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_178
intel_init_pch_refclk	,	F_404
intel_unregister_dsm_handler	,	F_734
cdclk	,	V_430
"rejecting invalid cloning configuration\n"	,	L_195
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_908
"crtc active state doesn't match with hw state "	,	L_216
refcount	,	V_195
i915_enable_ips	,	V_475
"tiled"	,	L_263
lvds_downclock	,	V_616
red	,	V_829
FP_N_DIV_SHIFT	,	V_858
i9xx_crtc_clock_get	,	F_395
reg	,	V_79
"encoder's enabled state mismatch "	,	L_206
intel_crtc_update_sarea_pos	,	F_178
finish	,	V_813
eld	,	V_760
line2	,	V_81
drm_mode_set	,	V_958
line1	,	V_80
ret	,	V_224
TRANS_DP_BPC_MASK	,	V_374
pnv_get_display_clock_speed	,	F_337
intel_user_framebuffer_create_handle	,	F_681
assert_dsi_pll	,	F_52
POSTING_READ	,	F_113
ironlake_check_fdi_lanes	,	F_324
i915_vgacntrl_reg	,	F_703
"pll in active use but not on in sw tracking\n"	,	L_222
LVDS_PIPE	,	F_99
DATA_LINK_M_N_MASK	,	V_501
port	,	V_87
intel_display_print_error_state	,	F_749
PF_CTL	,	F_181
alignment	,	V_223
PIPECONF_FRAME_START_DELAY_MASK	,	V_1057
SDVO_PIPE_SEL_CPT	,	F_95
"Unexpected DEIMR bits enabled: 0x%x\n"	,	L_124
drm_helper_mode_fill_fb_struct	,	F_685
train_done	,	V_336
intel_cleanup_overlay	,	F_741
switch_to_fclk	,	V_705
pci_write_config_word	,	F_746
drm_gem_object_reference	,	F_590
DISPPLANE_8BPP	,	V_249
"Unexpected PCH type %d\n"	,	L_111
kmalloc	,	F_622
aud_cntrl_st2	,	V_774
end	,	V_833
smp_rmb	,	F_561
valleyview_crtc_enable	,	F_305
"has_panel %d has_lvds %d has_ck505 %d\n"	,	L_103
"Failed to disable PCH transcoder\n"	,	L_47
sandybridge_pcode_write	,	F_254
intel_fdi_link_freq	,	F_5
AUDIO_ELD_VALID_A	,	V_777
i9xx_set_pipeconf	,	F_387
iclk_virtual_root_freq	,	V_355
pfit_domain	,	V_744
"Failed to enable PCH transcoder\n"	,	L_45
FP_N_DIV_MASK	,	V_861
IS_PINEVIEW	,	F_16
"FDI train 2 fail!\n"	,	L_62
intel_runtime_pm_get	,	F_454
i8xx_update_pll	,	F_383
TRANSCODER_C	,	V_1070
clock_set	,	V_613
DRM_DEBUG	,	F_683
TRANSCODER_B	,	V_1069
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_20
"timed out waiting for port %c ready: 0x%08x\n"	,	L_39
tries	,	V_314
ILK_eDP_A_DISABLE	,	V_986
haswell_mode_set_planes_workaround	,	F_271
IS_I830	,	F_112
TRANSCODER_A	,	V_210
"Encoder config failure\n"	,	L_196
CONFIG_DRM_I915_FBDEV	,	F_535
gmch_m	,	V_511
HAS_PC8	,	F_445
gmch_n	,	V_512
to_delayed_work	,	F_444
DRM_FORMAT_C8	,	V_248
max_width	,	V_1051
intel_limits_ironlake_single_lvds	,	V_29
double_wide	,	V_478
CSC_MODE_YUV_TO_RGB	,	V_661
"DSI"	,	L_253
assert_plane_enabled	,	F_191
i9xx_get_pipe_config	,	F_394
drm_mode_config	,	V_625
intel_dump_crtc_timings	,	F_597
PFIT_CONTROL	,	V_422
CURBASE	,	F_289
gen6_fdi_link_train	,	F_196
"loop in pipe configuration computation\n"	,	L_198
intel_best_encoder	,	F_742
"Pipe [%d]:\n"	,	L_290
intel_modeset_update_staged_output_state	,	F_593
"[CONNECTOR:%d:%s]\n"	,	L_84
cursor_needs_physical	,	V_817
phasedir	,	V_349
intel_crtc_update_sarea	,	F_310
handle	,	V_809
"Analog"	,	L_245
PFIT_PGM_RATIOS	,	V_424
DISPLAY_IPS_CONTROL	,	V_395
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_909
connector	,	V_457
"p out of range\n"	,	L_6
intel_cpu_transcoder_set_m_n	,	F_363
FDI_RX_MISC	,	F_197
i915_gem_detach_phys_object	,	F_516
get_pipe_config	,	V_944
intel_framebuffer_init	,	F_526
"cursor off\n"	,	L_153
ironlake_pch_clock_get	,	F_435
pipeA_h	,	V_449
vlv_find_best_dpll	,	F_27
SBI_SSCCTL	,	V_652
wrpll1_refcount	,	V_687
GAMMA_MODE	,	F_259
num_transcoders	,	V_1079
QUIRK_INVERT_BRIGHTNESS	,	V_1024
HSW_PWR_WELL_STATE_ENABLED	,	V_1059
CONFIG_INTEL_IOMMU	,	F_149
err	,	V_53
DPIO_CMNRST	,	V_187
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_283
PIPECONF_INTERLACE_MASK_HSW	,	V_212
DPIO_K_SHIFT	,	V_545
"plane %c assertion failure, should be disabled but not\n"	,	L_27
"framebuffer init failed %d\n"	,	L_267
assert_fdi_rx_pll_enabled	,	F_140
min_height	,	V_1047
PALETTE	,	F_257
PIPESTAT	,	F_38
trans_dp_ctl	,	V_159
"more active pll users than references: %i vs %i\n"	,	L_221
intel_modeset_gem_init	,	F_728
"  Power: %s\n"	,	L_291
tile_rows	,	V_238
valleyview_modeset_global_pipes	,	F_303
SDE_PORTD_HOTPLUG	,	V_94
intel_sbi_write	,	F_214
crtc_mode_set	,	V_753
mode	,	V_377
CCK_REG_DSI_PLL_CONTROL	,	V_105
intel_crtc_cursor_move	,	F_519
gtt_offset	,	V_913
is_lvds	,	V_611
GC_CLOCK_100_200	,	V_496
PCH_TRANS_HTOTAL	,	F_221
disable_count	,	V_726
DRM_FORMAT_VYUY	,	V_1019
IPS_CTL	,	V_396
intel_display_power_get	,	F_470
"FDI requires downspread\n"	,	L_109
DDI_INIT_DISPLAY_DETECTED	,	V_994
crtc_disable	,	V_455
pipeA_y	,	V_286
uint16_t	,	T_6
DPLL_PORTB_READY_MASK	,	V_193
pipeA_x	,	V_285
DSPFREQGUAR_SHIFT	,	V_434
intel_crtc_disable	,	F_312
pipeA_w	,	V_447
struct_mutex	,	V_290
gen6_gt_force_wake_put	,	F_441
allow_power_down	,	V_706
DRM_FORMAT_ABGR8888	,	V_259
D_COMP_RCOMP_IN_PROGRESS	,	V_715
ironlake_fdi_pll_enable	,	F_201
SFUSE_STRAP_DDID_DETECTED	,	V_998
"double wide: %i\n"	,	L_194
G4X_ELDV_DEVCTG	,	V_767
power_domains	,	V_735
INTEL_OUTPUT_UNKNOWN	,	V_991
FDI_TX_PLL_ENABLE	,	V_120
VLV_CMN_DW0	,	V_539
linear_offset	,	V_244
PANEL_UNLOCK_REGS	,	V_132
TRANS_STATE_ENABLE	,	V_209
intel_connector	,	V_464
PIPECONF_DITHER_EN	,	V_599
intel_sanitize_crtc	,	F_721
"enabled"	,	L_191
i9xx_disable_pll	,	F_118
DPLL_REFA_CLK_ENABLE_VLV	,	V_184
req_cdclk	,	V_444
TRANS_DDI_SELECT_PORT	,	F_479
rps	,	V_393
"Unknown"	,	L_254
PIPECONF_8BPC	,	V_602
ironlake_get_lanes_required	,	F_328
disable_fbc	,	V_274
spll_refcount	,	V_686
intel_gen3_queue_flip	,	F_577
FDI_DP_PORT_WIDTH	,	F_193
"ELD on port %c\n"	,	L_151
lpt_pch_enable	,	F_243
ring	,	V_877
DIV_ROUND_UP	,	F_528
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_942
mode_changed	,	V_961
intel_panel_use_ssc	,	F_346
intel_crtc_mode_from_pipe_config	,	F_386
dp_m_n	,	V_530
drm_core_check_feature	,	F_655
DSPCNTR	,	F_79
vlv_punit_read	,	F_294
"HDMI audio pixel clock setting for %d not found, falling back to defaults\n"	,	L_139
"CRTC:%d sharing existing %s (refcount %d, ative %d)\n"	,	L_75
CURBASE_IVB	,	F_508
fb_changed	,	V_962
"[modeset]"	,	L_229
intel_put_shared_dpll	,	F_244
PIPEMISC_DITHER_6_BPC	,	V_664
DRM_MODE_DPMS_OFF	,	V_461
SPCNTR	,	F_84
assert_shared_dpll_enabled	,	F_124
DPIO_CTL	,	V_186
PCH_LVDS	,	V_128
transcoders	,	V_1068
GFP_KERNEL	,	V_836
intel_finish_page_flip_plane	,	F_175
DPIO_PHY0	,	V_182
enable_stall_check	,	V_920
MHz	,	F_326
TRANS_DPLL_ENABLE	,	F_240
intel_get_shared_dpll	,	F_245
intel_enable_pipe	,	F_136
drm_mode_connector_attach_encoder	,	F_744
intel_disable_fbc	,	F_270
mutex_unlock	,	F_55
"  SURF: %08x\n"	,	L_299
intel_dpll_hw_state	,	V_112
DPLL_MD	,	F_116
intel_attached_encoder	,	F_501
dpd_is_edp	,	V_992
ibx_pch_dpll_mode_set	,	F_643
DSPADDR	,	F_144
CPT_AUD_CFG	,	F_499
drm_vblank_off	,	F_269
"pipe src size: %dx%d\n"	,	L_188
get_display_clock_speed	,	V_477
for_each_power_domain	,	F_473
"disable %s (active %d, on? %d) for crtc %d\n"	,	L_42
"TV"	,	L_249
DSPSURF	,	F_143
drm_gem_object_unreference_unlocked	,	F_518
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_614
FDI_RX_IMR	,	F_192
"clamping display bpp (was %d) to default limit of 24\n"	,	L_176
intel_output_name	,	F_660
i915_fastboot	,	V_291
mutex_lock	,	F_53
dspaddr_offset	,	V_271
intel_display_power_enabled	,	F_76
INTEL_AUDIO_DEVBLC	,	V_764
SDE_PORTB_HOTPLUG_CPT	,	V_95
ERR_PTR	,	F_524
pipelined	,	V_222
intel_crtc_init	,	F_648
DPIO_M2DIV_MASK	,	V_541
mdelay	,	F_43
intel_disable_pipe	,	F_141
CURSOR_Y_SHIFT	,	V_806
"failed to downclock LVDS!\n"	,	L_171
TRANSCODER_EDP	,	V_588
hsw_can_enable_package_c8	,	F_461
IS_I85X	,	F_692
overlay	,	V_412
DPLLB_MODE_LVDS	,	V_557
intel_framebuffer_pitch_for_width	,	F_527
"failed to update base address\n"	,	L_56
WARN	,	F_46
palreg	,	V_398
pci_dev	,	V_1027
"HDMI"	,	L_250
transcoder_name	,	F_599
name	,	V_115
pineview_clock	,	F_19
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_571
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_22
intel_pipe_set_base	,	F_179
dmi_id_list	,	V_1038
D_COMP_COMP_DISABLE	,	V_713
intel_trans_dp_port_sel	,	F_242
INTEL_GMCH_VGA_DISABLE	,	V_1066
intel_mark_fb_busy	,	F_553
lowfreq_avail	,	V_525
intel_modeset_check_state	,	F_322
"checking fdi config on pipe %c, lanes %i\n"	,	L_92
audio_config_hdmi_pixel_clock	,	F_484
"Timed out waiting for IPS enable\n"	,	L_80
DRM_MODE_FLAG_PVSYNC	,	V_380
BLM_PWM_ENABLE	,	V_692
cpt_verify_modeset	,	F_246
INTEL_OUTPUT_TVOUT	,	V_990
factor	,	V_673
HSW_AUD_CFG	,	F_490
intel_dp_get_m_n	,	F_430
outb	,	F_705
pipestat_reg	,	V_76
green	,	V_830
BLC_PWM_PCH_CTL1	,	V_694
DP_DETECTED	,	V_984
target	,	V_50
DPLL_LOCK_VLV	,	V_189
clock2	,	V_940
sarea_priv	,	V_284
FDI_RX_IIR	,	F_195
intel_quirk	,	V_1030
clock1	,	V_939
"pitch (%d) must match tiling stride (%d)\n"	,	L_265
PIPECONF_DOUBLE_WIDE	,	V_597
adpa_pipe_enabled	,	F_100
HSYNC	,	F_226
"failed to set mode on [CRTC:%d], err = %d\n"	,	L_240
DRM_MODE_FLAG_INTERLACE	,	V_579
FDI_DP_PORT_WIDTH_SHIFT	,	V_678
uint64_t	,	V_504
"Disabling SSC entirely\n"	,	L_106
waitqueue_active	,	F_211
GAMMA_MODE_MODE_SPLIT	,	V_402
max_height	,	V_1052
DPIO_P2_SHIFT	,	V_543
intel_disable_primary_plane	,	F_147
intel_gen2_queue_flip	,	F_572
drm_device	,	V_1
PIPECONF_COLOR_RANGE_SELECT	,	V_608
"asserting DPLL %s with no DPLL\n"	,	L_17
PCH_TRANS_VSYNCSHIFT	,	F_233
"Switching to FCLK failed\n"	,	L_126
intel_sdvo_init	,	F_668
SDE_HOTPLUG_MASK_CPT	,	V_704
intel_crtc_has_pending_flip	,	F_204
"ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_152
intel_limits_ironlake_dac	,	V_30
assert_pipe	,	F_75
fbc	,	V_407
lpt_reset_fdi_mphy	,	F_398
crtc_vdisplay	,	V_294
desired_divisor	,	V_357
link_m	,	V_513
link_n	,	V_514
free_work	,	V_917
crtc	,	V_21
DRM_FORMAT_YVYU	,	V_1018
HAS_PCH_IBX	,	F_48
pipesrc	,	V_897
DRM_FORMAT_ARGB8888	,	V_256
PAGE_SIZE	,	V_837
pipeconf_val	,	V_200
i915gm_get_display_clock_speed	,	F_339
CURPOS	,	F_510
wait_for_atomic_us	,	F_399
FW_BLC_SELF	,	V_415
to_intel_bo	,	F_512
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_185
"applying inverted panel brightness quirk\n"	,	L_270
i9xx_crtc_off	,	F_309
post_disable	,	V_410
"Couldn't find PLL settings for mode!\n"	,	L_102
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_642
flags	,	V_338
"[CRTC:%d]%s config for pipe %c\n"	,	L_180
"unknown plane in flip command\n"	,	L_172
I965_PIPECONF_ACTIVE	,	V_85
enabled	,	V_99
HBLANK	,	F_224
"  SRC: %08x\n"	,	L_292
"active connector not linked to encoder\n"	,	L_86
eldv	,	V_761
intel_disable_gt_powersave	,	F_735
num_pipes	,	V_289
"Failed to enable D_COMP\n"	,	L_130
display	,	V_273
"no such CRTC id\n"	,	L_243
intel_setup_overlay	,	F_729
GC_CLOCK_CONTROL_MASK	,	V_494
intel_crtc_update_cursor	,	F_264
intel_ddi_pll_select	,	F_476
interruptible	,	V_231
intel_pipe_has_type	,	F_9
"setting up %s\n"	,	L_78
intel_init_clock_gating	,	F_709
has_pch_encoder	,	V_308
width	,	V_810
vtotal	,	V_593
"pll on state mismatch (expected %i, found %i)\n"	,	L_224
"  HBLANK: %08x\n"	,	L_306
do_intel_finish_page_flip	,	F_560
IS_MOBILE	,	F_111
num	,	V_499
"Audio directed to unknown port\n"	,	L_150
TRANS_DDI_FUNC_ENABLE	,	V_116
mode_cmd	,	V_835
"probing SDVOB\n"	,	L_256
"  POS: %08x\n"	,	L_297
used	,	V_936
BUNIT_REG_BISOC	,	V_439
intel_connector_check_state	,	F_319
PCH_PP_STATUS	,	V_689
IBX_AUD_CFG	,	F_493
gpu_error	,	V_340
"dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_184
__hsw_enable_package_c8	,	F_448
for_each_pipe	,	F_82
visible	,	V_788
drm_pending_vblank_event	,	V_914
power_domain_on	,	V_1073
intel_limits_i8xx_dvo	,	V_45
UTIL_PIN_ENABLE	,	V_697
"enabling fdi C rx\n"	,	L_71
wrpll2_refcount	,	V_688
"  HTOTAL: %08x\n"	,	L_305
ffs	,	F_544
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_363
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_675
fdi_dotclock	,	V_468
ironlake_get_pipe_config	,	F_434
MI_WAIT_FOR_PLANE_B_FLIP	,	V_890
valleyview_calc_cdclk	,	F_301
hsw_package_c8_gpu_idle	,	F_463
"creating tmp fb for load-detection\n"	,	L_162
saved_mode	,	V_949
drm_connector	,	V_456
"[ENCODER:%d:%s] set [MODE:%d:%s]\n"	,	L_138
lvds_ssc_freq	,	V_520
"adjusted mode:\n"	,	L_186
err_printf	,	F_750
G4X_ELD_ADDR	,	V_769
intel_crtc_cursor_set	,	F_511
intel_framebuffer	,	V_242
PORT_TRANS_SEL_CPT	,	F_98
intel_fdi_normal_train	,	F_186
PIPEMISC_DITHER_8_BPC	,	V_665
unpin_work_count	,	V_344
lpt_enable_clkout_dp	,	F_401
addr	,	V_812
RAWCLK_FREQ_MASK	,	V_7
drm_encoder_crtc_ok	,	F_635
DSPLINOFF	,	F_165
drm_irq_uninstall	,	F_732
INTEL_OUTPUT_DISPLAYPORT	,	V_371
encoder_enabled	,	V_465
PCH_DREF_CONTROL	,	V_151
"reusing fbdev for load-detection framebuffer\n"	,	L_163
intel_enable_primary_plane	,	F_145
queue_work	,	F_565
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_485
"probing HDMI on SDVOC\n"	,	L_259
limited_color_range	,	V_607
haswell_crtc_disable_planes	,	F_268
HAS_PIPE_CXSR	,	F_388
plane	,	V_141
atomic_set	,	F_571
IS_PINEVIEW_M	,	F_690
intel_finish_fb	,	F_176
"crtc's computed active state doesn't match tracked active state "	,	L_214
cntl	,	V_413
SDE_PORTB_HOTPLUG	,	V_90
SBI_SSCDIVINTPHASE_DIVSEL	,	F_216
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_301
DPLL_PORTC_READY_MASK	,	V_194
intel_unpin_fb_obj	,	F_157
i9xx_misc_get_display_clock_speed	,	F_336
IS_I915G	,	F_332
PANEL_POWER_ON	,	V_131
HAS_PCH_SPLIT	,	F_3
diff	,	V_63
"HDMI: Haswell Audio initialize....\n"	,	L_142
"plane bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_200
intel_unpin_work	,	V_879
link_bw	,	V_467
vlv_update_pll	,	F_372
"Unused"	,	L_244
LVDS_PIPEB_SELECT	,	V_133
i915_reset_in_progress	,	F_205
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_93
RCS	,	V_889
TRANS_DP_PORT_SEL_MASK	,	V_160
find_dpll	,	V_614
PCH_ADPA	,	V_178
intel_has_pending_fb_unpin	,	F_209
new_crtc	,	V_848
PCH_SDVOB	,	V_1000
intel_init_quirks	,	F_700
"  CONF: %08x\n"	,	L_304
intel_set_config_save_state	,	F_628
ironlake_set_pipeconf	,	F_406
"PCH GTC enabled\n"	,	L_123
EBUSY	,	V_918
hsw_pc8_restore_interrupts	,	F_455
sel	,	V_368
DREF_NONSPREAD_SOURCE_ENABLE	,	V_636
hw_lock	,	V_394
INIT_WORK	,	F_587
"Panel power on\n"	,	L_118
set	,	V_959
crtc_hblank_start	,	V_582
CURSOR_MODE	,	V_137
intel_pipe_config_compare	,	F_610
ironlake_write_eld	,	F_491
"IBX PCH hdmi port still using transcoder B\n"	,	L_35
PCH_FP0	,	F_641
PCH_FP1	,	F_642
intel_mark_busy	,	F_549
ibx_pch_dpll_disable	,	F_645
I915_NUM_PLLS	,	V_968
config	,	V_67
ilk_wm_get_hw_state	,	F_727
DRM_DEBUG_KMS	,	F_36
intel_runtime_pm_put	,	F_447
i9xx_pfit_disable	,	F_307
out_config	,	V_966
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_360
reg_edid	,	V_759
DP_PORT_EN	,	V_157
TRANS_DP_OUTPUT_ENABLE	,	V_375
bits_eldv	,	V_756
dslreg	,	V_386
vco_freq	,	V_427
intel_shared_dpll	,	V_107
cursor_bo	,	V_826
fp1	,	V_527
fp0	,	V_524
fp2	,	V_523
"CRTC:%d dropping existing %s\n"	,	L_73
trans_dp_ctl_reg	,	V_158
G4X_AUD_VID_DID	,	V_763
target_clock	,	V_670
ndelay	,	F_438
hdmi_pipe_enabled	,	F_94
INTEL_OUTPUT_DSI	,	V_400
DRM_ERROR	,	F_115
dot_limit	,	V_56
intel_set_config_free	,	F_627
plls	,	V_682
drmmode_obj	,	V_976
line_mask	,	V_82
SBI_SSCDIVINTPHASE_INCVAL	,	F_218
intel_write_eld	,	F_502
fb	,	V_66
i915_mutex_lock_interruptible	,	F_525
frame	,	V_74
"FDI train 1 fail on vswing %d\n"	,	L_67
intel_opregion_notify_encoder	,	F_276
work_struct	,	V_719
SOUTH_DSPCLK_GATE_D	,	V_723
cursor	,	V_1074
reset_counter	,	V_341
DPIO_POST_DIV_HDMIDP	,	V_546
fp	,	V_522
hdmi_audio_clock	,	V_754
"computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n"	,	L_233
"  CNTR: %08x\n"	,	L_294
intel_shared_dpll_init	,	F_647
ironlake_check_encoder_dotclock	,	F_620
num_encoder	,	V_956
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_680
INTEL_OUTPUT_DVO	,	V_44
pgm_ratios	,	V_425
"vco out of range\n"	,	L_8
g4x_fixup_plane	,	F_288
GC_CLOCK_100_133	,	V_498
lpt_init_pch_refclk	,	F_403
"Cursor [%d]:\n"	,	L_301
ibx_digital_port_connected	,	F_47
intel_dp_init	,	F_667
wait_event	,	F_212
fbc_dirty	,	V_878
obj	,	V_220
FDI_FS_ERRC_ENABLE	,	V_306
"Something enabled VGA plane, disabling it\n"	,	L_280
intel_sanitize_encoder	,	F_722
intel_disable_shared_dpll	,	F_125
"Can't update plane %c in SAREA\n"	,	L_51
PIPECONF_BPC_MASK	,	V_202
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_228
PORT_A	,	V_633
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_278
PORT_E	,	V_752
PORT_D	,	V_93
"[CRTC:%d] [NOFB]\n"	,	L_239
PORT_C	,	V_91
PORT_B	,	V_89
sprite_name	,	F_85
ibx_assert_pch_refclk_enabled	,	F_88
crtc_hdisplay	,	V_293
intel_ddi_enable_pipe_clock	,	F_273
"FDI mPHY reset de-assert timeout\n"	,	L_108
g4x_find_best_dpll	,	F_26
bit	,	V_88
bits_per_pixel	,	V_270
mutex_is_locked	,	F_449
intel_limits_vlv	,	V_41
"Power well on\n"	,	L_114
dev_priv	,	V_4
output	,	V_987
_TRANSA_CHICKEN2	,	V_211
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_869
context	,	V_924
FDI_RX_SYMBOL_LOCK	,	V_315
id	,	V_197
skip_dpll	,	V_612
intel_fb_funcs	,	V_1020
FDI_MPHY_IOSFSB_RESET_CTL	,	V_645
PLL_REF_INPUT_MASK	,	V_853
"active encoder with no crtc\n"	,	L_208
intel_crtc_mode_set	,	F_480
intel_load_detect_pipe	,	V_841
surface	,	V_1076
"disabled"	,	L_192
FP_CB_TUNE	,	V_674
"failed to disable transcoder %c\n"	,	L_46
DREF_NONSPREAD_SOURCE_MASK	,	V_153
has_cpu_edp	,	V_629
HSW_AUD_DIP_ELD_CTRL	,	F_489
i830_get_display_clock_speed	,	F_342
intel_init_dpio	,	F_105
fail_locked	,	V_818
"[hw state]"	,	L_218
IS_ULT	,	F_663
"linear"	,	L_264
GCFGC	,	V_482
drm_framebuffer_unregister_private	,	F_541
ALIGN	,	F_529
intel_limits_i9xx_lvds	,	V_42
ivb_manual_fdi_link_train	,	F_199
"CRTC bw constrained, retrying\n"	,	L_199
PIPE_DATA_N_G4X	,	F_368
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_487
u16	,	T_5
PIPE_B	,	V_134
PIPE_A	,	V_125
"no pipe available for load-detect\n"	,	L_161
crtc_hblank_end	,	V_583
PIPE_C	,	V_311
drm_gem_object_unreference	,	F_517
DPLL_INTEGRATED_CLOCK_VLV	,	V_552
m1	,	V_12
"Can't update pipe %c in SAREA\n"	,	L_83
m2	,	V_13
flush_scheduled_work	,	F_737
VLV_PLL_DW10	,	F_375
VLV_PLL_DW11	,	F_378
DRM_MODE_OBJECT_CRTC	,	V_979
"WRPLL1 enabled\n"	,	L_116
PFIT_ENABLE	,	V_423
off	,	V_459
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_561
intel_tv_init	,	F_676
primary_enabled	,	V_217
bits_elda	,	V_758
i915_gem_object_unpin_from_display_plane	,	F_156
intel_set_config_compute_mode_changes	,	F_632
intel_display_power_put	,	F_471
power_well_driver	,	V_1072
CURSOR_MODE_DISABLE	,	V_796
ironlake_pch_transcoder_set_timings	,	F_220
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_468
SP_ENABLE	,	V_148
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_361
hsync_end	,	V_592
valleyview_cur_cdclk	,	F_300
possible_crtcs	,	V_847
pdev	,	V_481
dmi_check_system	,	F_701
for_each_encoder_on_crtc	,	F_10
drm_encoder	,	V_462
drm_mode_copy	,	F_603
port_mask	,	V_192
PUNIT_REG_DSPFREQ	,	V_432
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_656
PP_CONTROL	,	V_129
limit	,	V_24
"failed to set mode on load-detect pipe\n"	,	L_165
ddi_plls	,	V_683
CURPOS_IVB	,	F_509
locked	,	V_126
"(expected %i, found %i)\n"	,	L_207
mm	,	V_230
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_37
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_268
intel_enable_pipe_a	,	F_719
FDI_RX_BIT_LOCK	,	V_316
"off"	,	L_13
ironlake_fdi_disable	,	F_203
intel_display_set_init_power	,	F_469
entry	,	V_982
"s"	,	L_273
"  BASE: %08x\n"	,	L_302
sr1	,	V_1039
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_562
spin_lock_irqsave	,	F_207
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_24
i915_powersave	,	V_526
DREF_SSC1_ENABLE	,	V_638
intel_set_cpu_fifo_underrun_reporting	,	F_261
intel_ddi_plls	,	V_681
intel_gen7_queue_flip	,	F_580
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_554
i9xx_crtc_mode_set	,	F_389
p1	,	V_15
p2	,	V_16
intel_set_pipe_csc	,	F_407
i915_gem_object_get_fence	,	F_154
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_190
drm_framebuffer	,	V_241
assert_pll	,	F_50
bpc	,	V_372
intel_limits_ironlake_single_lvds_100m	,	V_28
ok	,	V_609
schedule_delayed_work	,	F_450
on	,	V_196
bpp	,	V_671
bps	,	V_672
control	,	V_421
intel_pipe_set_base_atomic	,	F_170
cleanup_pending	,	V_922
dspcntr	,	V_245
u64	,	V_871
offsets	,	V_916
intel_increase_pllclock	,	F_171
pf	,	V_896
CURCNTR_IVB	,	F_74
FDI_LINK_TRAIN_NONE_IVB	,	V_300
"crtc's computed enabled state doesn't match tracked enabled state "	,	L_215
helper_private	,	V_965
handles	,	V_1022
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_550
PIPEMISC_DITHER_TYPE_SP	,	V_669
I915_TILING_X	,	V_227
TRANS_DPLLB_SEL	,	F_241
assert_pipe_enabled	,	F_146
I915_WRITE	,	F_40
FDI_RX_TUSIZE1	,	F_238
reg_eldv	,	V_755
pi_value	,	V_359
ADPA_PIPE_SELECT	,	F_101
SDVO_MULTIPLIER_MASK	,	V_624
intel_display_power_enabled_sw	,	F_748
"Writing base %08lX %08lX %d %d %d\n"	,	L_52
VLV_PLL_DW9	,	F_355
intel_ring_begin	,	F_573
VLV_PLL_DW5	,	F_376
HAS_PCH_CPT	,	F_89
VLV_PLL_DW7	,	F_377
VLV_PLL_DW8	,	F_373
cancel_delayed_work_sync	,	F_453
I915_TILING_Y	,	V_228
pipe_bpp	,	V_471
VLV_PLL_DW3	,	F_374
dp_pipe_enabled	,	F_92
lvds_border_bits	,	V_621
old	,	V_842
smp_wmb	,	F_570
PIPECONF_10BPC	,	V_603
hsw_package_c8_gpu_busy	,	F_464
RETRY	,	V_474
ibx_pch_dpll_enable	,	F_644
intel_crtc_mode_get	,	F_546
"  VSYNC: %08x\n"	,	L_310
drm_mode_config_init	,	F_714
intel_modeset_affected_pipes	,	F_605
FP_M1_DIV_MASK	,	V_855
drm_vblank_post_modeset	,	F_482
ro	,	V_963
device	,	V_1032
link_clock	,	V_507
VSYNCSHIFT	,	F_234
hw_state	,	V_113
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_330
INTEL_OUTPUT_EDP	,	V_296
drm_mode_set_crtcinfo	,	F_604
intel_crtc_in_use	,	F_606
display_info	,	V_923
lpt_disable_pch_transcoder	,	F_135
intel_get_pipe_from_connector	,	F_653
INTEL_GMCH_CTRL	,	V_1063
_CURACNTR	,	V_135
"Switching back to LCPLL failed\n"	,	L_132
pipe_config	,	V_419
"FDI mPHY reset assert timeout\n"	,	L_107
drm_framebuffer_unreference	,	F_542
INTEL_INFO	,	F_39
intel_wait_for_pipe_off	,	F_44
old_fb	,	V_277
cur_state	,	V_102
atomic_read	,	F_206
u8	,	T_10
reg_elda	,	V_757
intel_plane_restore	,	F_250
uint32_t	,	T_4
panel_pipe	,	V_124
"failed to upclock LVDS!\n"	,	L_169
DREF_SUPERSPREAD_SOURCE_MASK	,	V_154
"connector's staged encoder doesn't match current encoder\n"	,	L_202
SBI_SSCDIVINTPHASE6	,	V_362
SDE_PORTD_HOTPLUG_CPT	,	V_97
load_detect_temp	,	V_845
"[CRTC:%d] found active mode: "	,	L_285
INTEL_OUTPUT_ANALOG	,	V_34
disable_pipes	,	V_934
i9xx_dpll_compute_m	,	F_20
cursor_height	,	V_805
max_n	,	V_58
has_lvds	,	V_628
tu	,	V_510
intel_modeset_commit_output_state	,	F_594
DPIO_POST_DIV_SHIFT	,	V_547
"Not enabling PC8: power well on\n"	,	L_136
mode_set_atomic	,	V_272
gen6_rps_idle	,	F_552
intel_setup_outputs	,	F_661
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_97
hotplug_work	,	V_1061
hsync_start	,	V_479
intel_edp_psr_update	,	F_185
transcoder	,	V_70
enable_work	,	V_722
"LVDS"	,	L_248
MI_LOAD_REGISTER_IMM	,	F_583
plane_to_crtc_mapping	,	V_886
"  HSYNC: %08x\n"	,	L_307
lpt_program_fdi_mphy	,	F_400
drm_display_mode	,	V_292
DPLL_SDVO_HIGH_SPEED	,	V_560
is_sdvo	,	V_556
intel_limits_i9xx_sdvo	,	V_38
"port clock: %d\n"	,	L_187
drm_crtc_init	,	F_649
"using %s for pipe %c\n"	,	L_77
MI_WAIT_FOR_EVENT	,	V_892
LGC_PALETTE	,	F_258
"disabling pfit, current: 0x%08x\n"	,	L_82
VLV_PLL_DW9_BCAST	,	V_538
pixel_multiplier	,	V_553
intel_ddi_setup_hw_pll_state	,	F_725
intel_crtc_restore_mode	,	F_626
pnv_dpll_compute_fp	,	F_348
intel_ddi_enable_transcoder_func	,	F_275
DRM_MODE_DPMS_ON	,	V_463
BUG_ON	,	F_110
pending	,	V_339
"[CRTC:%d] hw state readout: %s\n"	,	L_281
ironlake_compute_dpll	,	F_425
"LP PCH doesn't have FDI\n"	,	L_110
intel_modeset_cleanup	,	F_731
MCURSOR_PIPE_SELECT	,	V_794
wq	,	V_885
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_910
gpu_idle	,	V_732
"mode\n"	,	L_167
"DPLL %d failed to lock\n"	,	L_38
drm_mode_fb_cmd2	,	V_834
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_160
port_clock	,	V_549
DISPPLANE_SEL_PIPE_B	,	V_618
DRM_FORMAT_XRGB8888	,	V_255
"failed to attach phys object\n"	,	L_159
"CRTC:%d using pre-allocated %s\n"	,	L_74
intel_encoder	,	V_22
INTELPllInvalid	,	F_23
intel_set_pch_fifo_underrun_reporting	,	F_262
prepare_pipes	,	V_443
TRANS_DDI_EDP_INPUT_A_ON	,	V_748
lut_b	,	V_405
DPLL_ID_PCH_PLL_A	,	V_679
TU_SIZE	,	F_359
CPT_HDMIW_HDMIEDID	,	F_498
DPLL_ID_PCH_PLL_B	,	V_370
conf	,	V_1080
VTOTAL	,	F_228
FDI_LINK_TRAIN_NORMAL_CPT	,	V_304
get_config	,	V_945
max_pixclk	,	V_441
possible_crtc	,	V_843
PIPE_CONF_CHECK_FLAGS	,	F_613
"requested mode:\n"	,	L_185
shared_dplls	,	V_110
lut_r	,	V_403
DE_PCH_EVENT_IVB	,	V_702
DIV_ROUND_CLOSEST	,	F_8
intel_pch_rawclk	,	F_1
lut_g	,	V_404
UTIL_PIN_CTL	,	V_696
intel_framebuffer_size_for_mode	,	F_530
i915_gem_object_pin_to_display_plane	,	F_153
assert_panel_unlocked	,	F_68
CSC_BLACK_SCREEN_OFFSET	,	V_662
lvds_use_ssc	,	V_517
intel_pch_transcoder_set_m_n	,	F_357
assert_fdi_tx	,	F_60
DPLL	,	F_51
assert_fdi_rx_enabled	,	F_129
"FDI train 2 done.\n"	,	L_61
"encoder changed, full mode switch\n"	,	L_235
sdvo_tv_clock	,	V_569
ironlake_enable_shared_dpll	,	F_123
DISPPLANE_PIPE_CSC_ENABLE	,	V_743
PF_WIN_SZ	,	F_183
TRANS_DP_PORT_SEL_B	,	V_173
TRANS_DP_PORT_SEL_C	,	V_175
TRANS_DP_PORT_SEL_D	,	V_177
bridge_dev	,	V_1065
trace_i915_flip_request	,	F_592
kfree	,	F_317
drm_gem_handle_create	,	F_682
"D_COMP RCOMP still in progress\n"	,	L_129
MI_DISPLAY_FLIP_PLANE	,	F_575
"pitch (%d) must be at least 64 byte aligned\n"	,	L_261
setup_ok	,	V_469
FDI_RX_FDI_DELAY_90	,	V_327
out	,	V_950
gen	,	V_77
LVDS_CLKB_POWER_UP	,	V_868
drm_crtc_helper_add	,	F_652
DPLLB_MODE_DAC_SERIAL	,	V_558
source_encoder	,	V_980
"probing HDMI on SDVOB\n"	,	L_257
i9xx_get_refclk	,	F_347
intel_set_config_restore_state	,	F_630
"p1 out of range\n"	,	L_2
auxdiv	,	V_348
to_intel_framebuffer	,	F_161
PCH_TRANS_VSYNC	,	F_231
i915_gem_object_unpin_fence	,	F_158
assert_fdi_rx	,	F_64
CURSOR_PIPE_CSC_ENABLE	,	V_797
assert_pipe_disabled	,	F_109
SFUSE_STRAP_DDIC_DETECTED	,	V_997
EINVAL	,	V_229
HSW_AUD_PIN_ELD_CP_VLD	,	V_775
"pll enabled crtcs mismatch (expected %i, found %i)\n"	,	L_226
DISPPLANE_PIXFORMAT_MASK	,	V_246
depth	,	V_838
intel_lvds_init	,	F_662
assert_fdi_tx_pll_enabled	,	F_66
IBX_ELD_ADDRESS	,	V_780
ivb_update_cursor	,	F_507
DRM_MODE_FLAG_NVSYNC	,	V_930
DP_PIPE_MASK	,	V_161
ironlake_pfit_disable	,	F_277
intel_gen4_compute_page_offset	,	F_159
with_fdi	,	V_649
ironlake_pch_enable	,	F_237
PIPE_LINK_M_G4X	,	F_369
data	,	V_972
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_333
MCURSOR_GAMMA_ENABLE	,	V_795
CCK_FUSE_REG	,	V_428
CRTC_STEREO_DOUBLE	,	V_931
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_30
I915_READ_NOTRACE	,	F_35
SUPPORTS_INTEGRATED_HDMI	,	F_672
PIPE_FRMCOUNT_GM45	,	F_33
for_each_intel_crtc_masked	,	F_624
ironlake_disable_pch_transcoder	,	F_132
lvds	,	V_866
LVDS_PIPE_MASK	,	V_167
drm_mode_config_cleanup	,	F_740
PF_PIPE_SEL_MASK_IVB	,	V_677
preferred_depth	,	V_1048
lvds_pipe_enabled	,	F_97
"[CONNECTOR:%d:%s] to [CRTC:%d]\n"	,	L_236
aud_cntl_st	,	V_772
LCPLL_CD_SOURCE_FCLK_DONE	,	V_709
PIPECONF_ENABLE	,	V_140
ironlake_crtc_mode_set	,	F_426
"Backlight polarity reversed on %s\n"	,	L_271
pipe_B_crtc	,	V_309
"DisplayPort"	,	L_251
CCK_FUSE_HPLL_FREQ_MASK	,	V_429
"pin &amp; fence failed\n"	,	L_55
intel_reduce_m_n_ratio	,	F_343
intel_display_error_state	,	V_1067
fw_bcl_self	,	V_414
I915_MAX_PIPES	,	V_739
DREF_SSC_SOURCE_ENABLE	,	V_639
msecs_to_jiffies	,	F_451
SPRITE_ENABLE	,	V_149
modeset_global_resources	,	V_951
PIPE_CONF_QUIRK	,	F_615
fdi_lanes	,	V_318
"using SSC reference clock of %d kHz\n"	,	L_99
"Configuring HDMI audio for pixel clock %d (0x%08x)\n"	,	L_140
quirk_ssc_force_disable	,	F_697
D_COMP_COMP_FORCE	,	V_718
FDI_RX_PLL_ENABLE	,	V_121
VLV_AUD_CNTL_ST2	,	V_783
PCH_DPLL_SEL	,	V_369
"encoder's computed active state doesn't match tracked active state "	,	L_209
"FDI train 2 fail on vswing %d\n"	,	L_69
pixel_clock	,	V_506
intel_cpu_transcoder_get_m_n	,	F_429
"[setup_hw_state]"	,	L_286
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_201
GAMMA_MODE_MODE_8BIT	,	V_663
DREF_SSC_SOURCE_DISABLE	,	V_643
dpll_reg	,	V_876
SDVO_DETECTED	,	V_999
requirements_met	,	V_730
display_clock_mode	,	V_634
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_183
