--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run3\nexys3.ncd
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run3\nexys3.pcf
-xml
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run3\nexys3.twx
-v 3 -s 3 -n 3 -fastpaths -o
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run3\nexys3.twr

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24958 paths analyzed, 1089 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.314ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_25 (SLICE_X11Y6.B6), 206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.494ns (0.250 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X6Y6.B5        net (fanout=20)       1.545   inst_wd<5>
    SLICE_X6Y6.B         Tilo                  0.203   uart_top_/tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y1.B12       net (fanout=5)        0.483   seq_tx_data<12>
    DSP48_X0Y1.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.D6        net (fanout=1)        0.499   seq_/alu_/mul_data<9>
    SLICE_X7Y5.D         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1549_427
    SLICE_X11Y6.B6       net (fanout=4)        1.118   lut1549_427
    SLICE_X11Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       lut1780_533
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (5.140ns logic, 3.645ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.494ns (0.250 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X8Y5.D5        net (fanout=20)       1.133   inst_wd<5>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.D6        net (fanout=1)        0.499   seq_/alu_/mul_data<9>
    SLICE_X7Y5.D         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1549_427
    SLICE_X11Y6.B6       net (fanout=4)        1.118   lut1549_427
    SLICE_X11Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       lut1780_533
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.677ns (5.142ns logic, 3.535ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.495ns (0.250 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X8Y5.D6        net (fanout=21)       1.020   inst_wd<4>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.D6        net (fanout=1)        0.499   seq_/alu_/mul_data<9>
    SLICE_X7Y5.D         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1549_427
    SLICE_X11Y6.B6       net (fanout=4)        1.118   lut1549_427
    SLICE_X11Y6.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       lut1780_533
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.564ns (5.142ns logic, 3.422ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_40 (SLICE_X10Y7.A6), 206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.496ns (0.248 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X6Y6.B5        net (fanout=20)       1.545   inst_wd<5>
    SLICE_X6Y6.B         Tilo                  0.203   uart_top_/tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y1.B12       net (fanout=5)        0.483   seq_tx_data<12>
    DSP48_X0Y1.M8        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.B6        net (fanout=1)        0.687   seq_/alu_/mul_data<8>
    SLICE_X7Y5.B         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1559_431
    SLICE_X10Y7.A6       net (fanout=4)        0.920   lut1559_431
    SLICE_X10Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<43>
                                                       lut1689_488
                                                       seq_/rf_/rf_3_40
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (5.107ns logic, 3.635ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.496ns (0.248 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X8Y5.D5        net (fanout=20)       1.133   inst_wd<5>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M8        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.B6        net (fanout=1)        0.687   seq_/alu_/mul_data<8>
    SLICE_X7Y5.B         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1559_431
    SLICE_X10Y7.A6       net (fanout=4)        0.920   lut1559_431
    SLICE_X10Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<43>
                                                       lut1689_488
                                                       seq_/rf_/rf_3_40
    -------------------------------------------------  ---------------------------
    Total                                      8.634ns (5.109ns logic, 3.525ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.497ns (0.248 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X8Y5.D6        net (fanout=21)       1.020   inst_wd<4>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M8        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y5.B6        net (fanout=1)        0.687   seq_/alu_/mul_data<8>
    SLICE_X7Y5.B         Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       lut1559_431
    SLICE_X10Y7.A6       net (fanout=4)        0.920   lut1559_431
    SLICE_X10Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<43>
                                                       lut1689_488
                                                       seq_/rf_/rf_3_40
    -------------------------------------------------  ---------------------------
    Total                                      8.521ns (5.109ns logic, 3.412ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_5 (SLICE_X5Y4.B1), 206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.466ns (0.278 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X6Y6.B5        net (fanout=20)       1.545   inst_wd<5>
    SLICE_X6Y6.B         Tilo                  0.203   uart_top_/tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y1.B12       net (fanout=5)        0.483   seq_tx_data<12>
    DSP48_X0Y1.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y4.D3        net (fanout=1)        0.920   seq_/alu_/mul_data<5>
    SLICE_X6Y4.D         Tilo                  0.203   seq_/rf_/rf_3<53>
                                                       lut1589_443
    SLICE_X5Y4.B1        net (fanout=4)        0.626   lut1589_443
    SLICE_X5Y4.CLK       Tas                   0.322   seq_/rf_/rf_3<7>
                                                       lut1901_593
                                                       seq_/rf_/rf_3_5
    -------------------------------------------------  ---------------------------
    Total                                      8.658ns (5.084ns logic, 3.574ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.550ns (Levels of Logic = 4)
  Clock Path Skew:      -0.466ns (0.278 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X8Y5.D5        net (fanout=20)       1.133   inst_wd<5>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y4.D3        net (fanout=1)        0.920   seq_/alu_/mul_data<5>
    SLICE_X6Y4.D         Tilo                  0.203   seq_/rf_/rf_3<53>
                                                       lut1589_443
    SLICE_X5Y4.B1        net (fanout=4)        0.626   lut1589_443
    SLICE_X5Y4.CLK       Tas                   0.322   seq_/rf_/rf_3<7>
                                                       lut1901_593
                                                       seq_/rf_/rf_3_5
    -------------------------------------------------  ---------------------------
    Total                                      8.550ns (5.086ns logic, 3.464ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.467ns (0.278 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X8Y5.D6        net (fanout=21)       1.020   inst_wd<4>
    SLICE_X8Y5.D         Tilo                  0.205   uart_top_/tx_data<15>
                                                       lut226_0
    DSP48_X0Y1.B15       net (fanout=4)        0.785   ][1347_1
    DSP48_X0Y1.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y4.D3        net (fanout=1)        0.920   seq_/alu_/mul_data<5>
    SLICE_X6Y4.D         Tilo                  0.203   seq_/rf_/rf_3<53>
                                                       lut1589_443
    SLICE_X5Y4.B1        net (fanout=4)        0.626   lut1589_443
    SLICE_X5Y4.CLK       Tas                   0.322   seq_/rf_/rf_3<7>
                                                       lut1901_593
                                                       seq_/rf_/rf_3_5
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (5.086ns logic, 3.351ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X0Y22.ADDRBRDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_9 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.121 - 0.113)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_9 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X5Y46.CQ            Tcko                  0.198   uart_top_/tfifo_/rp<9>
                                                            uart_top_/tfifo_/rp_9
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=2)        0.262   uart_top_/tfifo_/rp<9>
    RAMB8_X0Y22.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.394ns (0.132ns logic, 0.262ns route)
                                                            (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X0Y22.ADDRBRDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_8 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.121 - 0.113)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_8 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X5Y46.BQ            Tcko                  0.198   uart_top_/tfifo_/rp<9>
                                                            uart_top_/tfifo_/rp_8
    RAMB8_X0Y22.ADDRBRDADDR11 net (fanout=3)        0.267   uart_top_/tfifo_/rp<8>
    RAMB8_X0Y22.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.399ns (0.132ns logic, 0.267ns route)
                                                            (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X0Y22.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_4 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.121 - 0.113)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_4 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y46.AQ           Tcko                  0.200   uart_top_/tfifo_/rp<6>
                                                           uart_top_/tfifo_/rp_4
    RAMB8_X0Y22.ADDRBRDADDR7 net (fanout=3)        0.268   uart_top_/tfifo_/rp<4>
    RAMB8_X0Y22.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.402ns (0.134ns logic, 0.268ns route)
                                                           (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y22.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.314|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24958 paths, 0 nets, and 1498 connections

Design statistics:
   Minimum period:   9.314ns{1}   (Maximum frequency: 107.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 14:52:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



