{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628049650269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049650270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 01:00:50 2021 " "Processing started: Wed Aug 04 01:00:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049650270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049650270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_2 -c Projeto_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_2 -c Projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049650270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628049650525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628049650525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_6 " "Found entity 1: contador_mod_6" {  } { { "contador_mod_6.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_6.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_10.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_10.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_10 " "Found entity 1: contador_mod_10" {  } { { "contador_mod_10.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_10.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_24 " "Found entity 1: contador_mod_24" {  } { { "contador_mod_24.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_24.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659677 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "t " "Variable or input pin \"t\" is defined but never used." {  } { { "divisor_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/divisor_clock.tdf" 18 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1628049659679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/divisor_clock.tdf" 4 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segment_decoder.tdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7segment_decoder.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Segment_Decoder " "Found entity 1: BCD_7Segment_Decoder" {  } { { "BCD_7Segment_Decoder.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/BCD_7Segment_Decoder.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_display " "Found entity 1: multiplexador_display" {  } { { "multiplexador_display.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/multiplexador_display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x4_decoder.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 2x4_decoder.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 2x4_decoder " "Found entity 1: 2x4_decoder" {  } { { "2x4_decoder.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/2x4_decoder.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_4 " "Found entity 1: contador_mod_4" {  } { { "contador_mod_4.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_4.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "despertador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file despertador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 despertador " "Found entity 1: despertador" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 15 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_5 " "Found entity 1: contador_mod_5" {  } { { "contador_mod_5.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_5.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659695 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "t " "Variable or input pin \"t\" is defined but never used." {  } { { "display_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/display_clock.tdf" 20 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1628049659698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_clock " "Found entity 1: display_clock" {  } { { "display_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/display_clock.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659698 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "t " "Variable or input pin \"t\" is defined but never used." {  } { { "contador_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_clock.tdf" 22 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1628049659700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_clock " "Found entity 1: contador_clock" {  } { { "contador_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_clock.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_25.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_25.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_25 " "Found entity 1: contador_mod_25" {  } { { "contador_mod_25.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_25.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_60.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_60.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_60 " "Found entity 1: contador_mod_60" {  } { { "contador_mod_60.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_60.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659704 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "flag " "Variable or input pin \"flag\" is defined but never used." {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 9 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1628049659706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencia_contador_1hz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file frequencia_contador_1hz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 frequencia_contador_1Hz " "Found entity 1: frequencia_contador_1Hz" {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecionador_digito.tdf 1 1 " "Found 1 design units, including 1 entities, in source file selecionador_digito.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 selecionador_digito " "Found entity 1: selecionador_digito" {  } { { "selecionador_digito.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/selecionador_digito.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mod_10_inicial.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_mod_10_inicial.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_10_inicial " "Found entity 1: contador_mod_10_inicial" {  } { { "contador_mod_10_inicial.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_10_inicial.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659710 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "flag " "Variable or input pin \"flag\" is defined but never used." {  } { { "buzzer_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/buzzer_clock.tdf" 9 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1628049659711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_clock " "Found entity 1: buzzer_clock" {  } { { "buzzer_clock.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/buzzer_clock.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049659712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049659712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "despertador " "Elaborating entity \"despertador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628049659743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencia_contador_1Hz frequencia_contador_1Hz:cont_clock " "Elaborating entity \"frequencia_contador_1Hz\" for hierarchy \"frequencia_contador_1Hz:cont_clock\"" {  } { { "despertador.tdf" "cont_clock" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_clock display_clock:refresh_clock " "Elaborating entity \"display_clock\" for hierarchy \"display_clock:refresh_clock\"" {  } { { "despertador.tdf" "refresh_clock" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_5 display_clock:refresh_clock\|contador_mod_5:mod5 " "Elaborating entity \"contador_mod_5\" for hierarchy \"display_clock:refresh_clock\|contador_mod_5:mod5\"" {  } { { "display_clock.tdf" "mod5" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/display_clock.tdf" 13 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_10 display_clock:refresh_clock\|contador_mod_10:mod10 " "Elaborating entity \"contador_mod_10\" for hierarchy \"display_clock:refresh_clock\|contador_mod_10:mod10\"" {  } { { "display_clock.tdf" "mod10" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/display_clock.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_clock buzzer_clock:buzzer_clk " "Elaborating entity \"buzzer_clock\" for hierarchy \"buzzer_clock:buzzer_clk\"" {  } { { "despertador.tdf" "buzzer_clk" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_24 contador_mod_24:mod24 " "Elaborating entity \"contador_mod_24\" for hierarchy \"contador_mod_24:mod24\"" {  } { { "despertador.tdf" "mod24" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_6 contador_mod_6:mod6_min " "Elaborating entity \"contador_mod_6\" for hierarchy \"contador_mod_6:mod6_min\"" {  } { { "despertador.tdf" "mod6_min" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_10_inicial contador_mod_10_inicial:mod10_min " "Elaborating entity \"contador_mod_10_inicial\" for hierarchy \"contador_mod_10_inicial:mod10_min\"" {  } { { "despertador.tdf" "mod10_min" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecionador_digito selecionador_digito:select_dig " "Elaborating entity \"selecionador_digito\" for hierarchy \"selecionador_digito:select_dig\"" {  } { { "despertador.tdf" "select_dig" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_24 contador_mod_24:acorda_hora " "Elaborating entity \"contador_mod_24\" for hierarchy \"contador_mod_24:acorda_hora\"" {  } { { "despertador.tdf" "acorda_hora" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_6 contador_mod_6:acorda_min_d " "Elaborating entity \"contador_mod_6\" for hierarchy \"contador_mod_6:acorda_min_d\"" {  } { { "despertador.tdf" "acorda_min_d" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_10 contador_mod_10:acorda_min_u " "Elaborating entity \"contador_mod_10\" for hierarchy \"contador_mod_10:acorda_min_u\"" {  } { { "despertador.tdf" "acorda_min_u" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_4 contador_mod_4:chaveador " "Elaborating entity \"contador_mod_4\" for hierarchy \"contador_mod_4:chaveador\"" {  } { { "despertador.tdf" "chaveador" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_display multiplexador_display:mux " "Elaborating entity \"multiplexador_display\" for hierarchy \"multiplexador_display:mux\"" {  } { { "despertador.tdf" "mux" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7Segment_Decoder BCD_7Segment_Decoder:bcd_7Seg_dec " "Elaborating entity \"BCD_7Segment_Decoder\" for hierarchy \"BCD_7Segment_Decoder:bcd_7Seg_dec\"" {  } { { "despertador.tdf" "bcd_7Seg_dec" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x4_decoder 2x4_decoder:decoder " "Elaborating entity \"2x4_decoder\" for hierarchy \"2x4_decoder:decoder\"" {  } { { "despertador.tdf" "decoder" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049659773 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "frequencia_contador_1Hz:cont_clock\|_~0 " "Found clock multiplexer frequencia_contador_1Hz:cont_clock\|_~0" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 37 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628049660255 "|despertador|frequencia_contador_1Hz:cont_clock|_~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1628049660255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "horas_dezenas\[2\] GND " "Pin \"horas_dezenas\[2\]\" is stuck at GND" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 24 41 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628049660638 "|despertador|horas_dezenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "horas_dezenas\[3\] GND " "Pin \"horas_dezenas\[3\]\" is stuck at GND" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 24 41 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628049660638 "|despertador|horas_dezenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "acorda_hd\[2\] GND " "Pin \"acorda_hd\[2\]\" is stuck at GND" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 31 50 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628049660638 "|despertador|acorda_hd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "acorda_hd\[3\] GND " "Pin \"acorda_hd\[3\]\" is stuck at GND" {  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 31 50 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628049660638 "|despertador|acorda_hd[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628049660638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628049660731 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "_~0 " "Logic cell \"_~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628049661241 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1628049661241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628049661376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049661376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628049661441 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628049661441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628049661441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628049661441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049661462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 01:01:01 2021 " "Processing ended: Wed Aug 04 01:01:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049661462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049661462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049661462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049661462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628049662651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049662652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 01:01:02 2021 " "Processing started: Wed Aug 04 01:01:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049662652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628049662652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto_2 -c Projeto_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto_2 -c Projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628049662652 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628049662721 ""}
{ "Info" "0" "" "Project  = Projeto_2" {  } {  } 0 0 "Project  = Projeto_2" 0 0 "Fitter" 0 0 1628049662722 ""}
{ "Info" "0" "" "Revision = Projeto_2" {  } {  } 0 0 "Revision = Projeto_2" 0 0 "Fitter" 0 0 1628049662722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628049662790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628049662790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto_2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628049662796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628049662851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628049662851 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628049662994 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628049662998 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049663064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049663064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049663064 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628049663064 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049663066 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049663066 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049663066 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049663066 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049663066 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628049663066 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628049663068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 64 " "No exact pin location assignment(s) for 48 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1628049663346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_2.sdc " "Synopsys Design Constraints File file not found: 'Projeto_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628049663603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628049663603 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1628049663608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1628049663609 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1628049663610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencia_contador_1Hz:cont_clock\|count\[3\] " "Destination node frequencia_contador_1Hz:cont_clock\|count\[3\]" {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencia_contador_1Hz:cont_clock\|count\[2\] " "Destination node frequencia_contador_1Hz:cont_clock\|count\[2\]" {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencia_contador_1Hz:cont_clock\|count\[1\] " "Destination node frequencia_contador_1Hz:cont_clock\|count\[1\]" {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencia_contador_1Hz:cont_clock\|count\[0\] " "Destination node frequencia_contador_1Hz:cont_clock\|count\[0\]" {  } { { "frequencia_contador_1Hz.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/frequencia_contador_1Hz.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_clock:refresh_clock\|contador_mod_5:mod5\|count\[2\] " "Destination node display_clock:refresh_clock\|contador_mod_5:mod5\|count\[2\]" {  } { { "contador_mod_5.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_5.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_clock:refresh_clock\|contador_mod_5:mod5\|count\[1\] " "Destination node display_clock:refresh_clock\|contador_mod_5:mod5\|count\[1\]" {  } { { "contador_mod_5.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/contador_mod_5.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049663644 ""}  } { { "despertador.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Despertador-AHDL/despertador.tdf" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049663644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_~5  " "Automatically promoted node _~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~10 " "Destination node _~10" {  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~9 " "Destination node _~9" {  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~7 " "Destination node _~7" {  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~8 " "Destination node _~8" {  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049663644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049663644 ""}  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049663644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_~6  " "Automatically promoted node _~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049663645 ""}  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049663645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_~0  " "Automatically promoted node _~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049663645 ""}  } { { "temporary_test_loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049663645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628049663870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628049663871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628049663871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628049663872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628049663873 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628049663873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628049663873 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628049663874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628049663875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628049663875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628049663875 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 0 48 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 0 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1628049663879 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1628049663879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1628049663879 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628049663880 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1628049663880 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1628049663880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049663941 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628049663946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628049664408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049664518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628049664531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628049666112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049666112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628049666385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.2% " "4e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1628049667249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/GitHub/Despertador_AHDL/Despertador-AHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628049667442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628049667442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628049669267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628049669267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049669270 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628049669388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628049669394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628049669600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628049669600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628049669816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049670244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Despertador_AHDL/Despertador-AHDL/output_files/Projeto_2.fit.smsg " "Generated suppressed messages file D:/GitHub/Despertador_AHDL/Despertador-AHDL/output_files/Projeto_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628049670566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049670929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 01:01:10 2021 " "Processing ended: Wed Aug 04 01:01:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049670929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049670929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049670929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628049670929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628049672006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049672007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 01:01:11 2021 " "Processing started: Wed Aug 04 01:01:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049672007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628049672007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto_2 -c Projeto_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto_2 -c Projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628049672007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628049672237 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628049672570 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628049672586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049672721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 01:01:12 2021 " "Processing ended: Wed Aug 04 01:01:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049672721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049672721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049672721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628049672721 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628049673347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628049673877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049673877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 01:01:13 2021 " "Processing started: Wed Aug 04 01:01:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049673877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049673877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto_2 -c Projeto_2 " "Command: quartus_sta Projeto_2 -c Projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049673877 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628049673950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628049674060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628049674060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_2.sdc " "Synopsys Design Constraints File file not found: 'Projeto_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628049674285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ajuste ajuste " "create_clock -period 1.000 -name ajuste ajuste" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trocar trocar " "create_clock -period 1.000 -name trocar trocar" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|clk_saida display_clock:refresh_clock\|clk_saida " "create_clock -period 1.000 -name display_clock:refresh_clock\|clk_saida display_clock:refresh_clock\|clk_saida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " "create_clock -period 1.000 -name display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049674287 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049674287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049674289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049674290 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628049674291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628049674299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049674409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049674409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.240 " "Worst-case setup slack is -11.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.240            -375.067 ajuste  " "  -11.240            -375.067 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.430            -333.225 trocar  " "  -10.430            -333.225 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -21.211 clk  " "   -1.573             -21.211 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -2.086 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "   -1.188              -2.086 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -1.656 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "   -0.987              -1.656 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986              -1.992 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "   -0.986              -1.992 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -1.532 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "   -0.838              -1.532 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.266 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "   -0.266              -0.266 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 display_clock:refresh_clock\|clk_saida  " "   -0.001              -0.001 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.598 " "Worst-case hold slack is -1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598             -28.391 trocar  " "   -1.598             -28.391 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "    0.093               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "    0.141               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "    0.191               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 ajuste  " "    0.210               0.000 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "    0.224               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "    0.369               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 display_clock:refresh_clock\|clk_saida  " "    0.453               0.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049674429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049674431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.513 trocar  " "   -3.000             -95.513 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.942 ajuste  " "   -3.000             -78.942 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 clk  " "   -3.000             -28.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "   -1.487              -5.948 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display_clock:refresh_clock\|clk_saida  " "   -1.487              -2.974 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "   -1.487              -1.487 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049674437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049674437 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628049674628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628049674652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628049674937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049675048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049675084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049675084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.440 " "Worst-case setup slack is -10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.440            -350.162 ajuste  " "  -10.440            -350.162 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.705            -312.932 trocar  " "   -9.705            -312.932 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417             -18.511 clk  " "   -1.417             -18.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -1.728 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "   -1.024              -1.728 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -1.558 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "   -0.861              -1.558 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -1.918 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "   -0.860              -1.918 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733              -1.497 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "   -0.733              -1.497 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "   -0.150              -0.150 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 display_clock:refresh_clock\|clk_saida  " "    0.092               0.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.536 " "Worst-case hold slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -25.998 trocar  " "   -1.536             -25.998 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "    0.044               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "    0.074               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 ajuste  " "    0.079               0.000 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "    0.084               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "    0.136               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "    0.246               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 display_clock:refresh_clock\|clk_saida  " "    0.402               0.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clk  " "    0.420               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049675110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049675115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.932 trocar  " "   -3.000             -93.932 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.935 ajuste  " "   -3.000             -80.935 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 clk  " "   -3.000             -28.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "   -1.487              -5.948 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "   -1.487              -4.461 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display_clock:refresh_clock\|clk_saida  " "   -1.487              -2.974 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "   -1.487              -1.487 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675120 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628049675339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049675457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049675468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049675468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.503 " "Worst-case setup slack is -4.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.503            -149.664 ajuste  " "   -4.503            -149.664 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.119            -133.570 trocar  " "   -4.119            -133.570 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -1.659 clk  " "   -0.355              -1.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "    0.044               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "    0.046               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "    0.099               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "    0.101               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 display_clock:refresh_clock\|clk_saida  " "    0.566               0.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.718 " "Worst-case hold slack is -0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718             -12.489 trocar  " "   -0.718             -12.489 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "    0.103               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "    0.114               0.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 ajuste  " "    0.129               0.000 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "    0.147               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 display_clock:refresh_clock\|clk_saida  " "    0.187               0.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk  " "    0.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "    0.201               0.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049675499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628049675506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.521 ajuste  " "   -3.000             -54.521 ajuste " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.352 trocar  " "   -3.000             -52.352 trocar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.286 clk  " "   -3.000             -21.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\]  " "   -1.000              -4.000 display_clock:refresh_clock\|contador_mod_5:mod5_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\]  " "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\]  " "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\]  " "   -1.000              -3.000 display_clock:refresh_clock\|contador_mod_5:mod5\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 display_clock:refresh_clock\|clk_saida  " "   -1.000              -2.000 display_clock:refresh_clock\|clk_saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\]  " "   -1.000              -1.000 display_clock:refresh_clock\|contador_mod_10:mod10\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049675512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049675512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628049676283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628049676287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049676394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 01:01:16 2021 " "Processing ended: Wed Aug 04 01:01:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049676394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049676394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049676394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628049676394 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628049677083 ""}
