-- VHDL for IBM SMS ALD page 12.12.04.1
-- Title: I CYCLE LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/18/2020 1:51:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_04_1_I_CYCLE_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		MS_PROGRAM_RES_OR_S_LOGIC_GATE:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		MS_I_CYCLE_CTRL:	 in STD_LOGIC;
		PS_I_CYCLE:	 out STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE:	 out STD_LOGIC;
		PS_I_CYCLE_1:	 out STD_LOGIC;
		MS_I_CYCLE:	 out STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE:	 out STD_LOGIC;
		LAMP_11C8J15:	 out STD_LOGIC;
		LAMP_15A1H10:	 out STD_LOGIC);
end ALD_12_12_04_1_I_CYCLE_LATCH;

architecture behavioral of ALD_12_12_04_1_I_CYCLE_LATCH is 

	signal OUT_1B_H: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_5E_C_Latch: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4E_F_Latch: STD_LOGIC;
	signal OUT_3E_B: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_1F_H: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
begin

	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => OUT_5E_C,	-- Pin P
		OUT1 => OUT_1B_H,
		IN2 => OPEN );

	OUT_5E_C_Latch <= NOT(MS_PROGRAM_RES_OR_S_LOGIC_GATE AND OUT_5G_P AND OUT_4E_F );
	OUT_4E_F_Latch <= NOT(OUT_5E_C AND OUT_5F_NoPin );
	OUT_3E_B <= NOT(OUT_1B_H AND MS_CONTROL_REG_DISABLE );
	OUT_2E_B <= OUT_3E_B;
	OUT_5F_NoPin <= NOT(PS_LOGIC_GATE_B_1 AND PS_I_CYCLE_CTRL );

	SMS_AEK_1F: entity SMS_AEK
	    port map (
		IN1 => OUT_3G_C,	-- Pin P
		OUT1 => OUT_1F_H,
		IN2 => OPEN );

	OUT_5G_P <= NOT(PS_LOGIC_GATE_B_1 AND MS_I_CYCLE_CTRL );

	SMS_AEK_3G: entity SMS_AEK
	    port map (
		IN1 => OUT_4E_F,	-- Pin D
		OUT1 => OUT_3G_C,
		IN2 => OPEN );

	OUT_4H_K <= NOT OUT_2E_B;
	OUT_2H_B <= NOT OUT_3G_C;
	LAMP_11C8J15 <= OUT_2H_B;
	OUT_2I_B <= NOT OUT_3G_C;
	LAMP_15A1H10 <= OUT_2I_B;

	PS_I_CYCLE <= OUT_1B_H;
	MS_I_CYCLE_DOT_NOT_CR_DISABLE <= OUT_2E_B;
	PS_I_CYCLE_1 <= OUT_1F_H;
	MS_I_CYCLE <= OUT_3G_C;
	PS_I_CYCLE_DOT_NOT_CR_DISABLE <= OUT_4H_K;

	Latch_5E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5E_C_Latch,
		Q => OUT_5E_C,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_F_Latch,
		Q => OUT_4E_F,
		QBar => OPEN );


end;
