# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 4 errors.
# Compile of mem.v was successful.
# Compile of IF_ID.v was successful.
# 16 compiles, 1 failed with 4 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 8 errors.
# Compile of mem.v was successful.
# Compile of IF_ID.v failed with 1 errors.
# 16 compiles, 2 failed with 9 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 8 errors.
# Compile of mem.v was successful.
# Compile of IF_ID.v failed with 1 errors.
# 16 compiles, 2 failed with 9 errors.
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:29 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# ** Error: ../verilog files/processor.v(1): Cannot open `include file "intermediate buffers/EX_MEM.v".
# ** Error: ../verilog files/processor.v(2): Cannot open `include file "intermediate buffers/ID_EX.v".
# ** Error: ../verilog files/processor.v(3): Cannot open `include file "intermediate buffers/IF_ID.v".
# ** Error: ../verilog files/processor.v(4): Cannot open `include file "intermediate buffers/MEM_WB.v".
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# ** Error: ../verilog files/processor.v(12): Cannot open `include file "intermediate_buffers/EX_MEM.v".
# ** Error: ../verilog files/processor.v(13): Cannot open `include file "intermediate_buffers/ID_EX.v".
# ** Error: ../verilog files/processor.v(14): Cannot open `include file "intermediate_buffers/IF_ID.v".
# ** Error: ../verilog files/processor.v(15): Cannot open `include file "intermediate_buffers/MEM_WB.v".
# -- Compiling module processor
# End time: 22:17:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:28:18 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# ** Error: ../verilog files/processor.v(1): Cannot open `include file "intermediate buffers/EX_MEM.v".
# ** Error: ../verilog files/processor.v(2): Cannot open `include file "intermediate buffers/ID_EX.v".
# ** Error: ../verilog files/processor.v(3): Cannot open `include file "intermediate buffers/IF_ID.v".
# ** Error: ../verilog files/processor.v(4): Cannot open `include file "intermediate buffers/MEM_WB.v".
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# ** Error: ../verilog files/processor.v(12): Cannot open `include file "intermediate_buffers/EX_MEM.v".
# ** Error: ../verilog files/processor.v(13): Cannot open `include file "intermediate_buffers/ID_EX.v".
# ** Error: ../verilog files/processor.v(14): Cannot open `include file "intermediate_buffers/IF_ID.v".
# ** Error: ../verilog files/processor.v(15): Cannot open `include file "intermediate_buffers/MEM_WB.v".
# -- Compiling module processor
# End time: 22:28:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:05 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# ** Error: ../verilog files/processor.v(1): Cannot open `include file "intermediate buffers/EX_MEM.v".
# ** Error: ../verilog files/processor.v(2): Cannot open `include file "intermediate buffers/ID_EX.v".
# ** Error: ../verilog files/processor.v(3): Cannot open `include file "intermediate buffers/IF_ID.v".
# ** Error: ../verilog files/processor.v(4): Cannot open `include file "intermediate buffers/MEM_WB.v".
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module IF_ID
# -- Compiling module processor
# End time: 22:29:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 4 errors.
# Compile of mem.v was successful.
# Compile of IF_ID.v was successful.
# 16 compiles, 1 failed with 4 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 4 errors.
# Compile of mem.v was successful.
# 15 compiles, 2 failed with 4 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 4 errors.
# Compile of mem.v was successful.
# 15 compiles, 2 failed with 4 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v failed with 4 errors.
# Compile of mem.v was successful.
# Compile of IF_ID.v was successful.
# 16 compiles, 1 failed with 4 errors.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of CU.v was successful.
# Compile of reg.v was successful.
# Compile of processor.v was successful.
# Compile of mem.v was successful.
# Compile of IF_ID.v was successful.
# 16 compiles, 0 failed with no errors.
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:32:29 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module IF_ID
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:32:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:32:29 on Nov 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:35:25 on Nov 29,2022, Elapsed time: 0:02:56
# Errors: 0, Warnings: 16
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:02 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module IF_ID
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:36:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:36:02 on Nov 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:37:09 on Nov 29,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:20 on Nov 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module Reg
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module IF_ID
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:37:21 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:37:21 on Nov 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:38:01 on Nov 29,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
