v 20121203 2
C 60200 51200 1 0 0 vreg-adj-1.sym
{
T 62500 52600 5 16 1 1 0 6 1
refdes=U2
T 60500 52600 5 16 1 1 0 0 1
device=LM317
T 60200 51200 5 10 0 0 0 0 1
devmap=ON/LM317TG
}
C 60200 40200 1 0 0 vreg-adj-2.sym
{
T 62500 40400 5 16 1 1 0 8 1
refdes=U3
T 60500 40400 5 16 1 1 0 2 1
device=LM337
T 60200 40200 5 10 0 0 0 0 1
devmap=ON/LM337TG
}
C 64200 50100 1 90 0 resistor-2.sym
{
T 64295 51000 5 16 1 1 0 0 1
refdes=R6
T 64300 50700 5 16 1 1 0 2 1
value=196
T 64400 50100 5 10 0 0 90 0 1
device=RESISTOR
T 64200 50100 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 64200 47600 1 90 0 resistor-2.sym
{
T 64295 48500 5 16 1 1 0 0 1
refdes=R7
T 64300 48200 5 16 1 1 0 2 1
value=1.69k
T 64400 47600 5 10 0 0 90 0 1
device=RESISTOR
T 64200 47600 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 62400 53400 1 0 1 diode-1.sym
{
T 61605 54400 5 16 1 1 0 3 1
refdes=D2
T 61600 53600 5 16 1 1 0 5 1
value=1N4001
T 62400 53500 5 10 0 0 0 6 1
device=DIODE
T 62400 53400 5 10 0 0 0 0 1
devmap=DiodesInc/S1A-13-F
}
C 58900 49600 1 90 0 capacitor-1.sym
{
T 58695 50600 5 16 1 1 0 0 1
refdes=C5
T 58700 50000 5 16 1 1 0 2 1
value=10µ
T 59100 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 58900 49600 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 62900 47500 1 90 0 capacitor-1.sym
{
T 62695 48500 5 16 1 1 0 0 1
refdes=C8
T 62700 47900 5 16 1 1 0 2 1
value=10n
T 63100 47500 5 10 0 0 90 0 1
device=CAPACITOR
T 62900 47500 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 68900 49600 1 90 0 capacitor-1.sym
{
T 68695 50600 5 16 1 1 0 0 1
refdes=C11
T 68700 50000 5 16 1 1 0 2 1
value=10µ
T 69100 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 68900 49600 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 50900 52000 60200 52000 4
N 58500 51000 58500 52000 4
N 58500 52000 58500 54000 4
N 58500 54000 61000 54000 4
N 62500 45400 62500 46500 4
N 44000 46500 69500 46500 4
N 58500 46500 58500 49600 4
N 61500 49500 61500 51200 4
N 61500 49500 64000 49500 4
N 64000 49000 64000 50100 4
N 62800 52000 70500 52000 4
N 64000 51500 64000 52000 4
N 64000 47600 64000 46500 4
N 68500 52000 68500 51000 4
N 68500 49600 68500 46500 4
N 62400 54000 65000 54000 4
N 65000 54000 65000 52000 4
N 58500 46500 58500 43400 4
N 64000 46500 64000 45400 4
N 68500 46500 68500 43400 4
C 58900 42000 1 90 0 capacitor-1.sym
{
T 58695 43000 5 16 1 1 0 0 1
refdes=C6
T 58700 42400 5 16 1 1 0 2 1
value=10µ
T 59100 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 58900 42000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 64200 44000 1 90 0 resistor-2.sym
{
T 64295 44900 5 16 1 1 0 0 1
refdes=R8
T 64300 44600 5 16 1 1 0 2 1
value=1.69k
T 64400 44000 5 10 0 0 90 0 1
device=RESISTOR
T 64200 44000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 62900 44000 1 90 0 capacitor-1.sym
{
T 62695 45000 5 16 1 1 0 0 1
refdes=C9
T 62700 44400 5 16 1 1 0 2 1
value=10n
T 63100 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 62900 44000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 68900 42000 1 90 0 capacitor-1.sym
{
T 68695 43000 5 16 1 1 0 0 1
refdes=C12
T 68700 42400 5 16 1 1 0 2 1
value=10µ
T 69100 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 68900 42000 5 10 0 0 0 0 1
devmap=generic/C/1210
}
N 61500 41800 61500 43500 4
N 61500 43500 64000 43500 4
N 64000 42900 64000 44000 4
C 64200 41500 1 90 0 resistor-2.sym
{
T 64295 42400 5 16 1 1 0 0 1
refdes=R9
T 64300 42100 5 16 1 1 0 2 1
value=196
T 64400 41500 5 10 0 0 90 0 1
device=RESISTOR
T 64200 41500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 50900 41000 60200 41000 4
N 70500 41000 62800 41000 4
N 64000 41000 64000 41500 4
N 68500 41000 68500 42000 4
N 58500 41000 58500 42000 4
C 61000 38400 1 0 0 diode-1.sym
{
T 61795 39400 5 16 1 1 0 3 1
refdes=D3
T 61800 38600 5 16 1 1 0 5 1
value=1N4001
T 61000 38500 5 10 0 0 0 0 1
device=DIODE
T 61000 38400 5 10 0 0 0 0 1
devmap=DiodesInc/S1A-13-F
}
N 58500 41000 58500 39000 4
N 58500 39000 61000 39000 4
N 65000 41000 65000 39000 4
N 65000 39000 62400 39000 4
C 66700 45400 1 0 0 gnd-1.sym
{
T 67000 45200 5 16 1 1 0 5 1
value=GND_BIAS
T 66700 45400 5 10 0 0 0 0 1
net=${value}:1
}
N 67000 46000 67000 46500 4
C 53100 49600 1 0 0 capacitor-4.sym
{
T 53695 50700 5 16 1 1 0 0 1
refdes=C2
T 53700 49900 5 16 1 1 0 2 1
value=470µ
T 53100 49500 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 49600 5 10 0 0 0 0 1
devmap=Nichicon/UPW1H471MHD
}
C 53100 44000 1 0 0 capacitor-4.sym
{
T 53695 45100 5 16 1 1 0 0 1
refdes=C3
T 53700 44300 5 16 1 1 0 2 1
value=470µ
T 53100 43900 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 44000 5 10 0 0 0 0 1
devmap=Nichicon/UPW1H471MHD
}
C 47550 48200 1 0 0 EMBEDDEDdiode-bridge-1.sym
[
T 47750 48000 8 10 0 0 0 0 1
device=DIODE_BRIDGE
P 50050 49500 49850 49500 1 0 0
{
T 50050 49500 5 10 0 0 180 0 1
pintype=pas
T 49850 49550 5 16 1 1 0 0 1
pinlabel=+
T 49945 49545 5 10 0 0 0 0 1
pinnumber=P
T 50050 49500 5 10 0 0 180 0 1
pinseq=1
}
P 48800 50750 48800 50550 1 0 0
{
T 48800 50750 5 10 0 0 270 0 1
pintype=pas
T 48850 50525 5 16 1 1 0 0 1
pinlabel=~
T 48750 50645 5 10 0 0 90 0 1
pinnumber=AC2
T 48800 50750 5 10 0 0 270 0 1
pinseq=2
}
P 48800 48250 48800 48450 1 0 0
{
T 48800 48250 5 10 0 0 90 0 1
pintype=pas
T 48850 48275 5 16 1 1 0 0 1
pinlabel=~
T 48750 48355 5 10 0 0 90 6 1
pinnumber=AC1
T 48800 48250 5 10 0 0 90 0 1
pinseq=3
}
P 47550 49500 47750 49500 1 0 0
{
T 47550 49500 5 10 0 0 0 0 1
pintype=pas
T 47650 49575 5 16 1 1 0 0 1
pinlabel=-
T 47655 49545 5 10 0 0 0 6 1
pinnumber=N
T 47550 49500 5 10 0 0 0 0 1
pinseq=4
}
T 49950 50000 8 10 0 1 0 0 1
refdes=BR?
T 49950 49800 8 10 0 1 0 0 1
value=DF01
L 47925 50075 48325 49675 3 10 2 0 -1 -1
L 47925 50075 48425 50175 3 10 2 0 -1 -1
L 48325 49675 48425 50175 3 10 2 0 -1 -1
L 48225 50375 48625 49975 3 10 2 0 -1 -1
L 49375 50375 48975 49975 3 10 2 0 -1 -1
L 49375 50375 49475 49875 3 10 2 0 -1 -1
L 48975 49975 49475 49875 3 10 2 0 -1 -1
L 49675 50075 49275 49675 3 10 2 0 -1 -1
L 49675 48925 49275 49325 3 10 2 0 -1 -1
L 49675 48925 49175 48825 3 10 2 0 -1 -1
L 49275 49325 49175 48825 3 10 2 0 -1 -1
L 49375 48625 48975 49025 3 10 2 0 -1 -1
L 48225 48625 48625 49025 3 10 2 0 -1 -1
L 48225 48625 48125 49125 3 10 2 0 -1 -1
L 48625 49025 48125 49125 3 10 2 0 -1 -1
L 47925 48925 48325 49325 3 10 2 0 -1 -1
L 47750 49500 48125 49875 3 10 2 0 -1 -1
L 48425 50175 48800 50550 3 10 2 0 -1 -1
L 48800 50550 49175 50175 3 10 2 0 -1 -1
L 49475 49875 49850 49500 3 10 2 0 -1 -1
L 49850 49500 49475 49125 3 10 2 0 -1 -1
L 49175 48825 48800 48450 3 10 2 0 -1 -1
L 48800 48450 48425 48825 3 10 2 0 -1 -1
L 48125 49125 47750 49500 3 10 2 0 -1 -1
]
{
T 47750 48000 5 10 0 0 0 0 1
device=DIODE_BRIDGE
T 49950 50100 5 16 1 1 0 0 1
refdes=BR2
T 49950 49800 5 16 1 1 0 0 1
value=DF01
T 47550 48200 5 10 0 0 0 0 1
devmap=TaiwanSemi/DBLS203G
}
C 45500 51700 1 0 0 fuse-2.sym
{
T 46195 52600 5 16 1 1 0 3 1
refdes=F2
T 46200 52300 5 16 1 1 0 3 1
value=1A
T 45500 51600 5 10 0 0 0 0 1
device=FUSE
T 45500 51700 5 10 0 0 0 0 1
devmap=Littelfuse/1812L110/33MR
}
C 45500 40700 1 0 0 fuse-2.sym
{
T 46195 41600 5 16 1 1 0 3 1
refdes=F3
T 46200 41300 5 16 1 1 0 3 1
value=1A
T 45500 40600 5 10 0 0 0 0 1
device=FUSE
T 45500 40700 5 10 0 0 0 0 1
devmap=Littelfuse/1812L110/33MR
}
N 51500 49500 51500 52000 4
N 46500 43500 46500 49500 4
N 51500 49500 50050 49500 4
N 46500 49500 47550 49500 4
N 43000 52000 45500 52000 4
N 46900 52000 49500 52000 4
N 48800 52000 48800 50750 4
N 46500 43500 51500 43500 4
N 51500 43500 51500 41000 4
N 46900 41000 49500 41000 4
N 48800 41000 48800 48250 4
N 45500 41000 43000 41000 4
N 43000 47000 44000 47000 4
N 44000 46000 44000 47000 4
N 43000 46000 44000 46000 4
N 53500 51000 53500 52000 4
N 53500 49600 53500 46500 4
N 53500 46500 53500 45400 4
N 53500 44000 53500 41000 4
C 49500 51800 1 0 0 resistor-2.sym
{
T 50195 52600 5 16 1 1 0 3 1
refdes=R2
T 50200 52300 5 16 1 1 0 3 1
value=DNP
T 49500 51600 5 10 0 0 0 0 1
device=RESISTOR
T 49500 51800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 49500 40800 1 0 0 resistor-2.sym
{
T 50195 41600 5 16 1 1 0 3 1
refdes=R3
T 50200 41300 5 16 1 1 0 3 1
value=DNP
T 49500 40600 5 10 0 0 0 0 1
device=RESISTOR
T 49500 40800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 69500 46000 69500 47000 4
{
T 69450 46100 5 10 0 0 90 0 1
net=${value}:${slot}
}
N 69500 47000 70500 47000 4
{
T 69600 47050 5 10 0 0 0 0 1
net=${value}:${slot}
}
N 69500 46000 70500 46000 4
{
T 69600 46050 5 10 0 0 0 0 1
net=${value}:${slot}
}
N 62500 48900 62500 49500 4
N 62500 43500 62500 44000 4
N 62500 46500 62500 47500 4
C 42400 51700 1 0 0 input-4.sym
{
T 41800 51600 5 10 0 0 0 0 1
device=INPUT
T 42400 52300 5 16 1 1 0 0 1
refdes=J1
T 43000 51900 5 16 1 1 0 2 1
value=+IN_BIAS
T 43000 52100 5 16 1 1 0 0 1
slot=3
T 42400 51700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 51700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 42400 46700 1 0 0 input-4.sym
{
T 41800 46600 5 10 0 0 0 0 1
device=INPUT
T 42400 47300 5 16 1 1 0 0 1
refdes=J1
T 43000 46900 5 16 1 1 0 2 1
value=GND_BIAS
T 43000 47100 5 16 1 1 0 0 1
slot=4
T 42400 46700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 46700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 42400 45700 1 0 0 input-4.sym
{
T 41800 45600 5 10 0 0 0 0 1
device=INPUT
T 42400 46300 5 16 1 1 0 0 1
refdes=J1
T 43000 45900 5 16 1 1 0 2 1
value=GND_BIAS
T 43000 46100 5 16 1 1 0 0 1
slot=5
T 42400 45700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 45700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 42400 40700 1 0 0 input-4.sym
{
T 41800 40600 5 10 0 0 0 0 1
device=INPUT
T 42400 41300 5 16 1 1 0 0 1
refdes=J1
T 43000 40900 5 16 1 1 0 2 1
value=-IN_BIAS
T 43000 41100 5 16 1 1 0 0 1
slot=6
T 42400 40700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 40700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 70100 51700 1 0 0 output-4.sym
{
T 70700 51600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 52300 5 16 1 1 0 6 1
refdes=J2
T 70500 51900 5 16 1 1 0 8 1
value=+OUT_BIAS
T 70500 52100 5 16 1 1 0 6 1
slot=3
T 70100 51700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 51700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 70100 46700 1 0 0 output-4.sym
{
T 70700 46600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 47300 5 16 1 1 0 6 1
refdes=J2
T 70500 46900 5 16 1 1 0 8 1
value=GND_BIAS
T 70500 47100 5 16 1 1 0 6 1
slot=4
T 70100 46700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 46700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 70100 45700 1 0 0 output-4.sym
{
T 70700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 46300 5 16 1 1 0 6 1
refdes=J2
T 70500 45900 5 16 1 1 0 8 1
value=GND_BIAS
T 70500 46100 5 16 1 1 0 6 1
slot=5
T 70100 45700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 45700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 70100 40700 1 0 0 output-4.sym
{
T 70700 40600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 41300 5 16 1 1 0 6 1
refdes=J2
T 70500 40900 5 16 1 1 0 8 1
value=-OUT_BIAS
T 70500 41100 5 16 1 1 0 6 1
slot=6
T 70100 40700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 40700 5 10 0 0 0 0 1
net=${value}:${slot}
}
C 60200 62700 1 0 0 vreg-adj-1.sym
{
T 60200 62700 5 10 0 0 0 0 1
devmap=ON/LM317TG
T 62500 64100 5 16 1 1 0 6 1
refdes=U1
T 60500 64100 5 16 1 1 0 0 1
device=LM317
}
C 64200 61600 1 90 0 resistor-2.sym
{
T 64400 61600 5 10 0 0 90 0 1
device=RESISTOR
T 64200 61600 5 10 0 0 0 0 1
devmap=generic/R/0805
T 64295 62500 5 16 1 1 0 0 1
refdes=R4
T 64300 62200 5 16 1 1 0 2 1
value=196
}
C 64200 59100 1 90 0 resistor-2.sym
{
T 64400 59100 5 10 0 0 90 0 1
device=RESISTOR
T 64200 59100 5 10 0 0 0 0 1
devmap=generic/R/0805
T 64295 60000 5 16 1 1 0 0 1
refdes=R5
T 64300 59700 5 16 1 1 0 2 1
value=590
}
C 62400 64900 1 0 1 diode-1.sym
{
T 62400 65000 5 10 0 0 0 6 1
device=DIODE
T 62400 64900 5 10 0 0 0 0 1
devmap=DiodesInc/S1A-13-F
T 61605 65900 5 16 1 1 0 3 1
refdes=D1
T 61600 65100 5 16 1 1 0 5 1
value=1N4001
}
C 58900 61100 1 90 0 capacitor-1.sym
{
T 59100 61100 5 10 0 0 90 0 1
device=CAPACITOR
T 58900 61100 5 10 0 0 0 0 1
devmap=generic/C/1210
T 58695 62100 5 16 1 1 0 0 1
refdes=C4
T 58700 61500 5 16 1 1 0 2 1
value=10µ
}
C 62900 59000 1 90 0 capacitor-1.sym
{
T 63100 59000 5 10 0 0 90 0 1
device=CAPACITOR
T 62900 59000 5 10 0 0 0 0 1
devmap=generic/C/0805
T 62695 60000 5 16 1 1 0 0 1
refdes=C7
T 62700 59400 5 16 1 1 0 2 1
value=10n
}
C 68900 61100 1 90 0 capacitor-1.sym
{
T 69100 61100 5 10 0 0 90 0 1
device=CAPACITOR
T 68900 61100 5 10 0 0 0 0 1
devmap=generic/C/1210
T 68695 62100 5 16 1 1 0 0 1
refdes=C10
T 68700 61500 5 16 1 1 0 2 1
value=10µ
}
N 50900 63500 60200 63500 4
N 58500 62500 58500 63500 4
N 58500 63500 58500 65500 4
N 58500 65500 61000 65500 4
N 46500 58000 70500 58000 4
{
T 69600 58050 5 10 0 0 0 0 1
net=${value}:${slot}
}
N 58500 58000 58500 61100 4
N 61500 61000 61500 62700 4
N 61500 61000 64000 61000 4
N 64000 60500 64000 61600 4
N 62800 63500 70500 63500 4
N 64000 63000 64000 63500 4
N 64000 59100 64000 58000 4
N 68500 63500 68500 62500 4
N 68500 61100 68500 58000 4
N 62400 65500 65000 65500 4
N 65000 65500 65000 63500 4
C 53100 61100 1 0 0 capacitor-4.sym
{
T 53100 61000 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 61100 5 10 0 0 0 0 1
devmap=Nichicon/UPW1H471MHD
T 53695 62200 5 16 1 1 0 0 1
refdes=C1
T 53700 61400 5 16 1 1 0 2 1
value=470µ
}
C 47550 59700 1 0 0 EMBEDDEDdiode-bridge-1.sym
[
P 50050 61000 49850 61000 1 0 0
{
T 50050 61000 5 10 0 0 180 0 1
pintype=pas
T 49850 61050 5 16 1 1 0 0 1
pinlabel=+
T 49945 61045 5 10 0 0 0 0 1
pinnumber=P
T 50050 61000 5 10 0 0 180 0 1
pinseq=1
}
P 48800 62250 48800 62050 1 0 0
{
T 48800 62250 5 10 0 0 270 0 1
pintype=pas
T 48850 62025 5 16 1 1 0 0 1
pinlabel=~
T 48750 62145 5 10 0 0 90 0 1
pinnumber=AC2
T 48800 62250 5 10 0 0 270 0 1
pinseq=2
}
P 48800 59750 48800 59950 1 0 0
{
T 48800 59750 5 10 0 0 90 0 1
pintype=pas
T 48850 59775 5 16 1 1 0 0 1
pinlabel=~
T 48750 59855 5 10 0 0 90 6 1
pinnumber=AC1
T 48800 59750 5 10 0 0 90 0 1
pinseq=3
}
P 47550 61000 47750 61000 1 0 0
{
T 47550 61000 5 10 0 0 0 0 1
pintype=pas
T 47650 61075 5 16 1 1 0 0 1
pinlabel=-
T 47655 61045 5 10 0 0 0 6 1
pinnumber=N
T 47550 61000 5 10 0 0 0 0 1
pinseq=4
}
L 47925 61575 48325 61175 3 10 2 0 -1 -1
L 47925 61575 48425 61675 3 10 2 0 -1 -1
L 48325 61175 48425 61675 3 10 2 0 -1 -1
L 48225 61875 48625 61475 3 10 2 0 -1 -1
L 49375 61875 48975 61475 3 10 2 0 -1 -1
L 49375 61875 49475 61375 3 10 2 0 -1 -1
L 48975 61475 49475 61375 3 10 2 0 -1 -1
L 49675 61575 49275 61175 3 10 2 0 -1 -1
L 49675 60425 49275 60825 3 10 2 0 -1 -1
L 49675 60425 49175 60325 3 10 2 0 -1 -1
L 49275 60825 49175 60325 3 10 2 0 -1 -1
L 49375 60125 48975 60525 3 10 2 0 -1 -1
L 48225 60125 48625 60525 3 10 2 0 -1 -1
L 48225 60125 48125 60625 3 10 2 0 -1 -1
L 48625 60525 48125 60625 3 10 2 0 -1 -1
L 47925 60425 48325 60825 3 10 2 0 -1 -1
L 47750 61000 48125 61375 3 10 2 0 -1 -1
L 48425 61675 48800 62050 3 10 2 0 -1 -1
L 48800 62050 49175 61675 3 10 2 0 -1 -1
L 49475 61375 49850 61000 3 10 2 0 -1 -1
L 49850 61000 49475 60625 3 10 2 0 -1 -1
L 49175 60325 48800 59950 3 10 2 0 -1 -1
L 48800 59950 48425 60325 3 10 2 0 -1 -1
L 48125 60625 47750 61000 3 10 2 0 -1 -1
T 47750 59500 8 10 0 0 0 0 1
device=DIODE_BRIDGE
T 49950 61500 8 10 0 1 0 0 1
refdes=BR?
T 49950 61300 8 10 0 1 0 0 1
value=DF01
]
{
T 47750 59500 5 10 0 0 0 0 1
device=DIODE_BRIDGE
T 47550 59700 5 10 0 0 0 0 1
devmap=TaiwanSemi/DBLS203G
T 49950 61600 5 16 1 1 0 0 1
refdes=BR1
T 49950 61300 5 16 1 1 0 0 1
value=DF01
}
C 45500 63200 1 0 0 fuse-2.sym
{
T 45500 63100 5 10 0 0 0 0 1
device=FUSE
T 45500 63200 5 10 0 0 0 0 1
devmap=Littelfuse/1812L110/33MR
T 46195 64100 5 16 1 1 0 3 1
refdes=F1
T 46200 63800 5 16 1 1 0 3 1
value=1A
}
N 51500 61000 51500 63500 4
N 51500 61000 50050 61000 4
N 46500 61000 47550 61000 4
N 43000 63500 45500 63500 4
N 46900 63500 49500 63500 4
N 48800 63500 48800 62250 4
N 43000 58500 48800 58500 4
N 53500 62500 53500 63500 4
N 53500 61100 53500 58000 4
C 49500 63300 1 0 0 resistor-2.sym
{
T 49500 63100 5 10 0 0 0 0 1
device=RESISTOR
T 49500 63300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 50195 64100 5 16 1 1 0 3 1
refdes=R1
T 50200 63800 5 16 1 1 0 3 1
value=DNP
}
N 62500 60400 62500 61000 4
N 62500 58000 62500 59000 4
C 42400 63200 1 0 0 input-4.sym
{
T 41800 63100 5 10 0 0 0 0 1
device=INPUT
T 42400 63200 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 63200 5 10 0 0 0 0 1
net=${value}:${slot}
T 42400 63800 5 16 1 1 0 0 1
refdes=J1
T 43000 63400 5 16 1 1 0 2 1
value=+IN_AUX
T 43000 63600 5 16 1 1 0 0 1
slot=1
}
C 42400 58200 1 0 0 input-4.sym
{
T 41800 58100 5 10 0 0 0 0 1
device=INPUT
T 42400 58200 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 42400 58200 5 10 0 0 0 0 1
net=${value}:${slot}
T 42400 58800 5 16 1 1 0 0 1
refdes=J1
T 43000 58400 5 16 1 1 0 2 1
value=-IN_AUX
T 43000 58600 5 16 1 1 0 0 1
slot=2
}
C 70100 63200 1 0 0 output-4.sym
{
T 70700 63100 5 10 0 0 0 0 1
device=OUTPUT
T 70100 63200 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 63200 5 10 0 0 0 0 1
net=${value}:${slot}
T 71100 63800 5 16 1 1 0 6 1
refdes=J2
T 70500 63400 5 16 1 1 0 8 1
value=+OUT_AUX
T 70500 63600 5 16 1 1 0 6 1
slot=1
}
C 70100 57700 1 0 0 output-4.sym
{
T 70700 57600 5 10 0 0 0 0 1
device=OUTPUT
T 70100 57700 5 10 0 0 0 0 1
devmap=TE-Connectivity/5-104450-5
T 70100 57700 5 10 0 0 0 0 1
net=${value}:${slot}
T 71100 58300 5 16 1 1 0 6 1
refdes=J2
T 70500 57900 5 16 1 1 0 8 1
value=-OUT_AUX
T 70500 58100 5 16 1 1 0 6 1
slot=2
}
N 46500 58000 46500 61000 4
N 48800 58500 48800 59750 4
C 66700 56900 1 0 0 gnd-1.sym
{
T 66700 56900 5 10 0 0 0 0 1
net=${value}:1
T 67000 56700 5 16 1 1 0 5 1
value=GND_AUX
}
N 67000 57500 67000 58000 4
