
*** Running vivado
    with args -log dual_allpass.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_allpass.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dual_allpass.tcl -notrace
Command: synth_design -top dual_allpass -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33040 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 343.180 ; gain = 100.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dual_allpass' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:46]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'pmid_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'a_x_in_next' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'pin_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'a_x_pmid_next' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'mid_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'pout_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'b_x_mid_next' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'b_x_pout_next' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'mid_next' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-614] signal 'out_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element a_x_in_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element a_x_pmid_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element b_x_mid_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element b_x_pout_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dual_allpass' (1#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 395.281 ; gain = 152.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.281 ; gain = 152.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.281 ; gain = 152.195
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'b_x_pout_next_reg' and it is trimmed from '32' to '16' bits. [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_x_mid_next_reg' and it is trimmed from '32' to '16' bits. [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_x_pmid_next_reg' and it is trimmed from '32' to '16' bits. [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_x_in_next_reg' and it is trimmed from '32' to '16' bits. [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:66]
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'out_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'pmid_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'b_x_pout_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'b_x_mid_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'mid_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'pout_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'pin_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'a_x_pmid_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'a_x_in_next_reg' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.281 ; gain = 152.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_allpass 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP b_x_pout_next0, operation Mode is: A*B.
DSP Report: operator b_x_pout_next0 is absorbed into DSP b_x_pout_next0.
DSP Report: Generating DSP b_x_mid_next0, operation Mode is: A*B.
DSP Report: operator b_x_mid_next0 is absorbed into DSP b_x_mid_next0.
DSP Report: Generating DSP a_x_pmid_next0, operation Mode is: A*B.
DSP Report: operator a_x_pmid_next0 is absorbed into DSP a_x_pmid_next0.
DSP Report: Generating DSP a_x_in_next0, operation Mode is: A*B.
DSP Report: operator a_x_in_next0 is absorbed into DSP a_x_in_next0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 551.625 ; gain = 308.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dual_allpass | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dual_allpass | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dual_allpass | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dual_allpass | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 551.625 ; gain = 308.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:63]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.srcs/sources_1/new/dual_allpass.vhd:61]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |    12|
|3     |DSP48E1 |     4|
|4     |LUT1    |     1|
|5     |LUT2    |    16|
|6     |LUT3    |    34|
|7     |LUT4    |    28|
|8     |LUT6    |     2|
|9     |FDCE    |    79|
|10    |FDPE    |     1|
|11    |LD      |   144|
|12    |IBUF    |    53|
|13    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   394|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 560.648 ; gain = 317.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  LD => LDCE: 144 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 665.691 ; gain = 435.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/dual_allpass/dual_allpass.runs/synth_1/dual_allpass.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dual_allpass_utilization_synth.rpt -pb dual_allpass_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 665.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 13:12:03 2022...
