/* ------------------------------------------------------------------------------

HW ref: A040618

IOS - I/O  for Z80-MBC2 (Multi Boot Computer - Z80 128kB RAM @ 4/8Mhz @ Fosc = 16MHz)


Notes:

1:  This SW is ONLY for the Atmega1284 used as EEPROM and I/O subsystem (16MHz external oscillator).
    
2:  Tested on Atmega32A @ Arduino IDE 1.8.12.

3:  Embedded FW: S200718 iLoad (Intel-Hex loader)

4:  To run the stand-alone Basic and Forth interpreters the SD optional module must be installed with 
    the required binary files on a microSD (FAT16 or FAT32 formatted)

5:  Utilities:   S111216 TASM conversion utility


---------------------------------------------------------------------------------
*/
#include "Wire.h"    // Needed for I2C bus
#include <EEPROM.h>  // Needed for internal EEPROM R/W

#include "HwDefines.h"
#include "OsBootInfo.h"
#include "RtcUtilities.h"
#include "ConfigOptions.h"
#include "BootMenu.h"
#include "Utils.h"
#include "WireUtils.h"
#include "DiskUtils.h"
#include "Opcode.h"
#include "FatSubsys.h"
#include "GpioSubsys.h"
#include "UserSubsys.h"
#include "WireSubsys.h"
#include "DriveSubsys.h"
#include "BankSubsys.h"
#include "RtcSubsys.h"
#include "MediaSubsys.h"
#include "SerialSubsys.h"
#include "SFlagSubsys.h"


#define HW_VERSION "A040618"
#define SW_VERSION "RMH-OS-MORE"


// ------------------------------------------------------------------------------
//
//  Constants
//
// ------------------------------------------------------------------------------
const byte debug = 0;  // Debug off = 0, on = 1, on = 2 with interrupt trace

// Z80 programs images into flash and related constants
const word boot_A_StrAddr = 0xfd10;  // Payload A image starting address (flash)
const byte boot_A_[] PROGMEM = {     // Payload A image (S200718 iLoad)
  0x31, 0x10, 0xFD, 0x21, 0x52, 0xFD, 0xCD, 0xC6, 0xFE, 0xCD, 0x3E, 0xFF, 0xCD, 0xF4, 0xFD, 0x3E,
  0xFF, 0xBC, 0x20, 0x10, 0xBD, 0x20, 0x0D, 0x21, 0xD9, 0xFD, 0xCD, 0xC6, 0xFE, 0x21, 0x88, 0xFD,
  0xCD, 0xC6, 0xFE, 0x76, 0xE5, 0x21, 0xD9, 0xFD, 0xCD, 0xC6, 0xFE, 0x21, 0x75, 0xFD, 0xCD, 0xC6,
  0xFE, 0xE1, 0xCD, 0x4B, 0xFF, 0xCD, 0x3E, 0xFF, 0xCD, 0x3E, 0xFF, 0xDB, 0x01, 0xFE, 0xFF, 0x20,
  0xFA, 0xE9, 0x69, 0x4C, 0x6F, 0x61, 0x64, 0x20, 0x2D, 0x20, 0x49, 0x6E, 0x74, 0x65, 0x6C, 0x2D,
  0x48, 0x65, 0x78, 0x20, 0x4C, 0x6F, 0x61, 0x64, 0x65, 0x72, 0x20, 0x2D, 0x20, 0x53, 0x32, 0x30,
  0x30, 0x37, 0x31, 0x38, 0x00, 0x53, 0x74, 0x61, 0x72, 0x74, 0x69, 0x6E, 0x67, 0x20, 0x41, 0x64,
  0x64, 0x72, 0x65, 0x73, 0x73, 0x3A, 0x20, 0x00, 0x4C, 0x6F, 0x61, 0x64, 0x20, 0x65, 0x72, 0x72,
  0x6F, 0x72, 0x20, 0x2D, 0x20, 0x53, 0x79, 0x73, 0x74, 0x65, 0x6D, 0x20, 0x68, 0x61, 0x6C, 0x74,
  0x65, 0x64, 0x00, 0x57, 0x61, 0x69, 0x74, 0x69, 0x6E, 0x67, 0x20, 0x69, 0x6E, 0x70, 0x75, 0x74,
  0x20, 0x73, 0x74, 0x72, 0x65, 0x61, 0x6D, 0x2E, 0x2E, 0x2E, 0x00, 0x53, 0x79, 0x6E, 0x74, 0x61,
  0x78, 0x20, 0x65, 0x72, 0x72, 0x6F, 0x72, 0x21, 0x00, 0x43, 0x68, 0x65, 0x63, 0x6B, 0x73, 0x75,
  0x6D, 0x20, 0x65, 0x72, 0x72, 0x6F, 0x72, 0x21, 0x00, 0x69, 0x4C, 0x6F, 0x61, 0x64, 0x3A, 0x20,
  0x00, 0x41, 0x64, 0x64, 0x72, 0x65, 0x73, 0x73, 0x20, 0x76, 0x69, 0x6F, 0x6C, 0x61, 0x74, 0x69,
  0x6F, 0x6E, 0x21, 0x00, 0xF5, 0xD5, 0xC5, 0x01, 0xFF, 0xFF, 0x21, 0xA3, 0xFD, 0xCD, 0xC6, 0xFE,
  0xCD, 0x3E, 0xFF, 0xCD, 0x72, 0xFF, 0xFE, 0x0D, 0x28, 0xF9, 0xFE, 0x0A, 0x28, 0xF5, 0xFE, 0x20,
  0x28, 0xF1, 0xCD, 0x1A, 0xFF, 0xCD, 0x69, 0xFF, 0xFE, 0x3A, 0xC2, 0xA3, 0xFE, 0xCD, 0xE1, 0xFE,
  0x57, 0x1E, 0x00, 0xCD, 0xBE, 0xFE, 0xCD, 0xD6, 0xFE, 0x3E, 0xFF, 0xB8, 0x20, 0x05, 0xB9, 0x20,
  0x02, 0x44, 0x4D, 0x7C, 0xCD, 0xBE, 0xFE, 0x7D, 0xCD, 0xBE, 0xFE, 0xCD, 0xE1, 0xFE, 0xCD, 0xBE,
  0xFE, 0xFE, 0x01, 0x20, 0x1E, 0xCD, 0xE1, 0xFE, 0xCD, 0xBE, 0xFE, 0x7B, 0xA7, 0x28, 0x66, 0xCD,
  0x3E, 0xFF, 0x21, 0xD9, 0xFD, 0xCD, 0xC6, 0xFE, 0x21, 0xC9, 0xFD, 0xCD, 0xC6, 0xFE, 0x01, 0xFF,
  0xFF, 0x18, 0x52, 0x7A, 0xA7, 0x28, 0x2C, 0xCD, 0xE1, 0xFE, 0xCD, 0xBE, 0xFE, 0xE5, 0xC5, 0xA7,
  0x01, 0xF0, 0xFC, 0xED, 0x42, 0xC1, 0xE1, 0xDA, 0x8E, 0xFE, 0xCD, 0x3E, 0xFF, 0x21, 0xD9, 0xFD,
  0xCD, 0xC6, 0xFE, 0x21, 0xE1, 0xFD, 0xCD, 0xC6, 0xFE, 0x01, 0xFF, 0xFF, 0x18, 0x27, 0x77, 0x23,
  0x15, 0x18, 0xD0, 0xCD, 0xE1, 0xFE, 0xCD, 0xBE, 0xFE, 0x7B, 0xA7, 0x20, 0xB2, 0xCD, 0x3E, 0xFF,
  0xC3, 0x03, 0xFE, 0xCD, 0x3E, 0xFF, 0x21, 0xD9, 0xFD, 0xCD, 0xC6, 0xFE, 0x21, 0xBB, 0xFD, 0xCD,
  0xC6, 0xFE, 0x01, 0xFF, 0xFF, 0xCD, 0x3E, 0xFF, 0x60, 0x69, 0xC1, 0xD1, 0xF1, 0xC9, 0xC5, 0x4F,
  0x7B, 0x91, 0x5F, 0x79, 0xC1, 0xC9, 0xF5, 0xE5, 0x7E, 0xFE, 0x00, 0x28, 0x06, 0xCD, 0x69, 0xFF,
  0x23, 0x18, 0xF5, 0xE1, 0xF1, 0xC9, 0xF5, 0xCD, 0xE1, 0xFE, 0x67, 0xCD, 0xE1, 0xFE, 0x6F, 0xF1,
  0xC9, 0xC5, 0xCD, 0xF4, 0xFE, 0xCB, 0x07, 0xCB, 0x07, 0xCB, 0x07, 0xCB, 0x07, 0x47, 0xCD, 0xF4,
  0xFE, 0xB0, 0xC1, 0xC9, 0xCD, 0x72, 0xFF, 0xCD, 0x1A, 0xFF, 0xCD, 0x06, 0xFF, 0x30, 0xF5, 0xCD,
  0x23, 0xFF, 0xCD, 0x2E, 0xFF, 0xC9, 0xFE, 0x47, 0xD0, 0xFE, 0x30, 0x30, 0x02, 0x3F, 0xC9, 0xFE,
  0x3A, 0xD8, 0xFE, 0x41, 0x30, 0x02, 0x3F, 0xC9, 0x37, 0xC9, 0xFE, 0x61, 0xD8, 0xFE, 0x7B, 0xD0,
  0xE6, 0x5F, 0xC9, 0xFE, 0x3A, 0x38, 0x02, 0xD6, 0x07, 0xD6, 0x30, 0xE6, 0x0F, 0xC9, 0xF5, 0xE6,
  0x0F, 0xC6, 0x30, 0xFE, 0x3A, 0x38, 0x02, 0xC6, 0x07, 0xCD, 0x69, 0xFF, 0xF1, 0xC9, 0xF5, 0x3E,
  0x0D, 0xCD, 0x69, 0xFF, 0x3E, 0x0A, 0xCD, 0x69, 0xFF, 0xF1, 0xC9, 0xE5, 0xF5, 0x7C, 0xCD, 0x58,
  0xFF, 0x7D, 0xCD, 0x58, 0xFF, 0xF1, 0xE1, 0xC9, 0xF5, 0xC5, 0x47, 0x0F, 0x0F, 0x0F, 0x0F, 0xCD,
  0x2E, 0xFF, 0x78, 0xCD, 0x2E, 0xFF, 0xC1, 0xF1, 0xC9, 0xF5, 0x3E, 0x01, 0xD3, 0x01, 0xF1, 0xD3,
  0x00, 0xC9, 0xDB, 0x01, 0xFE, 0xFF, 0xCA, 0x72, 0xFF, 0xC9
};
const byte *const flashBootTable[1] PROGMEM = { boot_A_ };  // Payload pointers table (flash)

// ------------------------------------------------------------------------------
//
//  Global variables
//
// ------------------------------------------------------------------------------

// General purpose variables
Opcode ioOpcode = NO_OP;  // I/O operation code or Opcode (0xFF means "No Operation")
byte moduleGPIO = 0;      // Set to 1 if the module is found, 0 otherwise
byte Z80IntEnFlag = 0;    // Z80 INT_ enable flag (0 = No INT_ used, 1 = INT_ used for I/O)

ConfigOptions SystemOptions;
OsBootInfo BootInfo;

FatSystem fatSystem;
GpioSubsys gpioSubsys;
UserSubsys userSubsys;
WireSubsys wireSubsys;
DriveSubsys driveSubsys;
BankSubsys bankSubsys;
RtcSubsys rtcSubsys;
MediaSubsys mediaSubsys;
SerialSubsys serialSubsys(mediaSubsys);
SFlagSubsys sflagSubsys(serialSubsys);

// ------------------------------------------------------------------------------

void setup() {
  // ------------------------------------------------------------------------------
  //
  //  Local variables
  //
  // ------------------------------------------------------------------------------
  byte bootSelection = 0;  // Flag to enter into the boot mode selection
  Serial.begin(115200);
  Serial.print("\033[2J");
  delay(1000);
  Serial.println("");
  Serial.print("\033[6m");
  Serial.println("Z80-MBC2+");
  Serial.print("\033[0m");
  Serial.println(" _______ _____   _____        _______ ______  _______ ______       ");
  Serial.println("(_______|_____) (_____)      (_______|____  \\(_______|_____ \\  _   ");
  Serial.println("   __    _____  _  __ _ _____ _  _  _ ____)  )_        ____) )| |_ ");
  Serial.println("  / /   / ___ \\| |/ /| (_____) ||_|| |  __  (| |      / ____(_   _)");
  Serial.println(" / /___( (___) )   /_| |     | |   | | |__)  ) |_____| (_____ |_|  ");
  Serial.println("(_______)_____/ \\_____/      |_|   |_|______/ \\______)_______)     ");

  Serial.print("\033[7m");
  Serial.println("IOS Custom Built by Benjamin Bercy for Atmega-1284 South Bridge    \r\n");
  Serial.print("\033[0m");
  delay(2000);
  Wire.begin();
  mediaSubsys.probeMedia();
  mediaSubsys.sound(43, 40);
  delay(400);
  mediaSubsys.sound(45, 40);
  delay(400);
  mediaSubsys.sound(41, 40);
  delay(500);
  mediaSubsys.sound(19, 50);
  delay(500);
  mediaSubsys.sound(36, 100);
  delay(1000);

  EEPROM.get(configAddr, SystemOptions);
  if (SystemOptions.Valid != 1) {
    EEPROM.put(configAddr, SystemOptions);
  }

  // Initialize RESET_ and WAIT_RES_
  pinMode(RESET_, OUTPUT);  // Configure RESET_ and set it ACTIVE
  digitalWrite(RESET_, LOW);
  pinMode(WAIT_RES_, OUTPUT);  // Configure WAIT_RES_ and set it ACTIVE to reset the WAIT FF (U1C/D)
  digitalWrite(WAIT_RES_, LOW);

  // Check USER Key for boot mode changes
  pinMode(USER, INPUT_PULLUP);  // Read USER Key to enter into the boot mode selection
  if (!digitalRead(USER)) bootSelection = 1;

  // Initialize USER,  INT_, RAM_CE2, and BUSREQ_
  pinMode(USER, OUTPUT);  // USER led OFF
  digitalWrite(USER, HIGH);
  pinMode(INT_, INPUT_PULLUP);  // Configure INT_ and set it NOT ACTIVE
  pinMode(INT_, OUTPUT);
  digitalWrite(INT_, HIGH);
  pinMode(RAM_CE2, OUTPUT);        // Configure RAM_CE2 as output
  digitalWrite(RAM_CE2, HIGH);     // Set RAM_CE2 active
  pinMode(WAIT_, INPUT);           // Configure WAIT_ as input
  pinMode(BUSREQ_, INPUT_PULLUP);  // Set BUSREQ_ HIGH
  pinMode(BUSREQ_, OUTPUT);
  digitalWrite(BUSREQ_, HIGH);

  // Initialize D0-D7, AD0, MREQ_, RD_ and WR_
  DDRA = 0x00;  // Configure Z80 data bus D0-D7 (PA0-PA7) as input with pull-up
  PORTA = 0xFF;
  pinMode(MREQ_, INPUT_PULLUP);  // Configure MREQ_ as input with pull-up
  pinMode(RD_, INPUT_PULLUP);    // Configure RD_ as input with pull-up
  pinMode(WR_, INPUT_PULLUP);    // Configure WR_ as input with pull-up
  pinMode(AD0, INPUT_PULLUP);

  // Initialize the Logical RAM Bank (32KB) to map into the lower half of the Z80 addressing space
  pinMode(BANK0, OUTPUT);  // Set RAM Logical Bank 1 (Os Bank 0)
  digitalWrite(BANK0, HIGH);
  pinMode(BANK1, OUTPUT);
  digitalWrite(BANK1, LOW);

  // Initialize CLK (single clock pulses mode) and reset the Z80 CPU
  pinMode(CLK, OUTPUT);  // Set CLK as output

  singlePulsesResetZ80();  // Reset the Z80 CPU using single clock pulses

  // Initialize MCU_RTS and MCU_CTS and reset uTerm (A071218-R250119) if present
  pinMode(MCU_CTS_, INPUT_PULLUP);  // Parked (not used)
  pinMode(MCU_RTS_, OUTPUT);
  digitalWrite(MCU_RTS_, LOW);  // Reset uTerm (A071218-R250119)
  delay(100);
  digitalWrite(MCU_RTS_, HIGH);
  delay(500);

  // Initialize the EXP_PORT (I2C) and search for "known" optional modules
  if (ProbeAddress(GPIOEXP_ADDR)) {
    moduleGPIO = 1;  // Set to 1 if GPIO Module is found
  }

  // Print if the input serial buffer is 128 bytes wide (this is needed for xmodem protocol support)
  if (SERIAL_RX_BUFFER_SIZE >= 128) {
    Serial.println(F("IOS: Found extended serial Rx buffer"));
  }

  // Print the Z80 clock speed mode
  Serial.printf(F("IOS: Z80 clock set at %dMHz\n\r"), SystemOptions.ClockMode ? CLOCK_LOW : CLOCK_HIGH);

  // Print RTC and GPIO informations if found
  foundRTC = autoSetRTC();  // Check if RTC is present and initialize it as needed
  rtcSubsys.foundRtc(foundRTC);
  sflagSubsys.FoundRtc(foundRTC);
  if (moduleGPIO) {
    Serial.println(F("IOS: Found GPE Option"));
  }

  // Print CP/M Autoexec on cold boot status
  Serial.print(F("IOS: CP/M Autoexec is "));
  if (SystemOptions.AutoexecFlag) {
    Serial.println(F("ON"));
  } else {
    Serial.println(F("OFF"));
  }

  // ----------------------------------------
  // BOOT SELECTION AND SYS PARAMETERS MENU
  // ----------------------------------------

  // Boot selection and system parameters menu if requested
  auto mountRes = mountSD();
  if (mountRes != NO_ERROR) {
    mountRes = mountSD();
    if (mountRes != NO_ERROR) {
      printErrSD(MOUNT, mountRes, NULL);
    }
  }

  // Find the maximum number of disk sets
  byte maxDiskSet = FindLastDiskSet();
  if (SystemOptions.DiskSet >= maxDiskSet) {
    // Can no longer boot for pervious disk set so select
    // 0 and go into the boot menu.
    SystemOptions.DiskSet = 0;
    bootSelection = 1;
  }
  byte bootMode = SystemOptions.BootMode;

  if ((bootSelection == 1) || (bootMode > maxBootMode))
  // Enter in the boot selection menu if USER key was pressed at startup
  //   or an invalid bootMode code was read from internal EEPROM
  {
    bootMode = BootMenu(bootMode, maxDiskSet, foundRTC, SystemOptions);
  }
  sflagSubsys.AutoexecFlag(SystemOptions.AutoexecFlag);

  // Print current Disk Set and OS name (if OS boot is enabled)
  if (bootMode == 2) {
    Serial.print(F("IOS: Current "));
    printOsName(SystemOptions.DiskSet);
    Serial.println();
  }

  // ----------------------------------------
  // Z80 PROGRAM LOAD
  // ----------------------------------------
  const char *fileNameSD;
  String os;
  byte *BootImage;     // Pointer to selected flash payload array (image) to boot
  word BootImageSize;  // Size of the selected flash payload array (image) to boot
  word BootStrAddr;    // Starting address of the selected program to boot (from flash or SD)

  // Get the starting address of the program to load and boot, and its size if stored in the flash
  switch (bootMode) {
    case 0:  // Load Basic from SD
      os = "MBasic";
      fileNameSD = BASICFN;
      BootStrAddr = BASSTRADDR;
      Z80IntEnFlag = 1;  // Enable INT_ signal generation (Z80 M1 INT I/O)
      break;

    case 1:  // Load Forth from SD
      os = "Forth";
      fileNameSD = FORTHFN;
      BootStrAddr = FORSTRADDR;
      break;

    case 2:  // Load an OS from current Disk Set on SD
      BootInfo = GetDiskSetBootInfo(SystemOptions.DiskSet);
      os = BootInfo.OsName;
      fileNameSD = BootInfo.BootFile;
      BootStrAddr = BootInfo.BootAddr;
      break;

    case 3:  // Load AUTOBOOT.BIN from SD (load an user executable binary file)
      os = "Autoboot";
      fileNameSD = AUTOFN;
      BootStrAddr = AUTSTRADDR;
      break;

    case 4:  // Load iLoad from flash
      os = "iLoad";
      BootImage = (byte *)pgm_read_word(&flashBootTable[0]);
      BootImageSize = sizeof(boot_A_);
      BootStrAddr = boot_A_StrAddr;
      break;
  }
  digitalWrite(WAIT_RES_, HIGH);  // Set WAIT_RES_ HIGH (Led LED_0 ON)
  driveSubsys.DiskSet(SystemOptions.DiskSet);

  // Load a JP instruction if the boot program starting addr is > 0x0000
  if (BootStrAddr > 0x0000)  // Check if the boot program starting addr > 0x0000
  // Inject a "JP <BootStrAddr>" instruction to jump at boot starting address
  {
    loadHL(0x0000);                        // HL = 0x0000 (used as pointer to RAM)
    loadByteToRAM(JP_nn);                  // Write the JP opcode @ 0x0000;
    loadByteToRAM(lowByte(BootStrAddr));   // Write LSB to jump @ 0x0001
    loadByteToRAM(highByte(BootStrAddr));  // Write MSB to jump @ 0x0002
    //
    // DEBUG ----------------------------------
    if (debug) {
      Serial.printf(F("DEBUG: Injected JP 0x%0X\n\r"), BootStrAddr);
    }
    // DEBUG END ------------------------------
    //
  }

  // Execute the load of the selected file on SD or image on flash
  loadHL(BootStrAddr);  // Set Z80 HL = boot starting address (used as pointer to RAM);
  //
  // DEBUG ----------------------------------
  if (debug) {
    Serial.printf(F("DEBUG: Flash BootImageSize = %d\n\r"), BootImageSize);
    Serial.printf(F("DEBUG: BootStrAddr = 0x%0X\n\r"), BootStrAddr);
  }
  // DEBUG END ------------------------------
  //

  if (bootMode < maxBootMode)
  // Load from SD
  {
    byte errCodeSD;

    // Mount a volume on SD
    if (mountSD())
    // Error mounting. Try again
    {
      errCodeSD = mountSD();
      if (errCodeSD)
        // Error again. Repeat until error disappears (or the user forces a reset)
        do {
          printErrSD(MOUNT, errCodeSD, NULL);
          waitKey();  // Wait a key to repeat
          errCodeSD = mountSD();
        } while (errCodeSD);
    }

    // Open the selected file to load
    errCodeSD = openSD(fileNameSD);
    if (errCodeSD)
      // Error opening the required file. Repeat until error disappears (or the user forces a reset)
      do {
        printErrSD(OPEN, errCodeSD, fileNameSD);
        waitKey();  // Wait a key to repeat
        errCodeSD = openSD(fileNameSD);
        if (errCodeSD != 3)
        // Try to do a two mount operations followed by an open
        {
          mountSD();
          errCodeSD = openSD(fileNameSD);
        }
      } while (errCodeSD);

    // Read the selected file from SD and load it into RAM until an EOF is reached
    Serial.printf(F("IOS: Loading boot program (%s@0x%04x)..."), fileNameSD, BootStrAddr);
    do
    // If an error occurs repeat until error disappears (or the user forces a reset)
    {
      byte bufferSD[SEGMENT_SIZE];
      byte numReadBytes;
      long addr = int(BootStrAddr);
      do
      // Read a "segment" of a SD sector and load it into RAM
      {
        errCodeSD = readSD(bufferSD, &numReadBytes);  // Read current "segment" (SEGMENT_SIZE bytes) of the current SD serctor
        Serial.println("");
        for (int iCount = 0; iCount < numReadBytes; iCount++)
        // Load the read "segment" into RAM
        {
          loadByteToRAM(bufferSD[iCount]);  // Write current data byte into RAM
          delay(2);
          if (iCount % 16 == 0) {
            Serial.println("");
            Serial.printf("  %04x", addr);
            addr += int(16);
            Serial.print(" : ");
          } else {
            Serial.print(" ");
          }
          Serial.printf("%02x", bufferSD[iCount]);
          Serial.print("\033[7m");
          mediaSubsys.sound(bufferSD[iCount] % 34, 1);
          if (isGraph(char(bufferSD[iCount]))) {
            Serial.write(bufferSD[iCount]);
          } else {
            Serial.print(".");
          }
          Serial.print("\033[0m");
        }
      } while ((numReadBytes == SEGMENT_SIZE) && (!errCodeSD));  // If numReadBytes < SEGMENT_SIZE -> EOF reached
      if (errCodeSD) {
        printErrSD(READ, errCodeSD, fileNameSD);
        waitKey();  // Wait a key to repeat
        seekSD(0);  // Reset the sector pointer
      }
    } while (errCodeSD);
  } else
  // Load from flash
  {
    Serial.print(F("IOS: Loading boot program..."));
    byte rom = 0;
    long addr = BootStrAddr;
    for (word i = 0; i < BootImageSize; i++)
    // Write boot program into external RAM
    {
      rom = pgm_read_byte(BootImage + i);
      loadByteToRAM(rom);  // Write current data byte into RAM
      delay(2);
      if (i % 16 == 0) {
        Serial.println("");
        Serial.printf("  %04x", addr);
        addr += int(16);
        Serial.print(" : ");
      } else {
        Serial.print(" ");
      }
      Serial.printf("%02x", rom);
      Serial.print("\033[7m");
      mediaSubsys.sound(rom % 34, 1);
      if (isGraph(char(rom))) {
        Serial.write(rom);
      } else {
        Serial.print(".");
      }
      Serial.print("\033[0m");
    }
  }
  Serial.println(F("\n\r Done"));

  // ----------------------------------------
  // Z80 BOOT
  // ----------------------------------------

  digitalWrite(RESET_, LOW);  // Activate the RESET_ signal

  // Initialize CLK @ 4/8MHz (@ Fosc = 16MHz). Z80 clock_freq = (Atmega_clock) / ((OCR2 + 1) * 2)
  ASSR &= ~(1 << AS2);  // Set Timer2 clock from system clock
#if defined(TCCR2)
  TCCR2 |= (1 << CS20);  // Set Timer2 clock to "no prescaling"
  TCCR2 &= ~((1 << CS21) | (1 << CS22));
  TCCR2 |= (1 << WGM21);  // Set Timer2 CTC mode
  TCCR2 &= ~(1 << WGM20);
  TCCR2 |= (1 << COM20);  // Set "toggle OC2 on compare match"
  TCCR2 &= ~(1 << COM21);
  OCR2 = SystemOptions.ClockMode;  // Set the compare value to toggle OC2 (0 = high or 1 = low)
#else
  TCCR2B |= (1 << CS20);  // Set Timer2 clock to "no prescaling"
  TCCR2B &= ~((1 << CS21) | (1 << CS22));
  TCCR2A |= (1 << WGM21);  // Set Timer2 CTC mode
  TCCR2A &= ~(1 << WGM20);
  TCCR2A |= (1 << COM2A0);  // Set "toggle OC2 on compare match"
  TCCR2A &= ~(1 << COM2A1);
  OCR2A = SystemOptions.ClockMode;  // Set the compare value to toggle OC2 (0 = high or 1 = low)
#endif

  Serial.println("Press any key to continue ...");
  mediaSubsys.sound(26, 10);
  delay(100);
  mediaSubsys.sound(24, 10);
  delay(100);
  mediaSubsys.sound(30, 40);
  delay(400);
  mediaSubsys.fillMatrix(15);
  mediaSubsys.refreshMatrix();
  while (Serial.available() == 0)
    ;
  mediaSubsys.fillMatrix(0);
  mediaSubsys.refreshMatrix();
  pinMode(CLK, OUTPUT);  // Set OC2 as output and start to output the clock
  Serial.println(F("IOS: Z80 is running from now\n\r"));
  Serial.print("\033[2J");
  delay(1000);
  Serial.println("");
  Serial.print("\033[6m");
  Serial.println(os);
  Serial.print("\033[0m");
  mediaSubsys.sound(20, 10);
  delay(100);
  mediaSubsys.sound(32, 10);
  delay(100);
  mediaSubsys.sound(36, 40);
  delay(400);
  FlushRxBuffer();

  // Leave the Z80 CPU running
  delay(1);                    // Just to be sure...
  digitalWrite(RESET_, HIGH);  // Release Z80 from reset and let it run
}

void loop() {
  if (!digitalRead(WAIT_))
  // I/O operaton requested
  {
    if (!digitalRead(WR_))
    // I/O WRITE operation requested

    // ----------------------------------------
    // VIRTUAL I/O WRTE OPERATIONS ENGINE
    // ----------------------------------------

    {
      byte ioAddress = digitalRead(AD0);  // Read Z80 address bus line AD0 (PC2)
      byte ioData = PINA;                 // Read Z80 data bus D0-D7 (PA0-PA7)
      if (ioAddress)                      // Check the I/O address (only AD0 is checked!)
      // .........................................................................................................
      //
      // AD0 = 1 (I/O write address = 0x01). STORE OPCODE.
      //
      // Store (write) an "I/O operation code" (Opcode) and reset the exchanged bytes counter.
      //
      // NOTE 1: An Opcode can be a write or read Opcode, if the I/O operation is read or write.
      // NOTE 2: the STORE OPCODE operation must always precede an EXECUTE WRITE OPCODE or EXECUTE READ OPCODE
      //         operation.
      // NOTE 3: For multi-byte read opcode (as DATETIME) read sequentially all the data bytes without to send
      //         a STORE OPCODE operation before each data byte after the first one.
      // .........................................................................................................
      //
      // Currently defined Opcode for I/O write operations:
      //
      //   Opcode     Name            Exchanged bytes
      // -------------------------------------------------
      // Opcode 0x00  USER LED        1
      // Opcode 0x01  SERIAL TX       1
      // Opcode 0x03  GPIOA Write     1
      // Opcode 0x04  GPIOB Write     1
      // Opcode 0x05  IODIRA Write    1
      // Opcode 0x06  IODIRB Write    1
      // Opcode 0x07  GPPUA Write     1
      // Opcode 0x08  GPPUB Write     1
      // Opcode 0x09  SELDISK         1
      // Opcode 0x0A  SELTRACK        2
      // Opcode 0x0B  SELSECT         1
      // Opcode 0x0C  WRITESECT       512
      // Opcode 0x0D  SETBANK         1
      // Opcode 0x0E  SETPATH         Variable
      // Opcode 0xF0  REFRESH_MATRIX  1
      // Opcode 0xF1  FILL_MATRIX     1
      // Opcode 0xF2  S_PIXEL_MATRIX  3
      // Opcode 0xF3  SOUND           2
      // Opcode 0xFF  No operation    1
      //
      //
      // Currently defined Opcode for I/O read operations:
      //
      //   Opcode     Name            Exchanged bytes
      // -------------------------------------------------
      // Opcode 0x80  USER KEY        1
      // Opcode 0x81  GPIOA Read      1
      // Opcode 0x82  GPIOB Read      1
      // Opcode 0x83  SYSFLAGS        1
      // Opcode 0x84  DATETIME        7
      // Opcode 0x85  ERRDISK         1
      // Opcode 0x86  READSECT        512
      // Opcode 0x87  SDMOUNT         1
      // Opcode 0xFF  No operation    1
      //
      // See the following lines for the Opcode details.
      //
      // .........................................................................................................
      {
        ioOpcode = (Opcode)ioData;  // Store the I/O operation code (Opcode)
      } else
      // .........................................................................................................
      //
      // AD0 = 0 (I/O write address = 0x00). EXECUTE WRITE OPCODE.
      //
      // Execute the previously stored I/O write opcode with the current data.
      // The code of the I/O write operation (Opcode) must be previously stored with a STORE OPCODE operation.
      // .........................................................................................................
      //
      {
        switch (ioOpcode)
        // Execute the requested I/O WRITE Opcode. The 0xFF value is reserved as "No operation".
        {
          case USER_LED:
            ioOpcode = userSubsys.Write(ioOpcode, ioData);
            break;

          case SERIAL_TX:
            ioOpcode = serialSubsys.Write(ioOpcode, ioData);
            break;


          case GPIOA_WRITE:
          case GPIOB_WRITE:
          case IODIRA_WRITE:
          case IODIRB_WRITE:
          case GPPUA_WRITE:
          case GPPUB_WRITE:
            if (moduleGPIO) {
              ioOpcode = gpioSubsys.Write(ioOpcode, ioData);
            }
            break;

          case SELDISK:
          case SELTRACK:
          case SELSECT:
          case WRITESECT:
            ioOpcode = driveSubsys.Write(ioOpcode, ioData);
            break;

          case SETBANK:
            ioOpcode = bankSubsys.Write(ioOpcode, ioData);
            break;

          case SETPATH:
          case SETSEGMENT:
          case WRITEFILE:
            ioOpcode = fatSystem.Write(ioOpcode, ioData);
            break;

          case I2CADDR:
          case I2CWRITE:
            ioOpcode = wireSubsys.Write(ioOpcode, ioData);
            break;

          case REFRESH_MATRIX:
            ioOpcode = mediaSubsys.refreshMatrix();
            break;

          case FILL_MATRIX:
            ioOpcode = mediaSubsys.fillMatrix(ioData);
            break;

          case S_PIXEL_MATRIX:
            ioOpcode = mediaSubsys.setPixelio(ioData);
            break;

          case SOUND:
            ioOpcode = mediaSubsys.soundio(ioData);
            break;

          default:
            ioOpcode = NO_OP;
            break;
        }
      }

      // Control bus sequence to exit from a wait state (M I/O write cycle)
      digitalWrite(BUSREQ_, LOW);     // Request for a DMA
      digitalWrite(WAIT_RES_, LOW);   // Reset WAIT FF exiting from WAIT state
      digitalWrite(WAIT_RES_, HIGH);  // Now Z80 is in DMA, so it's safe set WAIT_RES_ HIGH again
      digitalWrite(BUSREQ_, HIGH);    // Resume Z80 from DMA
    } else if (!digitalRead(RD_))
    // I/O READ operation requested

    // ----------------------------------------
    // VIRTUAL I/O READ OPERATIONS ENGINE
    // ----------------------------------------

    {
      byte ioAddress = digitalRead(AD0);  // Read Z80 address bus line AD0 (PC2)
      byte ioData = 0;                    // Clear input data buffer
      if (ioAddress)                      // Check the I/O address (only AD0 is checked!)
      // .........................................................................................................
      //
      // AD0 = 1 (I/O read address = 0x01). SERIAL RX.
      //
      // Execute a Serial I/O Read operation.
      // .........................................................................................................
      //
      {
        //
        // SERIAL RX:
        //                I/O DATA:    D7 D6 D5 D4 D3 D2 D1 D0
        //                            ---------------------------------------------------------
        //                             D7 D6 D5 D4 D3 D2 D1 D0    ASCII char read from serial
        //
        // NOTE 1: If there is no input char, a value 0xFF is forced as input char.
        // NOTE 2: The INT_ signal is always reset (set to HIGH) after this I/O operation.
        // NOTE 3: This is the only I/O that do not require any previous STORE OPCODE operation (for fast polling).
        // NOTE 4: A "RX buffer empty" flag and a "Last Rx char was empty" flag are available in the SYSFLAG opcode
        //         to allow 8 bit I/O.
        //
        serialSubsys.Read(NO_OP, ioData);
      } else
      // .........................................................................................................
      //
      // AD0 = 0 (I/O read address = 0x00). EXECUTE READ OPCODE.
      //
      // Execute the previously stored I/O read operation with the current data.
      // The code of the I/O operation (Opcode) must be previously stored with a STORE OPCODE operation.
      //
      // NOTE: For multi-byte read opcode (as DATETIME) read sequentially all the data bytes without to send
      //       a STORE OPCODE operation before each data byte after the first one.
      // .........................................................................................................
      //
      {
        switch (ioOpcode)
        // Execute the requested I/O READ Opcode. The 0xFF value is reserved as "No operation".
        {
          case USER_KEY:
            ioOpcode = userSubsys.Read(ioOpcode, ioData);
            break;

          case GPIOA_READ:
          case GPIOB_READ:
            if (moduleGPIO) {
              ioOpcode = gpioSubsys.Read(ioOpcode, ioData);
            }
            break;

          case SYSFLAGS:
            ioOpcode = sflagSubsys.Read(ioOpcode, ioData);
            break;

          case DATETIME:
            ioOpcode = rtcSubsys.Read(ioOpcode, ioData);
            break;

          case ERRDISK:
          case READSECT:
          case SDMOUNT:
            ioOpcode = driveSubsys.Read(ioOpcode, ioData);
            break;

          case READDIR:
          case READFILE:
          case FILEEXISTS:
          case MKDIR:
          case DELFILE:
            ioOpcode = fatSystem.Read(ioOpcode, ioData);
            break;

          case I2CPROBE:
          case I2CREAD:
            ioOpcode = wireSubsys.Read(ioOpcode, ioData);
            break;

          default:
            ioOpcode = NO_OP;
            break;
        }
      }
      DDRA = 0xFF;     // Configure Z80 data bus D0-D7 (PA0-PA7) as output
      PORTA = ioData;  // Current output on data bus

      // Control bus sequence to exit from a wait state (M I/O read cycle)
      digitalWrite(BUSREQ_, LOW);    // Request for a DMA
      digitalWrite(WAIT_RES_, LOW);  // Now is safe reset WAIT FF (exiting from WAIT state)
      delayMicroseconds(2);          // Wait 2us just to be sure that Z80 read the data and go HiZ
      DDRA = 0x00;                   // Configure Z80 data bus D0-D7 (PA0-PA7) as input with pull-up
      PORTA = 0xFF;
      digitalWrite(WAIT_RES_, HIGH);  // Now Z80 is in DMA (HiZ), so it's safe set WAIT_RES_ HIGH again
      digitalWrite(BUSREQ_, HIGH);    // Resume Z80 from DMA
    } else
    // INTERRUPT operation setting IORQ_ LOW, so nothing to do

    // ----------------------------------------
    // VIRTUAL INTERRUPT
    // ----------------------------------------

    // Nothing to do
    {
      //
      // DEBUG ----------------------------------
      if (debug > 2) {
        Serial.println();
        Serial.println(F("DEBUG: INT operation (nothing to do)"));
      }
      // DEBUG END ------------------------------
      //

      // Control bus sequence to exit from a wait state (M interrupt cycle)
      digitalWrite(BUSREQ_, LOW);     // Request for a DMA
      digitalWrite(WAIT_RES_, LOW);   // Reset WAIT FF exiting from WAIT state
      digitalWrite(WAIT_RES_, HIGH);  // Now Z80 is in DMA, so it's safe set WAIT_RES_ HIGH again
      digitalWrite(BUSREQ_, HIGH);    // Resume Z80 from DMA
    }
  }
}


// ------------------------------------------------------------------------------

// Generic routines

// ------------------------------------------------------------------------------

void serialEvent()
// Set INT_ to ACTIVE if there are received chars from serial to read and if the interrupt generation is enabled
{
  if ((Serial.available()) && Z80IntEnFlag) digitalWrite(INT_, LOW);
}

// ------------------------------------------------------------------------------

// Z80 bootstrap routines

// ------------------------------------------------------------------------------


void pulseClock(byte numPulse)
// Generate <numPulse> clock pulses on the Z80 clock pin.
// The steady clock level is LOW, e.g. one clock pulse is a 0-1-0 transition
{
  byte i;
  for (i = 0; i < numPulse; i++)
  // Generate one clock pulse
  {
    // Send one impulse (0-1-0) on the CLK output
    digitalWrite(CLK, HIGH);
    digitalWrite(CLK, LOW);
  }
}

// ------------------------------------------------------------------------------

void loadByteToRAM(byte value)
// Load a given byte to RAM using a sequence of two Z80 instructions forced on the data bus.
// The RAM_CE2 signal is used to force the RAM in HiZ, so the Atmega can write the needed instruction/data
//  on the data bus. Controlling the clock signal and knowing exactly how many clocks pulse are required it
//  is possible control the whole loading process.
// In the following "T" are the T-cycles of the Z80 (See the Z80 datashet).
// The two instruction are "LD (HL), n" and "INC (HL)".
{

  // Execute the LD(HL),n instruction (T = 4+3+3). See the Z80 datasheet and manual.
  // After the execution of this instruction the <value> byte is loaded in the memory address pointed by HL.
  pulseClock(1);                // Execute the T1 cycle of M1 (Opcode Fetch machine cycle)
  digitalWrite(RAM_CE2, LOW);   // Force the RAM in HiZ (CE2 = LOW)
  DDRA = 0xFF;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as output
  PORTA = LD_HL;                // Write "LD (HL), n" opcode on data bus
  pulseClock(2);                // Execute T2 and T3 cycles of M1
  DDRA = 0x00;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as input...
  PORTA = 0xFF;                 // ...with pull-up
  pulseClock(2);                // Complete the execution of M1 and execute the T1 cycle of the following
                                // Memory Read machine cycle
  DDRA = 0xFF;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as output
  PORTA = value;                // Write the byte to load in RAM on data bus
  pulseClock(2);                // Execute the T2 and T3 cycles of the Memory Read machine cycle
  DDRA = 0x00;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as input...
  PORTA = 0xFF;                 // ...with pull-up
  digitalWrite(RAM_CE2, HIGH);  // Enable the RAM again (CE2 = HIGH)
  pulseClock(3);                // Execute all the following Memory Write machine cycle

  // Execute the INC(HL) instruction (T = 6). See the Z80 datasheet and manual.
  // After the execution of this instruction HL points to the next memory address.
  pulseClock(1);                // Execute the T1 cycle of M1 (Opcode Fetch machine cycle)
  digitalWrite(RAM_CE2, LOW);   // Force the RAM in HiZ (CE2 = LOW)
  DDRA = 0xFF;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as output
  PORTA = INC_HL;               // Write "INC(HL)" opcode on data bus
  pulseClock(2);                // Execute T2 and T3 cycles of M1
  DDRA = 0x00;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as input...
  PORTA = 0xFF;                 // ...with pull-up
  digitalWrite(RAM_CE2, HIGH);  // Enable the RAM again (CE2 = HIGH)
  pulseClock(3);                // Execute all the remaining T cycles
}

// ------------------------------------------------------------------------------

void loadHL(word value)
// Load "value" word into the HL registers inside the Z80 CPU, using the "LD HL,nn" instruction.
// In the following "T" are the T-cycles of the Z80 (See the Z80 datashet).
{
  // Execute the LD dd,nn instruction (T = 4+3+3), with dd = HL and nn = value. See the Z80 datasheet and manual.
  // After the execution of this instruction the word "value" (16bit) is loaded into HL.
  pulseClock(1);                // Execute the T1 cycle of M1 (Opcode Fetch machine cycle)
  digitalWrite(RAM_CE2, LOW);   // Force the RAM in HiZ (CE2 = LOW)
  DDRA = 0xFF;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as output
  PORTA = LD_HLnn;              // Write "LD HL, n" opcode on data bus
  pulseClock(2);                // Execute T2 and T3 cycles of M1
  DDRA = 0x00;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as input...
  PORTA = 0xFF;                 // ...with pull-up
  pulseClock(2);                // Complete the execution of M1 and execute the T1 cycle of the following
                                // Memory Read machine cycle
  DDRA = 0xFF;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as output
  PORTA = lowByte(value);       // Write first byte of "value" to load in HL
  pulseClock(3);                // Execute the T2 and T3 cycles of the first Memory Read machine cycle
                                // and T1, of the second Memory Read machine cycle
  PORTA = highByte(value);      // Write second byte of "value" to load in HL
  pulseClock(2);                // Execute the T2 and T3 cycles of the second Memory Read machine cycle
  DDRA = 0x00;                  // Configure Z80 data bus D0-D7 (PA0-PA7) as input...
  PORTA = 0xFF;                 // ...with pull-up
  digitalWrite(RAM_CE2, HIGH);  // Enable the RAM again (CE2 = HIGH)
}

// ------------------------------------------------------------------------------

void singlePulsesResetZ80()
// Reset the Z80 CPU using single pulses clock
{
  digitalWrite(RESET_, LOW);   // Set RESET_ active
  pulseClock(6);               // Generate twice the needed clock pulses to reset the Z80
  digitalWrite(RESET_, HIGH);  // Set RESET_ not active
  pulseClock(2);               // Needed two more clock pulses after RESET_ goes HIGH
}

void waitKey()
// Wait a key to continue
{
  FlushRxBuffer();

  Serial.println(F("IOS: Check SD and press a key to repeat\r\n"));
  while (Serial.available() < 1)
    ;
}