;redcode
;assert 1
	SPL 0, 134
	SUB @123, 106
	SUB 700, 606
	MOV -11, <-20
	MOV 0, -0
	MOV 0, -0
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB 100, @10
	SUB 100, 10
	SUB @127, @6
	SUB @0, @2
	MOV -0, <-520
	MOV -0, <-520
	SUB #0, -0
	JMP 172, #200
	SUB @121, 103
	ADD @121, 103
	MOV -3, <-20
	SUB #0, -0
	SUB #0, -0
	SUB -0, 2
	SUB @123, 106
	SUB @123, 106
	JMZ -0, 9
	JMP @2, #200
	JMZ -0, 9
	JMZ -0, 9
	MOV -3, <-20
	SUB @123, 106
	SUB @123, 106
	MOV -3, <-20
	SUB 700, 606
	SUB #0, -0
	SUB @123, 106
	SPL 0, 134
	SPL 0, 134
	SPL 0, 134
	SUB 300, 90
	SPL 0, <-0
	MOV 0, -0
	MOV 0, -0
	MOV -11, <-20
	SUB 0, 60
	ADD -230, 60
	SUB @123, 106
	ADD 0, 900
	SPL 0, 134
	SUB 0, 60
	ADD 211, 60
