{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689296427380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689296427381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 13 19:00:27 2023 " "Processing started: Thu Jul 13 19:00:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689296427381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296427381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296427381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689296427590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689296427590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcdascii.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcdascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDASCII " "Found entity 1: LCDASCII" {  } { { "lcd/lcdascii.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431879 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_ControllerASCII " "Found entity 2: LCD_ControllerASCII" {  } { { "lcd/lcdascii.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431879 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 divfreq.v(18) " "Verilog HDL Expression warning at divfreq.v(18): truncated literal to match 24 bits" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1689296431880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/deco7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/deco7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "lcd/deco7seg.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/deco7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Sumador.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "MonocicloArqui/Sumador.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431881 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sumador_2bits " "Found entity 2: Sumador_2bits" {  } { { "MonocicloArqui/Sumador.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "MonocicloArqui/SignExt.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/SignExt.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/shiftL.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/shiftL.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "MonocicloArqui/shiftL.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shiftL.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/shift1.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/shift1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift1 " "Found entity 1: shift1" {  } { { "MonocicloArqui/shift1.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shift1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "MonocicloArqui/RegFile.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/PC_Calc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/PC_Calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Calc " "Found entity 1: PC_Calc" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Mux_ALUSrc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/Mux_ALUSrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ALUSrc " "Found entity 1: Mux_ALUSrc" {  } { { "MonocicloArqui/Mux_ALUSrc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Mux_ALUSrc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MSync.v(94) " "Verilog HDL information at MSync.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689296431884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/MSync.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/MSync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSync " "Found entity 1: MSync" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431884 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSyncData " "Found entity 2: MSyncData" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Monociclo.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monociclo " "Found entity 1: Monociclo" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431884 ""} { "Info" "ISGN_ENTITY_NAME" "2 Monociclo_tb " "Found entity 2: Monociclo_tb" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datamemory.v(50) " "Verilog HDL information at Datamemory.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689296431885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datamemory.v(65) " "Verilog HDL information at Datamemory.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689296431885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431885 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_data " "Found entity 2: memory_data" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/ALU_control.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "MonocicloArqui/ALU_control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/adder_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_shift " "Found entity 1: adder_shift" {  } { { "MonocicloArqui/adder_shift.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/adder_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_calc " "Found entity 1: adder_calc" {  } { { "MonocicloArqui/adder_calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_calc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/branch_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 meminstruction " "Found entity 1: meminstruction" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclocompleto_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclocompleto_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclocompleto_fpga " "Found entity 1: monociclocompleto_fpga" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296431888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclocompleto_fpga " "Elaborating entity \"monociclocompleto_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689296431927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:divisor " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:divisor\"" {  } { { "monociclocompleto_fpga.v" "divisor" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monociclo Monociclo:monociclocompleto_debug " "Elaborating entity \"Monociclo\" for hierarchy \"Monociclo:monociclocompleto_debug\"" {  } { { "monociclocompleto_fpga.v" "monociclocompleto_debug" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_datars2_i Monociclo.v(95) " "Verilog HDL or VHDL warning at Monociclo.v(95): object \"ex_datars2_i\" assigned a value but never read" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689296431931 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Calc Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1 " "Elaborating entity \"PC_Calc\" for hierarchy \"Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\"" {  } { { "MonocicloArqui/Monociclo.v" "PCCalc_U1" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meminstruction Monociclo:monociclocompleto_debug\|meminstruction:InstMem_U2 " "Elaborating entity \"meminstruction\" for hierarchy \"Monociclo:monociclocompleto_debug\|meminstruction:InstMem_U2\"" {  } { { "MonocicloArqui/Monociclo.v" "InstMem_U2" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "29 0 255 meminstruction.v(22) " "Verilog HDL warning at meminstruction.v(22): number of words (29) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.data_a 0 meminstruction.v(18) " "Net \"Cache.data_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.waddr_a 0 meminstruction.v(18) " "Net \"Cache.waddr_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.we_a 0 meminstruction.v(18) " "Net \"Cache.we_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Monociclo:monociclocompleto_debug\|Control:Control_U3 " "Elaborating entity \"Control\" for hierarchy \"Monociclo:monociclocompleto_debug\|Control:Control_U3\"" {  } { { "MonocicloArqui/Monociclo.v" "Control_U3" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431932 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Alusrc_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Alusrc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memtoreg_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memtoreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Regwrite_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Regwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memread_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memread_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memwrite_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Branch_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_o Control.v(27) " "Inferred latch for \"Branch_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memwrite_o Control.v(27) " "Inferred latch for \"Memwrite_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memread_o Control.v(27) " "Inferred latch for \"Memread_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regwrite_o Control.v(27) " "Inferred latch for \"Regwrite_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memtoreg_o Control.v(27) " "Inferred latch for \"Memtoreg_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alusrc_o Control.v(27) " "Inferred latch for \"Alusrc_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3 " "Elaborating entity \"RegFile\" for hierarchy \"Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\"" {  } { { "MonocicloArqui/Monociclo.v" "RegFile_U3" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt Monociclo:monociclocompleto_debug\|SignExt:SignExtend_U4 " "Elaborating entity \"SignExt\" for hierarchy \"Monociclo:monociclocompleto_debug\|SignExt:SignExtend_U4\"" {  } { { "MonocicloArqui/Monociclo.v" "SignExtend_U4" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ALUSrc Monociclo:monociclocompleto_debug\|Mux_ALUSrc:Mux_U6 " "Elaborating entity \"Mux_ALUSrc\" for hierarchy \"Monociclo:monociclocompleto_debug\|Mux_ALUSrc:Mux_U6\"" {  } { { "MonocicloArqui/Monociclo.v" "Mux_U6" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL Monociclo:monociclocompleto_debug\|shiftL:Sleft_1_U7 " "Elaborating entity \"shiftL\" for hierarchy \"Monociclo:monociclocompleto_debug\|shiftL:Sleft_1_U7\"" {  } { { "MonocicloArqui/Monociclo.v" "Sleft_1_U7" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Monociclo:monociclocompleto_debug\|ALU:Execution_U5 " "Elaborating entity \"ALU\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\"" {  } { { "MonocicloArqui/Monociclo.v" "Execution_U5" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1 " "Elaborating entity \"Sumador\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\"" {  } { { "MonocicloArqui/ALU.v" "Adder_U1" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_2bits Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\|Sumador_2bits:sumadorNbits\[0\].sum " "Elaborating entity \"Sumador_2bits\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\|Sumador_2bits:sumadorNbits\[0\].sum\"" {  } { { "MonocicloArqui/Sumador.v" "sumadorNbits\[0\].sum" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_calc Monociclo:monociclocompleto_debug\|adder_calc:adder_calcU26 " "Elaborating entity \"adder_calc\" for hierarchy \"Monociclo:monociclocompleto_debug\|adder_calc:adder_calcU26\"" {  } { { "MonocicloArqui/Monociclo.v" "adder_calcU26" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_shift Monociclo:monociclocompleto_debug\|adder_shift:adder_shiftU27 " "Elaborating entity \"adder_shift\" for hierarchy \"Monociclo:monociclocompleto_debug\|adder_shift:adder_shiftU27\"" {  } { { "MonocicloArqui/Monociclo.v" "adder_shiftU27" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datamemory Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15 " "Elaborating entity \"Datamemory\" for hierarchy \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\"" {  } { { "MonocicloArqui/Monociclo.v" "Data_memory_U15" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0 " "Elaborating entity \"memory_data\" for hierarchy \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\"" {  } { { "MonocicloArqui/Datamemory.v" "memory_u0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control Monociclo:monociclocompleto_debug\|branch_control:branch_control_U25 " "Elaborating entity \"branch_control\" for hierarchy \"Monociclo:monociclocompleto_debug\|branch_control:branch_control_U25\"" {  } { { "MonocicloArqui/Monociclo.v" "branch_control_U25" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control Monociclo:monociclocompleto_debug\|ALU_control:Alu_control_U11 " "Elaborating entity \"ALU_control\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU_control:Alu_control_U11\"" {  } { { "MonocicloArqui/Monociclo.v" "Alu_control_U11" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:deco0 " "Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:deco0\"" {  } { { "monociclocompleto_fpga.v" "deco0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDASCII LCDASCII:lcd_screen " "Elaborating entity \"LCDASCII\" for hierarchy \"LCDASCII:lcd_screen\"" {  } { { "monociclocompleto_fpga.v" "lcd_screen" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ControllerASCII LCDASCII:lcd_screen\|LCD_ControllerASCII:u0 " "Elaborating entity \"LCD_ControllerASCII\" for hierarchy \"LCDASCII:lcd_screen\|LCD_ControllerASCII:u0\"" {  } { { "lcd/lcdascii.v" "u0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296431979 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\|RegFile " "RAM logic \"Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\|RegFile\" is uninferred due to asynchronous read logic" {  } { { "MonocicloArqui/RegFile.v" "RegFile" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689296432619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache " "RAM logic \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache\" is uninferred due to asynchronous read logic" {  } { { "MonocicloArqui/Datamemory.v" "Cache" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689296432619 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689296432619 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/monociclo.ram0_meminstruction_13d40c2d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/monociclo.ram0_meminstruction_13d40c2d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1689296432624 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Div0\"" {  } { { "MonocicloArqui/ALU.v" "Div0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689296460831 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Mult0\"" {  } { { "MonocicloArqui/ALU.v" "Mult0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689296460831 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689296460831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0\"" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296460871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0 " "Instantiated megafunction \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296460871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296460871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296460871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296460871 ""}  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689296460871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296460896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296460896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296460899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296460899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296460933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296460933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296460971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296460971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296460996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296460996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\"" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296461005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0 " "Instantiated megafunction \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689296461005 ""}  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689296461005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689296461030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296461030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } } { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } } { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689296461612 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } } { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } } { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689296461612 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689296461612 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689296461612 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689296480747 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1689296481068 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1689296481068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Alusrc_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Alusrc_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689296481191 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689296481191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Branch_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Branch_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689296481191 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689296481191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memtoreg_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memtoreg_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689296481191 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689296481191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Regwrite_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Regwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689296481191 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689296481191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memwrite_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689296481191 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689296481191 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689296481444 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689296481444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689296521405 "|monociclocompleto_fpga|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689296521405 "|monociclocompleto_fpga|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689296521405 "|monociclocompleto_fpga|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689296521405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689296523328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689296544632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg " "Generated suppressed messages file /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296545495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689296547393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689296547393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62567 " "Implemented 62567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689296549916 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689296549916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62490 " "Implemented 62490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689296549916 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689296549916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689296549916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689296549965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 13 19:02:29 2023 " "Processing ended: Thu Jul 13 19:02:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689296549965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689296549965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689296549965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689296549965 ""}
