library ieee;
use ieee.std_logic_1164.all;

entity comb is
	port(
			entrada: in std_logic_vector(9 downto 0);
			saida: out std_logic_vector(9 downto 0)
	);
end entity;

architecture bhv of comb is
begin
		saida <=  entrada;
		
end bhv;