Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/ISE/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/ISE/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc2v1000-4-fg456

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : false
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : TOP.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/ISE/lpfilter.vhd" in Library work.
Architecture lpfilter_a of Entity lpfilter is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/ISE/outputfifo.vhd" in Library work.
Architecture outputfifo_a of Entity outputfifo is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/ISE/times360.vhd" in Library work.
Architecture times360_a of Entity times360 is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" in Library work.
Architecture rtl of Entity he_rclk is up to date.
Architecture rtl of Entity he_wclk is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" in Library work.
Architecture rtl of Entity he_rd_6f is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" in Library work.
Architecture rtl of Entity he_wr_6f is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_USER.vhd" in Library work.
Architecture rtl of Entity he_user is up to date.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" in Library work.
Package <config> compiled.
Entity <user_ap> compiled.
Entity <user_ap> (Architecture <example1>) compiled.
Compiling vhdl file "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" in Library work.
Architecture rtl of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_RCLK> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_RD_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_WR_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_USER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <USER_AP> in library <work> (architecture <example1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 453: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 454: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 456: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 459: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 460: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 461: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 462: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 467: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 468: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 470: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 471: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 612: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 613: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 614: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 616: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 617: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 620: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 621: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 622: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 624: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 625: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 628: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 629: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 630: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 632: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 633: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 636: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 637: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 638: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 640: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 641: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 644: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 645: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 646: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 648: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 649: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 652: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 653: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 654: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 656: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 657: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 660: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 661: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 662: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 664: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 665: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 668: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 669: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 670: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 672: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 673: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 676: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 677: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 678: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 680: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 681: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 685: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 686: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 688: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 689: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 693: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 694: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 696: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 697: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 701: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 702: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 704: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 705: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd" line 706: Instantiating black box module <IOBUF>.
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <HE_RCLK> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 159: Instantiating black box module <FDP>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 165: Instantiating black box module <FDP>.
WARNING:Xst:753 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'CLK180' of component 'CLKDLLHF'.
WARNING:Xst:753 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'CLKDV' of component 'CLKDLLHF'.
WARNING:Xst:753 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'LOCKED' of component 'CLKDLLHF'.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Instantiating black box module <CLKDLLHF>.
    Set user-defined property "LOC =  DCM_X1Y0" for instance <iDLL> in unit <HE_RCLK>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd" line 177: Instantiating black box module <BUFG>.
Entity <HE_RCLK> analyzed. Unit <HE_RCLK> generated.

Analyzing Entity <HE_RD_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 641: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V9" for instance <iEF0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 642: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB9" for instance <iEF1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 643: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V10" for instance <iEF2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 644: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA9" for instance <iEF3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 645: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W10" for instance <iEF4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 646: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y10" for instance <iEF5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 649: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V11" for instance <iAE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 650: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W11" for instance <iAE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 651: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U11" for instance <iAE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 652: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y12" for instance <iAE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 653: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA12" for instance <iAE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 654: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W13" for instance <iAE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 657: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 658: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 659: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 660: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 661: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 662: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 673: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V8" for instance <iDI0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 674: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA5" for instance <iDI1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 675: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB5" for instance <iDI2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 676: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y7" for instance <iDI3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 677: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W6" for instance <iDI4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 678: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y6" for instance <iDI5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 679: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI6> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V7" for instance <iDI6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 680: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI7> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y2" for instance <iDI7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 682: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI8> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W2" for instance <iDI8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 683: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI9> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U4" for instance <iDI9> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 684: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI10> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y1" for instance <iDI10> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 685: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI11> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V2" for instance <iDI11> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 686: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI12> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W1" for instance <iDI12> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 687: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI13> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T4" for instance <iDI13> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 688: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI14> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T3" for instance <iDI14> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 689: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI15> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U2" for instance <iDI15> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 691: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI16> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V1" for instance <iDI16> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 692: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI17> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U1" for instance <iDI17> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 693: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI18> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T2" for instance <iDI18> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 694: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI19> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  R4" for instance <iDI19> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 695: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI20> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T1" for instance <iDI20> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 696: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI21> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P3" for instance <iDI21> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 697: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI22> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P5" for instance <iDI22> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 698: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI23> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P4" for instance <iDI23> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 700: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI24> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N5" for instance <iDI24> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 701: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI25> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N4" for instance <iDI25> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 702: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI26> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N3" for instance <iDI26> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 703: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI27> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N2" for instance <iDI27> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 704: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI28> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M5" for instance <iDI28> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 705: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI29> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N1" for instance <iDI29> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 706: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI30> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M6" for instance <iDI30> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 707: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI31> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M1" for instance <iDI31> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 715: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 716: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 717: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 718: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 719: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 720: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 722: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 723: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 724: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 725: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 726: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 727: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 736: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 747: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 758: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 769: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 780: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 791: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 804: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 815: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 826: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 837: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 848: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 859: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 874: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 885: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 896: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 907: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 918: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 929: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 940: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 941: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 942: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 943: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 944: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 945: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 947: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 948: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 949: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 950: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 951: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 952: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 956: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 966: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 976: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 986: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 996: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1006: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1018: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1027: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1036: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1045: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1054: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1063: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1077: Instantiating black box module <lut4>.
    Set user-defined property "init =  77F7" for instance <iDIVC> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1092: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1101: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1110: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1119: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1128: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1137: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1162: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1172: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1182: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1192: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1202: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1212: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1229: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1240: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1251: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1262: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1273: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1284: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1302: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1313: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1324: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1335: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1346: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1357: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1370: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1379: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1388: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1397: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1406: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1415: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1494: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1505: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1516: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1527: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1538: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1549: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1560: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1562: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1563: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1564: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1565: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1566: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1567: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1569: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1570: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1571: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1572: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1573: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1574: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1576: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1577: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1578: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1579: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1580: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1581: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1583: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1584: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1585: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1586: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1587: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1588: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1597: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1608: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1619: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1630: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1641: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1652: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1665: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1674: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1683: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1692: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1701: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1710: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1721: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1730: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1739: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1748: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1757: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1766: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1777: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1788: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1799: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1810: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1821: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1832: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1843: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1844: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1845: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1846: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1847: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 1848: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2017: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2027: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2037: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2047: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2057: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2067: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2152: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2162: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2174: Instantiating black box module <lut4>.
    Set user-defined property "init =  E000" for instance <iCHNG> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2191: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2201: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2211: Instantiating black box module <lut4>.
    Set user-defined property "init =  0002" for instance <iIDLE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2231: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2242: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2253: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2264: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2275: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2286: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2301: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2312: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2323: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2350: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2360: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2370: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2380: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2390: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2400: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2436: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2437: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2438: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2439: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2440: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2441: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2443: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2444: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2445: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2446: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2447: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2448: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2450: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2451: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2452: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2453: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2454: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2455: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2517: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2528: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2539: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2550: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2561: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2572: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2583: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2594: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2605: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2616: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2627: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2642: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2643: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2644: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2645: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2646: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2648: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2649: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2650: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2651: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2652: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2653: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2657: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2666: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2675: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2684: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2693: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2702: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2711: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2712: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2713: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2714: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2715: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd" line 2716: Instantiating black box module <FDPE>.
Entity <HE_RD_6F> analyzed. Unit <HE_RD_6F> generated.

Analyzing Entity <HE_WR_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 218: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB17" for instance <iFF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 219: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V15" for instance <iFF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 220: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA13" for instance <iFF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 221: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y16" for instance <iFF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 222: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA17" for instance <iFF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 223: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W16" for instance <iFF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 226: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB16" for instance <iAF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 227: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB18" for instance <iAF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 228: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y17" for instance <iAF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 229: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V16" for instance <iAF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 230: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W21" for instance <iAF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 231: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U20" for instance <iAF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 251: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 252: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 253: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 254: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 255: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 256: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 261: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U19" for instance <iDO0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 262: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T18" for instance <iDO1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 263: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W22" for instance <iDO2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 264: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U21" for instance <iDO3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 265: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T20" for instance <iDO4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 266: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T21" for instance <iDO5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 267: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO6> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R18" for instance <iDO6> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 268: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO7> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U22" for instance <iDO7> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 270: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO8> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R19" for instance <iDO8> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 271: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO9> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P18" for instance <iDO9> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 272: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO10> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R22" for instance <iDO10> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 273: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO11> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P21" for instance <iDO11> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 274: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO12> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P22" for instance <iDO12> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 275: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO13> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N18" for instance <iDO13> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 276: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO14> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N21" for instance <iDO14> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 277: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO15> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M17" for instance <iDO15> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 279: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO16> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M19" for instance <iDO16> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 280: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO17> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M18" for instance <iDO17> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 281: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO18> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L20" for instance <iDO18> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 282: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO19> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L17" for instance <iDO19> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 283: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO20> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L21" for instance <iDO20> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 284: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO21> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L22" for instance <iDO21> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 285: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO22> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K21" for instance <iDO22> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 286: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO23> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K22" for instance <iDO23> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 288: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO24> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J21" for instance <iDO24> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 289: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO25> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J18" for instance <iDO25> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 290: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO26> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J22" for instance <iDO26> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 291: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO27> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H19" for instance <iDO27> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 292: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO28> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H18" for instance <iDO28> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 293: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO29> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G21" for instance <iDO29> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 294: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO30> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G18" for instance <iDO30> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd" line 295: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO31> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G20" for instance <iDO31> in unit <HE_WR_6F>.
Entity <HE_WR_6F> analyzed. Unit <HE_WR_6F> generated.

Analyzing Entity <HE_USER> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_USER.vhd" line 168: Instantiating black box module <FD>.
Entity <HE_USER> analyzed. Unit <HE_USER> generated.

Analyzing Entity <USER_AP> in library <work> (Architecture <example1>).
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 443: Instantiating black box module <lpfilter>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 453: Instantiating black box module <lpfilter>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 464: Instantiating black box module <outputfifo>.
WARNING:Xst:2211 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 482: Instantiating black box module <times360>.
WARNING:Xst:819 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 616: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA_Az>, <DATA_EL>
WARNING:Xst:819 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 819: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PRFSetting>, <OUTFIFO_READY>, <OUTFIFO_EMPTY>, <OUTFIFO_DOUT>
WARNING:Xst:819 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 931: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA_EL_gray>
WARNING:Xst:819 - "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd" line 1107: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DataAngTime360>, <Pulse_Mark>
Entity <USER_AP> analyzed. Unit <USER_AP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HE_RCLK>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_RWCLK.vhd".
    Found 1-bit register for signal <R3>.
    Found 1-bit register for signal <R4>.
    Found 1-bit register for signal <R5>.
    Found 1-bit register for signal <RST_DLL>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <HE_RCLK> synthesized.


Synthesizing Unit <HE_RD_6F>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/V2_RD_6F.vhd".
WARNING:Xst:1780 - Signal <SPECIAL_DL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IDLEv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DIVv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CMUX_B<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <DRA_FA>.
    Found 32-bit register for signal <DRA_FB>.
    Found 32-bit register for signal <DRA_FC>.
    Found 32-bit register for signal <DRA_FD>.
    Found 32-bit register for signal <DRA_FE>.
    Found 32-bit register for signal <DRA_FF>.
    Found 32-bit register for signal <DRB_FA>.
    Found 32-bit register for signal <DRB_FB>.
    Found 32-bit register for signal <DRB_FC>.
    Found 32-bit register for signal <DRB_FD>.
    Found 32-bit register for signal <DRB_FE>.
    Found 32-bit register for signal <DRB_FF>.
    Found 6-bit register for signal <V_REG>.
    Summary:
	inferred 390 D-type flip-flop(s).
Unit <HE_RD_6F> synthesized.


Synthesizing Unit <HE_WR_6F>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_WR_6F.vhd".
WARNING:Xst:646 - Signal <FF_REG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <READY>.
    Found 6-bit register for signal <WR_OK>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <HE_WR_6F> synthesized.


Synthesizing Unit <HE_USER>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/HE_USER.vhd".
    Found 8-bit register for signal <ADDR>.
    Found 1-bit tristate buffer for signal <VINIT>.
    Found 1-bit tristate buffer for signal <VCS>.
    Found 1-bit tristate buffer for signal <VWRITE>.
    Found 1-bit register for signal <WEN>.
    Found 8-bit tristate buffer for signal <VPD>.
    Found 1-bit register for signal <AEN>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <REN>.
    Found 1-bit tristate buffer for signal <VBUSY>.
    Found 1-bit register for signal <ADDR_EN>.
    Found 1-bit register for signal <BUS_FREE>.
    Found 1-bit register for signal <BY_RG>.
    Found 1-bit register for signal <CLEARi>.
    Found 1-bit register for signal <FF_REG>.
    Found 1-bit register for signal <LA_RG>.
    Found 1-bit register for signal <LB_REG>.
    Found 1-bit register for signal <LD_ADDR>.
    Found 1-bit register for signal <LD_DATA>.
    Found 1-bit register for signal <LD_RG>.
    Found 1-bit xor2 for signal <OE$xor0000> created at line 287.
    Found 8-bit register for signal <Q>.
    Found 2-bit register for signal <S>.
    Found 1-bit register for signal <SD_RG>.
    Found 1-bit register for signal <SEND>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred  12 Tristate(s).
Unit <HE_USER> synthesized.


Synthesizing Unit <USER_AP>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Src/User_Ap1.vhd".
WARNING:Xst:1305 - Output <UMI_OUT<3:2>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <UMI_OUT<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLKI2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKI3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_READY> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CONN_D_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_A_IN<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_DIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CONN_D_OUT<14:1>> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <FCLK_RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO2_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_F_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_CLEAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONFIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UMI_IN<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO3_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R1OUT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_C_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R1OUT_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_SINGLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FCLK_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO4_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_LAST_BYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADDR_FLAGSEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R2OUT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R2OUT_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_DOUT> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <MSG_AEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <OUTFIFO_WRITE<5:3>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <OUTFIFO_WRITE<1>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <INFIFO5_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_BURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_ID> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OUTFIFO_READY<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OUTFIFO_READY<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_E_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_MSG> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OSC0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_B_IN<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <QTTL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <INFIFO_READ_REQ<5:2>> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <INFIFO_DVALID<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_ADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LED> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <MSG_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <load_pos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WRITE_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WRITEAnnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SimAz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELECT_PULSE_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELECT_PRF_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SAMPLINGpos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <READ_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Q_DOUT<32:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Q_DOUT<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFreset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFlimit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFcount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OUTPUTsequence> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <KK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I_DOUT<32:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I_DOUT<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FIFO_FULL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FIFO_EMPTY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<22:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAng<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DVALID_FIFO_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DUAL_PRF_MODE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Test_gray> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_IN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_EL_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_EL<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <DATA_Az_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_old> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_Az_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_actual> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_Az<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <DATA_AZ_temp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_AZ_temp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <COUNT_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_F> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CE_E> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_C> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzimuthIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzimTimes360> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Az_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzEl_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzEl_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AZ_old> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AZ_actual> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <OUTFIFO_D>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <SAMPLINGsequence>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <SAMPLINGsequence> of Case statement line 728 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <SAMPLINGsequence> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <AngMarkSelect>.
    Found 1-bit register for signal <control>.
    Found 8-bit comparator greater for signal <Count_pulse$cmp_gt0000> created at line 649.
    Found 13-bit xor2 for signal <DATA_Az<12:0>>.
    Found 13-bit xor2 for signal <DATA_EL<12:0>>.
    Found 16-bit register for signal <I_DIN>.
    Found 1-bit register for signal <I_ND>.
    Found 8-bit register for signal <N_Pulse>.
    Found 32-bit register for signal <OUTFIFO_DIN>.
    Found 16-bit adder for signal <OUTFIFO_DIN_15_0$add0000> created at line 784.
    Found 16-bit adder for signal <OUTFIFO_DIN_31_16$add0000> created at line 778.
    Found 1-bit register for signal <OUTFIFO_WR_EN>.
    Found 20-bit up counter for signal <pos_count>.
    Found 20-bit comparator greater for signal <pos_count$cmp_gt0000> created at line 971.
    Found 6-bit register for signal <PRFSetting>.
    Found 1-bit register for signal <Pulse_Mark>.
    Found 8-bit subtractor for signal <Pulse_Mark$addsub0000> created at line 665.
    Found 8-bit comparator equal for signal <Pulse_Mark$cmp_eq0000> created at line 665.
    Found 8-bit up counter for signal <pulsecounter>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 16-bit register for signal <Q_DIN>.
    Found 1-bit register for signal <Q_ND>.
    Found 3-bit register for signal <SAMPLINGsequence>.
    Found 1-bit register for signal <SetPRF>.
    Summary:
	inferred   2 Counter(s).
	inferred  91 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <USER_AP> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "D:/Robert/Proyecto Radar Doppler/Proyecto Cyclos_Cuba/FPGA/New_Cyclop/S Band/FPGA3_new/Common/TOP.vhd".
WARNING:Xst:646 - Signal <xDOCLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_WR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_RD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 86
 1-bit register                                        : 64
 16-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 12
 6-bit register                                        : 4
 8-bit register                                        : 3
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 4
 8-bit tristate buffer                                 : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v1000.nph' in environment C:\Xilinx\10.1\ISE.
Reading module "lpfilter.ngo" ( "lpfilter.ngo" unchanged since last run )...
Reading module "outputfifo.ngo" ( "outputfifo.ngo" unchanged since last run )...
Reading module "times360.ngo" ( "times360.ngo" unchanged since last run )...
Loading core <lpfilter> for timing and area information for instance <I_LPFILTER>.
Loading core <lpfilter> for timing and area information for instance <Q_LPFILTER>.
Loading core <outputfifo> for timing and area information for instance <myOUTFIFO>.
Loading core <times360> for timing and area information for instance <AngPosBy360>.
WARNING:Xst:1710 - FF/Latch <CLEARi> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_ADDR> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_DATA> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LB_REG> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SEND> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LA_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DRA_FC_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <WEN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <DONE> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <REN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_0> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_1> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_2> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_3> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_4> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_5> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_6> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_7> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <AEN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:1710 - FF/Latch <SD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WR_OK_1> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_5> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_1> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_5> of sequential type is unconnected in block <iWR>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 713
 Flip-Flops                                            : 713
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <HE_RD_6F> ...

Optimizing unit <HE_WR_6F> ...

Optimizing unit <USER_AP> ...
WARNING:Xst:1710 - FF/Latch <iUSR/SEND> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/CLEARi> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_ADDR> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_DATA> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LB_REG> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/Q_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LA_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iUSR/AEN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/REN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/DONE> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/WEN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:1710 - FF/Latch <iUSR/SD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iWR/READY_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_1> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 21.
INFO:Xst:2260 - The FF/Latch <iRD/iRD_DL11> in Unit <TOP> is equivalent to the following FF/Latch : <iRD/iRD_DL10> 
INFO:Xst:2260 - The FF/Latch <iRD/iRD_DL15> in Unit <TOP> is equivalent to the following 3 FFs/Latches : <iRD/iRD_DL14> <iRD/iRD_DL13> <iRD/iRD_DL12> 
INFO:Xst:2260 - The FF/Latch <BU488> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU542> 
INFO:Xst:2260 - The FF/Latch <BU1258> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU1312> 
INFO:Xst:2260 - The FF/Latch <BU877> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU931> 
INFO:Xst:2260 - The FF/Latch <BU105> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU159> 
INFO:Xst:2260 - The FF/Latch <BU488> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU542> 
INFO:Xst:2260 - The FF/Latch <BU1258> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU1312> 
INFO:Xst:2260 - The FF/Latch <BU877> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU931> 
INFO:Xst:2260 - The FF/Latch <BU105> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU159> 
INFO:Xst:2260 - The FF/Latch <BU488> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU542> 
INFO:Xst:2260 - The FF/Latch <BU1258> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU1312> 
INFO:Xst:2260 - The FF/Latch <BU877> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU931> 
INFO:Xst:2260 - The FF/Latch <BU105> in Unit <iUSER_AP/Q_LPFILTER> is equivalent to the following FF/Latch : <BU159> 
INFO:Xst:2260 - The FF/Latch <BU488> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU542> 
INFO:Xst:2260 - The FF/Latch <BU1258> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU1312> 
INFO:Xst:2260 - The FF/Latch <BU877> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU931> 
INFO:Xst:2260 - The FF/Latch <BU105> in Unit <iUSER_AP/I_LPFILTER> is equivalent to the following FF/Latch : <BU159> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 392
 Flip-Flops                                            : 392

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 259

Cell Usage :
# BELS                             : 1942
#      BUF                         : 31
#      GND                         : 5
#      INV                         : 13
#      LUT1                        : 37
#      LUT2                        : 92
#      LUT2_L                      : 6
#      LUT3                        : 130
#      LUT3_L                      : 14
#      LUT4                        : 965
#      LUT4_L                      : 16
#      MULT_AND                    : 36
#      MUXCY                       : 246
#      MUXCY_D                     : 2
#      MUXCY_L                     : 15
#      MUXF5                       : 70
#      MUXF6                       : 27
#      VCC                         : 5
#      XORCY                       : 232
# FlipFlops/Latches                : 1669
#      FD                          : 46
#      FDC                         : 112
#      FDCE                        : 688
#      FDE                         : 718
#      FDP                         : 3
#      FDPE                        : 22
#      FDR                         : 13
#      FDRE                        : 2
#      FDRS                        : 1
#      FDS                         : 31
#      FDSE                        : 1
#      LDCPE_1                     : 32
# RAMS                             : 29
#      RAMB16_S1_S1                : 5
#      RAMB16_S9_S9                : 24
# Shift Registers                  : 76
#      SRL16E                      : 76
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 240
#      IBUF                        : 61
#      IBUFG                       : 2
#      IOBUF                       : 96
#      OBUF                        : 51
#      OBUF_F_24                   : 2
#      OBUF_F_8                    : 18
#      OBUFT                       : 10
# DLLs                             : 1
#      CLKDLLHF                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v1000fg456-4 

 Number of Slices:                     1074  out of   5120    20%  
 Number of Slice Flip Flops:           1569  out of  10240    15%  
 Number of 4 input LUTs:               1349  out of  10240    13%  
    Number used as logic:              1273
    Number used as Shift registers:      76
 Number of IOs:                         259
 Number of bonded IOBs:                 240  out of    324    74%  
    IOB Flip Flops:                     100
 Number of BRAMs:                        29  out of     40    72%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
osc3_pin                           | IBUF                            | 8     |
diclk                              | gFCKG.iGCLK/iDLL:CLK0           | 1722  |
iUSER_AP/myOUTFIFO/empty           | NONE(iUSER_AP/OUTFIFO_D_31)     | 32    |
iUSER_AP/PRFin(iUSER_AP/PRFin1:O)  | NONE(*)(iUSER_AP/pulsecounter_7)| 10    |
iUSER_AP/myOUTFIFO/N0              | NONE(iUSER_AP/myOUTFIFO/BU1327) | 2     |
-----------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                 | Load  |
---------------------------------------------------------------+---------------------------------+-------+
RESET(RESET1_INV_0:O)                                          | NONE(iUSR/BY_RG)                | 283   |
iUSER_AP/I_LPFILTER/N2(iUSER_AP/I_LPFILTER/BU4:Q)              | NONE(iUSER_AP/I_LPFILTER/BU922) | 235   |
iUSER_AP/Q_LPFILTER/N2(iUSER_AP/Q_LPFILTER/BU4:Q)              | NONE(iUSER_AP/Q_LPFILTER/BU1917)| 235   |
iUSR/DATA<0>(XST_GND:G)                                        | NONE(gFCKG.iGCLK/iFDP0)         | 92    |
iUSER_AP/SetPRF(iUSER_AP/SetPRF:Q)                             | NONE(iUSER_AP/OUTFIFO_D_10)     | 26    |
iUSER_AP/myOUTFIFO/N0(iUSER_AP/myOUTFIFO/GND:G)                | NONE(iUSER_AP/myOUTFIFO/BU1614) | 2     |
iUSER_AP/OUTFIFO_D_0__and0000(iUSER_AP/OUTFIFO_D_0__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_0)      | 1     |
iUSER_AP/OUTFIFO_D_0__and0001(iUSER_AP/OUTFIFO_D_0__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_0)      | 1     |
iUSER_AP/OUTFIFO_D_1__and0000(iUSER_AP/OUTFIFO_D_1__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_1)      | 1     |
iUSER_AP/OUTFIFO_D_1__and0001(iUSER_AP/OUTFIFO_D_1__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_1)      | 1     |
iUSER_AP/OUTFIFO_D_2__and0000(iUSER_AP/OUTFIFO_D_2__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_2)      | 1     |
iUSER_AP/OUTFIFO_D_2__and0001(iUSER_AP/OUTFIFO_D_2__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_2)      | 1     |
iUSER_AP/OUTFIFO_D_3__and0000(iUSER_AP/OUTFIFO_D_3__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_3)      | 1     |
iUSER_AP/OUTFIFO_D_3__and0001(iUSER_AP/OUTFIFO_D_3__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_3)      | 1     |
iUSER_AP/OUTFIFO_D_4__and0000(iUSER_AP/OUTFIFO_D_4__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_4)      | 1     |
iUSER_AP/OUTFIFO_D_4__and0001(iUSER_AP/OUTFIFO_D_4__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_4)      | 1     |
iUSER_AP/OUTFIFO_D_5__and0000(iUSER_AP/OUTFIFO_D_5__and00001:O)| NONE(iUSER_AP/OUTFIFO_D_5)      | 1     |
iUSER_AP/OUTFIFO_D_5__and0001(iUSER_AP/OUTFIFO_D_5__and00011:O)| NONE(iUSER_AP/OUTFIFO_D_5)      | 1     |
---------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.893ns (Maximum Frequency: 112.442MHz)
   Minimum input arrival time before clock: 11.277ns
   Maximum output required time after clock: 8.413ns
   Maximum combinational path delay: 13.559ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc3_pin'
  Clock period: 2.714ns (frequency: 368.460MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               2.714ns (Levels of Logic = 1)
  Source:            gFCKG.iGCLK/iFDP0 (FF)
  Destination:       gFCKG.iGCLK/R3 (FF)
  Source Clock:      osc3_pin rising
  Destination Clock: osc3_pin rising

  Data Path: gFCKG.iGCLK/iFDP0 to gFCKG.iGCLK/R3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.568   0.909  gFCKG.iGCLK/iFDP0 (gFCKG.iGCLK/R1)
     LUT2:I1->O            1   0.439   0.518  gFCKG.iGCLK/R3_not00011 (gFCKG.iGCLK/R3_not0001)
     FDR:R                     0.280          gFCKG.iGCLK/R3
    ----------------------------------------
    Total                      2.714ns (1.287ns logic, 1.427ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'diclk'
  Clock period: 8.893ns (frequency: 112.442MHz)
  Total number of paths / destination ports: 26577 / 3166
-------------------------------------------------------------------------
Delay:               8.893ns (Levels of Logic = 21)
  Source:            iUSER_AP/AngPosBy360/BU28 (FF)
  Destination:       iUSER_AP/AngPosBy360/BU419 (FF)
  Source Clock:      diclk rising
  Destination Clock: diclk rising

  Data Path: iUSER_AP/AngPosBy360/BU28 to iUSER_AP/AngPosBy360/BU419
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.568   1.148  BU28 (N530)
     LUT4:I0->O            1   0.439   0.802  BU86 (N1245)
     LUT4:I0->O            1   0.439   0.000  BU167 (N4739)
     MUXCY:S->O            1   0.298   0.000  BU168 (N4742)
     MUXCY:CI->O           1   0.053   0.000  BU172 (N4747)
     MUXCY:CI->O           1   0.053   0.000  BU176 (N4752)
     MUXCY:CI->O           1   0.053   0.000  BU180 (N4757)
     MUXCY:CI->O           1   0.053   0.000  BU184 (N4762)
     MUXCY:CI->O           1   0.053   0.000  BU188 (N4767)
     MUXCY:CI->O           1   0.053   0.000  BU192 (N4772)
     MUXCY:CI->O           1   0.053   0.000  BU196 (N4777)
     MUXCY:CI->O           1   0.053   0.000  BU200 (N4782)
     XORCY:CI->O           1   1.274   0.803  BU205 (N719)
     LUT4:I0->O            1   0.439   0.000  BU373 (N5515)
     MUXCY:S->O            1   0.298   0.000  BU374 (N5518)
     MUXCY:CI->O           1   0.053   0.000  BU380 (N5524)
     MUXCY:CI->O           1   0.053   0.000  BU386 (N5530)
     MUXCY:CI->O           1   0.053   0.000  BU392 (N5536)
     MUXCY:CI->O           1   0.053   0.000  BU398 (N5542)
     MUXCY:CI->O           1   0.053   0.000  BU404 (N5548)
     MUXCY:CI->O           1   0.053   0.000  BU410 (N5554)
     XORCY:CI->O           1   1.274   0.000  BU417 (N5483)
     FDE:D                     0.370          BU419
    ----------------------------------------
    Total                      8.893ns (6.141ns logic, 2.752ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/PRFin'
  Clock period: 5.297ns (frequency: 188.786MHz)
  Total number of paths / destination ports: 128 / 19
-------------------------------------------------------------------------
Delay:               5.297ns (Levels of Logic = 3)
  Source:            iUSER_AP/pulsecounter_7 (FF)
  Destination:       iUSER_AP/pulsecounter_7 (FF)
  Source Clock:      iUSER_AP/PRFin rising
  Destination Clock: iUSER_AP/PRFin rising

  Data Path: iUSER_AP/pulsecounter_7 to iUSER_AP/pulsecounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.568   0.987  iUSER_AP/pulsecounter_7 (iUSER_AP/pulsecounter_7)
     LUT2:I0->O            1   0.439   0.557  iUSER_AP/Pulse_Mark_cmp_eq0000853_SW0 (N125)
     LUT4:I3->O            1   0.439   0.725  iUSER_AP/Pulse_Mark_cmp_eq0000853 (iUSER_AP/Pulse_Mark_cmp_eq0000853)
     LUT4:I1->O            9   0.439   0.862  iUSER_AP/Pulse_Mark_cmp_eq00008139 (iUSER_AP/Pulse_Mark_cmp_eq0000)
     FDR:R                     0.280          iUSER_AP/pulsecounter_0
    ----------------------------------------
    Total                      5.297ns (2.165ns logic, 3.132ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc3_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.892ns (Levels of Logic = 2)
  Source:            reset_pin (PAD)
  Destination:       gFCKG.iGCLK/iFDP0 (FF)
  Destination Clock: osc3_pin rising

  Data Path: reset_pin to gFCKG.iGCLK/iFDP0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  reset_pin_IBUF (reset_pin_IBUF)
     INV:I->O            284   0.439   1.740  RESET1_INV_0 (RESET)
     FDP:D                     0.370          gFCKG.iGCLK/iFDP0
    ----------------------------------------
    Total                      3.892ns (1.634ns logic, 2.258ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diclk'
  Total number of paths / destination ports: 372 / 85
-------------------------------------------------------------------------
Offset:              11.277ns (Levels of Logic = 9)
  Source:            dio_a<11> (PAD)
  Destination:       iUSER_AP/OUTFIFO_DIN_17 (FF)
  Destination Clock: diclk rising

  Data Path: dio_a<11> to iUSER_AP/OUTFIFO_DIN_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.825   0.986  iDIOA11 (CONN_A_IN<11>)
     LUT3:I0->O            5   0.439   0.804  iUSER_AP/Mxor_DATA_Az<11>_Result1 (CONN_E_OUT<11>)
     LUT3:I2->O            5   0.439   0.805  iUSER_AP/Mxor_DATA_Az<9>_Result1 (CONN_E_OUT<9>)
     LUT3:I2->O            5   0.439   0.805  iUSER_AP/Mxor_DATA_Az<7>_Result1 (CONN_E_OUT<7>)
     LUT3:I2->O            5   0.439   0.805  iUSER_AP/Mxor_DATA_Az<5>_Result1 (CONN_E_OUT<5>)
     LUT3:I2->O            5   0.439   0.804  iUSER_AP/Mxor_DATA_Az<3>_Result1 (CONN_E_OUT<3>)
     LUT3:I2->O            3   0.439   0.759  iUSER_AP/Mxor_DATA_Az<1>_Result1 (CONN_E_OUT<1>)
     LUT4:I2->O            1   0.439   0.803  iUSER_AP/OUTFIFO_DIN_17_mux00004 (iUSER_AP/OUTFIFO_DIN_17_mux00004)
     LUT3:I0->O            1   0.439   0.000  iUSER_AP/OUTFIFO_DIN_17_mux000019 (iUSER_AP/OUTFIFO_DIN_17_mux0000)
     FDS:D                     0.370          iUSER_AP/OUTFIFO_DIN_17
    ----------------------------------------
    Total                     11.277ns (4.707ns logic, 6.570ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc3_pin'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              6.749ns (Levels of Logic = 2)
  Source:            iUSR/iCONF (FF)
  Destination:       vbusy (PAD)
  Source Clock:      osc3_pin rising

  Data Path: iUSR/iCONF to vbusy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.568   0.932  iUSR/iCONF (iUSR/BUSY)
     LUT2:I1->O            1   0.439   0.517  iUSR/BY_OEN1 (iUSR/BY_OEN)
     OBUFT:T->O                4.292          vbusy_OBUFT (vbusy)
    ----------------------------------------
    Total                      6.749ns (5.299ns logic, 1.450ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diclk'
  Total number of paths / destination ports: 75 / 67
-------------------------------------------------------------------------
Offset:              8.413ns (Levels of Logic = 3)
  Source:            iUSER_AP/N_Pulse_0 (FF)
  Destination:       umi<1> (PAD)
  Source Clock:      diclk rising

  Data Path: iUSER_AP/N_Pulse_0 to umi<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.568   1.102  iUSER_AP/N_Pulse_0 (iUSER_AP/N_Pulse_0)
     LUT4:I0->O            1   0.439   0.802  iUSER_AP/Antenna_Mov_cmp_eq000012 (iUSER_AP/Antenna_Mov_cmp_eq000012)
     LUT4:I0->O            2   0.439   0.701  iUSER_AP/PRF_MARK1 (UMI_OUT<1>)
     IOBUF:I->IO               4.361          iUMI1 (umi<1>)
    ----------------------------------------
    Total                      8.413ns (5.807ns logic, 2.605ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/PRFin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.979ns (Levels of Logic = 2)
  Source:            iUSER_AP/Pulse_Mark (FF)
  Destination:       umi<1> (PAD)
  Source Clock:      iUSER_AP/PRFin rising

  Data Path: iUSER_AP/Pulse_Mark to umi<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.910  iUSER_AP/Pulse_Mark (iUSER_AP/Pulse_Mark)
     LUT4:I1->O            2   0.439   0.701  iUSER_AP/PRF_MARK1 (UMI_OUT<1>)
     IOBUF:I->IO               4.361          iUMI1 (umi<1>)
    ----------------------------------------
    Total                      6.979ns (5.368ns logic, 1.611ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 228 / 38
-------------------------------------------------------------------------
Delay:               13.559ns (Levels of Logic = 8)
  Source:            dio_a<11> (PAD)
  Destination:       dio_e<0> (PAD)

  Data Path: dio_a<11> to dio_e<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.825   0.986  iDIOA11 (CONN_A_IN<11>)
     LUT3:I0->O            5   0.439   0.804  iUSER_AP/Mxor_DATA_Az<11>_Result1 (CONN_E_OUT<11>)
     LUT3:I2->O            5   0.439   0.804  iUSER_AP/Mxor_DATA_Az<9>_Result1 (CONN_E_OUT<9>)
     LUT3:I2->O            5   0.439   0.804  iUSER_AP/Mxor_DATA_Az<7>_Result1 (CONN_E_OUT<7>)
     LUT3:I2->O            5   0.439   0.805  iUSER_AP/Mxor_DATA_Az<5>_Result1 (CONN_E_OUT<5>)
     LUT3:I2->O            5   0.439   0.811  iUSER_AP/Mxor_DATA_Az<3>_Result1 (CONN_E_OUT<3>)
     LUT4:I3->O            3   0.439   0.725  iUSER_AP/Mxor_DATA_Az<0>_Result1 (CONN_E_OUT<0>)
     IOBUF:I->IO               4.361          iDIOE0 (dio_e<0>)
    ----------------------------------------
    Total                     13.559ns (7.820ns logic, 5.739ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.24 secs
 
--> 

Total memory usage is 283200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1236 (   0 filtered)
Number of infos    :   54 (   0 filtered)

