<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
  <HEAD>
    <LINK href="benchstyle.css" rel="stylesheet" type="text/css"> 
  <TITLE>DSP/BIOS Benchmarks</TITLE>
  </HEAD>
<BODY>
<H1>Version: DaVinci EVM in L1 Memory</H1>
benchmarks
@(#)DSP/BIOS_Benchmarks 5,2,4,5 10-02-2007 (bench-h11)
<H1>Timing Benchmarks</H1>
<TABLE>
<TR>
<TD>Benchmark</TD><TD>Cycles</TD>
<TR>
<TD>Interrupt latency</TD><TD>97</TD>
</TR>
<TR>
<TD>HWI_enable</TD><TD>12</TD>
</TR>
<TR>
<TD>HWI_disable</TD><TD>14</TD>
</TR>
<TR>
<TD>HWI_dispatch: Interrupt prolog for calling C function</TD><TD>80</TD>
</TR>
<TR>
<TD>HWI_dispatch: Interrupt epilog following C function call</TD><TD>70</TD>
</TR>
<TR>
<TD>SEM_ipost: Hardware interrupt to blocked task</TD><TD>581</TD>
</TR>
<TR>
<TD>SWI_post: Hardware interrupt to software interrupt</TD><TD>201</TD>
</TR>
<TR>
<TD>SWI_enable</TD><TD>62</TD>
</TR>
<TR>
<TD>SWI_disable</TD><TD>21</TD>
</TR>
<TR>
<TD>SWI_post: Post software interrupt again</TD><TD>28</TD>
</TR>
<TR>
<TD>SWI_post: Post software interrupt, no context switch</TD><TD>57</TD>
</TR>
<TR>
<TD>SWI_post: Post software interrupt, context switch</TD><TD>122</TD>
</TR>
<TR>
<TD>TSK_enable</TD><TD>86</TD>
</TR>
<TR>
<TD>TSK_disable</TD><TD>45</TD>
</TR>
<TR>
<TD>TSK_create: Create a task, no context switch</TD><TD>666</TD>
</TR>
<TR>
<TD>TSK_create: Create a task, context switch</TD><TD>765</TD>
</TR>
<TR>
<TD>TSK_delete</TD><TD>426</TD>
</TR>
<TR>
<TD>TSK_setpri: Set a task priority, no context switch</TD><TD>282</TD>
</TR>
<TR>
<TD>TSK_setpri: Lower the current task own priority, context switch</TD><TD>372</TD>
</TR>
<TR>
<TD>TSK_setpri: Raise a ready task priority, context switch</TD><TD>372</TD>
</TR>
<TR>
<TD>TSK_yield</TD><TD>228</TD>
</TR>
<TR>
<TD>SEM_post: Post a semaphore, no waiting task</TD><TD>28</TD>
</TR>
<TR>
<TD>SEM_post: Post a semaphore, no context switch</TD><TD>181</TD>
</TR>
<TR>
<TD>SEM_post: Post a semaphore, context switch</TD><TD>257</TD>
</TR>
<TR>
<TD>SEM_pend: Pend on a semphore, no context switch</TD><TD>19</TD>
</TR>
<TR>
<TD>SEM_pend: Pend on a semphore, context switch</TD><TD>236</TD>
</TR>
<TR>
<TD>MBX_post: Post a mailbox, no tasks waiting</TD><TD>112</TD>
</TR>
<TR>
<TD>MBX_post: Post a mailbox, no context switch</TD><TD>265</TD>
</TR>
<TR>
<TD>MBX_post: Post a mailbox, context switch</TD><TD>417</TD>
</TR>
<TR>
<TD>MBX_pend: Pend on a mailbox, no context switch</TD><TD>112</TD>
</TR>
<TR>
<TD>MBX_pend: Pend on a mailbox, context switch</TD><TD>246</TD>
</TR>
<TR>
<TD>LCK_post: Post a lock, no ownership relinquishment</TD><TD>21</TD>
</TR>
<TR>
<TD>LCK_post: Post a lock, no context switch</TD><TD>42</TD>
</TR>
<TR>
<TD>LCK_post: Post a lock, context switch</TD><TD>285</TD>
</TR>
<TR>
<TD>LCK_pend: Pend on a self-owned lock</TD><TD>30</TD>
</TR>
<TR>
<TD>LCK_pend: Pend on a lock, no context switch</TD><TD>50</TD>
</TR>
<TR>
<TD>LCK_pend: Pend on a lock, context switch</TD><TD>252</TD>
</TR>
<TR>
<TD>CLK_gethtime</TD><TD>13</TD>
</TR>
<TR>
<TD>CLK_getltime</TD><TD>19</TD>
</TR>
<TR>
<TD>LOG_event</TD><TD>21</TD>
</TR>
<TR>
<TD>LOG_printf</TD><TD>29</TD>
</TR>
<TR>
<TD>STS_add</TD><TD>16</TD>
</TR>
<TR>
<TD>STS_delta</TD><TD>19</TD>
</TR>
<TR>
<TD>STS_set</TD><TD>13</TD>
</TR>
<TR>
<TD>MEM_alloc: Memory allocated on first block</TD><TD>202</TD>
</TR>
<TR>
<TD>MEM_alloc: Memory allocated on second block</TD><TD>214</TD>
</TR>
<TR>
<TD>MEM_alloc: Memory allocated on third block</TD><TD>226</TD>
</TR>
<TR>
<TD>MEM_alloc: Memory allocated on fourth block</TD><TD>238</TD>
</TR>
<TR>
<TD>MEM_free: Memory coalesces no block</TD><TD>220</TD>
</TR>
<TR>
<TD>MEM_free: Memory coalesces one block</TD><TD>240</TD>
</TR>
<TR>
<TD>MEM_free: Memory coalesces two blocks</TD><TD>240</TD>
</TR>
<TR>
<TD>PIP_alloc</TD><TD>97</TD>
</TR>
<TR>
<TD>PIP_free</TD><TD>95</TD>
</TR>
<TR>
<TD>PIP_get</TD><TD>97</TD>
</TR>
<TR>
<TD>PIP_put</TD><TD>97</TD>
</TR>
<TR>
<TD>PIP_peek</TD><TD>22</TD>
</TR>
<TR>
<TD>QUE_dequeue</TD><TD>14</TD>
</TR>
<TR>
<TD>QUE_empty</TD><TD>10</TD>
</TR>
<TR>
<TD>QUE_enqueue</TD><TD>11</TD>
</TR>
<TR>
<TD>QUE_get</TD><TD>19</TD>
</TR>
<TR>
<TD>QUE_insert</TD><TD>10</TD>
</TR>
<TR>
<TD>QUE_put</TD><TD>15</TD>
</TR>
<TR>
<TD>QUE_remove</TD><TD>15</TD>
</TR>
<TR>
<TD>MSGQ_alloc</TD><TD>111</TD>
</TR>
<TR>
<TD>MSGQ_put</TD><TD>53</TD>
</TR>
<TR>
<TD>MSGQ_get with messages</TD><TD>56</TD>
</TR>
<TR>
<TD>MSGQ_get with no messages</TD><TD>74</TD>
</TR>
<TR>
<TD>MSGQ_free</TD><TD>57</TD>
</TR>
</TABLE>
Note:  Interrupt latency for DM644x rev 1.x is 126 cpu clock cycles.  This is
due to the workaround for IDMA0 problem.
</BODY></HTML>
