static int\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( & V_2 -> V_6 . V_7 ) ;\r\nstruct V_8 * V_7 = V_5 -> V_9 ;\r\nstruct V_10 * V_11 = V_5 -> V_11 ;\r\nunsigned long V_12 ;\r\nint V_13 ;\r\nF_3 ( V_14 L_1 , V_7 -> V_15 ) ;\r\nV_13 = F_4 ( V_5 , & V_12 ) ;\r\nif ( V_13 ) {\r\nF_3 ( V_16 L_2 ,\r\nV_7 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nF_5 ( V_5 ) ;\r\nF_6 ( V_5 , & V_12 ) ;\r\nF_7 ( V_11 -> V_17 ) ;\r\nF_8 ( V_18 ,\r\nF_9 ( V_2 ) , 0 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( & V_2 -> V_6 . V_7 ) ;\r\nstruct V_8 * V_7 = V_5 -> V_9 ;\r\nstruct V_10 * V_11 = V_5 -> V_11 ;\r\nunsigned long V_12 ;\r\nint V_13 ;\r\nF_3 ( V_14 L_3 , V_7 -> V_15 ) ;\r\nF_8 ( V_18 ,\r\nF_9 ( V_2 ) , 0 , 1 ) ;\r\nF_11 ( 200 ) ;\r\nF_12 ( V_11 -> V_17 ) ;\r\nV_5 -> V_19 . V_20 -> V_21 ( & V_5 -> V_22 , & V_12 ) ;\r\nV_13 = F_13 ( V_5 ) ;\r\nV_5 -> V_19 . V_20 -> V_23 ( & V_5 -> V_22 , & V_12 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic int\r\nF_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( & V_2 -> V_6 . V_7 ) ;\r\nstruct V_10 * V_11 = V_5 -> V_11 ;\r\nif ( V_11 -> V_24 )\r\nF_15 ( V_5 ) ;\r\nV_11 -> V_24 = 0 ;\r\nif ( V_11 -> V_25 )\r\nF_16 ( V_11 -> V_17 , V_5 ) ;\r\nV_11 -> V_25 = 0 ;\r\nif ( V_11 -> V_26 )\r\nF_17 ( V_11 -> V_26 ) ;\r\nV_11 -> V_26 = NULL ;\r\nF_18 ( V_2 , 0 ) ;\r\nF_8 ( V_18 ,\r\nF_9 ( V_2 ) , 0 , 0 ) ;\r\nF_19 ( 1 ) ;\r\nF_20 ( V_2 , NULL ) ;\r\nF_21 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_4 * V_5 )\r\n{\r\n#if 0\r\nstruct airport *card = priv->card;\r\ndisable_irq(card->irq);\r\npmac_call_feature(PMAC_FTR_AIRPORT_ENABLE,\r\nmacio_get_of_node(card->mdev), 0, 0);\r\nssleep(1);\r\npmac_call_feature(PMAC_FTR_AIRPORT_ENABLE,\r\nmacio_get_of_node(card->mdev), 0, 1);\r\nssleep(1);\r\nenable_irq(card->irq);\r\nssleep(1);\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_23 ( struct V_1 * V_2 , const struct V_27 * V_28 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_10 * V_11 ;\r\nunsigned long V_29 ;\r\nstruct V_30 * V_19 ;\r\nif ( F_24 ( V_2 ) < 1 || F_25 ( V_2 ) < 1 ) {\r\nF_3 (KERN_ERR PFX L_4 ) ;\r\nreturn - V_31 ;\r\n}\r\nV_5 = F_26 ( sizeof( * V_11 ) , & V_2 -> V_6 . V_7 ,\r\nF_22 , NULL ) ;\r\nif ( ! V_5 ) {\r\nF_3 (KERN_ERR PFX L_5 ) ;\r\nreturn - V_31 ;\r\n}\r\nV_11 = V_5 -> V_11 ;\r\nV_19 = & V_5 -> V_19 ;\r\nV_11 -> V_2 = V_2 ;\r\nif ( F_27 ( V_2 , 0 , V_32 ) ) {\r\nF_3 (KERN_ERR PFX L_6 ) ;\r\nF_21 ( V_5 ) ;\r\nreturn - V_33 ;\r\n}\r\nF_20 ( V_2 , V_5 ) ;\r\nV_11 -> V_17 = F_28 ( V_2 , 0 ) ;\r\nV_29 = F_29 ( V_2 , 0 ) ;\r\nF_3 (KERN_DEBUG PFX L_7 , phys_addr) ;\r\nV_11 -> V_26 = F_30 ( V_29 , V_34 ) ;\r\nif ( ! V_11 -> V_26 ) {\r\nF_3 (KERN_ERR PFX L_8 ) ;\r\ngoto V_35;\r\n}\r\nF_31 ( V_19 , V_11 -> V_26 , V_36 ) ;\r\nF_8 ( V_18 ,\r\nF_9 ( V_2 ) , 0 , 1 ) ;\r\nF_19 ( 1 ) ;\r\nV_19 -> V_20 -> V_37 ( V_19 ) ;\r\nif ( F_32 ( V_11 -> V_17 , V_38 , 0 , V_32 , V_5 ) ) {\r\nF_3 (KERN_ERR PFX L_9 , card->irq) ;\r\ngoto V_35;\r\n}\r\nV_11 -> V_25 = 1 ;\r\nif ( F_33 ( V_5 ) != 0 ) {\r\nF_3 (KERN_ERR PFX L_10 ) ;\r\ngoto V_35;\r\n}\r\nif ( F_34 ( V_5 , V_29 , V_11 -> V_17 , NULL ) != 0 ) {\r\nF_3 (KERN_ERR PFX L_11 ) ;\r\ngoto V_35;\r\n}\r\nV_11 -> V_24 = 1 ;\r\nreturn 0 ;\r\nV_35:\r\nF_14 ( V_2 ) ;\r\nreturn - V_31 ;\r\n}\r\nstatic int T_2\r\nF_35 ( void )\r\n{\r\nF_3 ( V_14 L_12 , V_39 ) ;\r\nreturn F_36 ( & V_40 ) ;\r\n}\r\nstatic void T_3\r\nF_37 ( void )\r\n{\r\nF_38 ( & V_40 ) ;\r\n}
