

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:05:38 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_6 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117|  1.170 us|  1.170 us|  118|  118|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 39 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add346349_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add346349_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346_161350_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346_161350_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_2351_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_2351_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_1352_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_1352_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_1_1353_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_1_1353_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_1_2354_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_1_2354_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add289355_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add289355_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add289_175356_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add289_175356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add289_1357_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add289_1357_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add289_1_1358_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add289_1_1358_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add289_2359_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add289_2359_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add289_2_1360_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add289_2_1360_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add245361_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add245361_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add159369_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add159369_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add159_1142370_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add159_1142370_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add159_2155371_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add159_2155371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159_3168372_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159_3168372_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_4181373_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_4181373_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_5374_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_5374_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_6375_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_6375_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_7376_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_7376_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_8377_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_8377_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add159_9378_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add159_9378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add159_10379_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add159_10379_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159_11380_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159_11380_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_12381_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_12381_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_13382_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_13382_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add159_14383_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add159_14383_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 102 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 103 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 104 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 105 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 106 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 108 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 109 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 110 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 111 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 112 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 113 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 114 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 115 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 116 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 116 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 117 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 118 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [8/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 119 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 120 [7/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 120 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [6/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 121 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 122 [5/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 122 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 123 [4/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 123 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 124 [3/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 124 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 125 [2/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 125 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 126 [1/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 126 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 127 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 128 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 128 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.50>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 129 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 130 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 131 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 132 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 133 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 134 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.36ns)   --->   Input mux for Operation 135 '%arr = mul i64 %conv36, i64 %zext_ln50'
ST_22 : Operation 135 [1/1] (2.05ns)   --->   "%arr = mul i64 %conv36, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 135 'mul' 'arr' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 136 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.36ns)   --->   Input mux for Operation 137 '%mul_ln50_6 = mul i64 %zext_ln50_6, i64 %zext_ln50'
ST_22 : Operation 137 [1/1] (2.05ns)   --->   "%mul_ln50_6 = mul i64 %zext_ln50_6, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 137 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.36ns)   --->   Input mux for Operation 139 '%mul_ln50_27 = mul i64 %conv36, i64 %zext_ln50_12'
ST_22 : Operation 139 [1/1] (2.05ns)   --->   "%mul_ln50_27 = mul i64 %conv36, i64 %zext_ln50_12" [d5.cpp:50]   --->   Operation 139 'mul' 'mul_ln50_27' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [1/1] (1.08ns)   --->   "%add_ln50_18 = add i64 %mul_ln50_6, i64 %mul_ln50_27" [d5.cpp:50]   --->   Operation 140 'add' 'add_ln50_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 141 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 142 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 143 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 144 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 145 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 146 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 147 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 148 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 149 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 150 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 151 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 152 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 153 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 154 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 155 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 156 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 157 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 158 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 159 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 160 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 161 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 162 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 163 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 164 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 165 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 166 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 167 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 168 '%mul_ln50_1 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_23 : Operation 168 [1/1] (2.05ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 168 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 169 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 170 '%mul_ln50_2 = mul i64 %zext_ln50_2, i64 %zext_ln50'
ST_23 : Operation 170 [1/1] (2.05ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_2, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 170 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 171 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 172 '%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50'
ST_23 : Operation 172 [1/1] (2.05ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 172 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 173 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 174 '%mul_ln50_4 = mul i64 %zext_ln50_4, i64 %zext_ln50'
ST_23 : Operation 174 [1/1] (2.05ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_4, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 174 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 175 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 176 '%mul_ln50_5 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_23 : Operation 176 [1/1] (2.05ns)   --->   "%mul_ln50_5 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 176 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 177 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 178 '%mul_ln50_7 = mul i64 %conv36, i64 %zext_ln50_7'
ST_23 : Operation 178 [1/1] (2.05ns)   --->   "%mul_ln50_7 = mul i64 %conv36, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 178 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [1/1] (1.08ns)   --->   "%arr_1 = add i64 %mul_ln50_7, i64 %mul_ln50_1" [d5.cpp:50]   --->   Operation 179 'add' 'arr_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 180 '%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_7'
ST_23 : Operation 180 [1/1] (2.05ns)   --->   "%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 180 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 181 '%mul_ln50_9 = mul i64 %zext_ln50_2, i64 %zext_ln50_7'
ST_23 : Operation 181 [1/1] (2.05ns)   --->   "%mul_ln50_9 = mul i64 %zext_ln50_2, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 181 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 182 '%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50_7'
ST_23 : Operation 182 [1/1] (2.05ns)   --->   "%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 182 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 183 '%mul_ln50_11 = mul i64 %zext_ln50_4, i64 %zext_ln50_7'
ST_23 : Operation 183 [1/1] (2.05ns)   --->   "%mul_ln50_11 = mul i64 %zext_ln50_4, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 183 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 184 '%mul_ln50_12 = mul i64 %zext_ln50_5, i64 %zext_ln50_7'
ST_23 : Operation 184 [1/1] (2.05ns)   --->   "%mul_ln50_12 = mul i64 %zext_ln50_5, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 184 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 185 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 186 '%mul_ln50_13 = mul i64 %conv36, i64 %zext_ln50_8'
ST_23 : Operation 186 [1/1] (2.05ns)   --->   "%mul_ln50_13 = mul i64 %conv36, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 186 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_2, i64 %mul_ln50_13" [d5.cpp:50]   --->   Operation 187 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 188 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln50_1, i64 %mul_ln50_8" [d5.cpp:50]   --->   Operation 188 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 189 '%mul_ln50_14 = mul i64 %zext_ln50_1, i64 %zext_ln50_8'
ST_23 : Operation 189 [1/1] (2.05ns)   --->   "%mul_ln50_14 = mul i64 %zext_ln50_1, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 190 '%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_8'
ST_23 : Operation 190 [1/1] (2.05ns)   --->   "%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 191 '%mul_ln50_16 = mul i64 %zext_ln50_3, i64 %zext_ln50_8'
ST_23 : Operation 191 [1/1] (2.05ns)   --->   "%mul_ln50_16 = mul i64 %zext_ln50_3, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 191 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 192 '%mul_ln50_17 = mul i64 %zext_ln50_4, i64 %zext_ln50_8'
ST_23 : Operation 192 [1/1] (2.05ns)   --->   "%mul_ln50_17 = mul i64 %zext_ln50_4, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 192 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 193 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 194 '%mul_ln50_18 = mul i64 %conv36, i64 %zext_ln50_9'
ST_23 : Operation 194 [1/1] (2.05ns)   --->   "%mul_ln50_18 = mul i64 %conv36, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 194 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %mul_ln50_3, i64 %mul_ln50_14" [d5.cpp:50]   --->   Operation 195 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 196 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %mul_ln50_9, i64 %mul_ln50_18" [d5.cpp:50]   --->   Operation 196 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln50_4, i64 %add_ln50_3" [d5.cpp:50]   --->   Operation 197 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 198 '%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_9'
ST_23 : Operation 198 [1/1] (2.05ns)   --->   "%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 198 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 199 '%mul_ln50_20 = mul i64 %zext_ln50_2, i64 %zext_ln50_9'
ST_23 : Operation 199 [1/1] (2.05ns)   --->   "%mul_ln50_20 = mul i64 %zext_ln50_2, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 199 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 200 '%mul_ln50_21 = mul i64 %zext_ln50_3, i64 %zext_ln50_9'
ST_23 : Operation 200 [1/1] (2.05ns)   --->   "%mul_ln50_21 = mul i64 %zext_ln50_3, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 200 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 201 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 202 '%mul_ln50_22 = mul i64 %conv36, i64 %zext_ln50_10'
ST_23 : Operation 202 [1/1] (2.05ns)   --->   "%mul_ln50_22 = mul i64 %conv36, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 202 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_6 = add i64 %mul_ln50_15, i64 %mul_ln50_19" [d5.cpp:50]   --->   Operation 203 'add' 'add_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_7 = add i64 %mul_ln50_10, i64 %mul_ln50_22" [d5.cpp:50]   --->   Operation 204 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 205 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_8 = add i64 %add_ln50_7, i64 %mul_ln50_4" [d5.cpp:50]   --->   Operation 205 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 206 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln50_8, i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 206 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 207 '%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_10'
ST_23 : Operation 207 [1/1] (2.05ns)   --->   "%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 207 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 208 '%mul_ln50_24 = mul i64 %zext_ln50_2, i64 %zext_ln50_10'
ST_23 : Operation 208 [1/1] (2.05ns)   --->   "%mul_ln50_24 = mul i64 %zext_ln50_2, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 208 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 209 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 210 '%mul_ln50_25 = mul i64 %conv36, i64 %zext_ln50_11'
ST_23 : Operation 210 [1/1] (2.05ns)   --->   "%mul_ln50_25 = mul i64 %conv36, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 210 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln50_10 = add i64 %mul_ln50_23, i64 %mul_ln50_16" [d5.cpp:50]   --->   Operation 211 'add' 'add_ln50_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_11 = add i64 %add_ln50_10, i64 %mul_ln50_20" [d5.cpp:50]   --->   Operation 212 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_12 = add i64 %mul_ln50_11, i64 %mul_ln50_25" [d5.cpp:50]   --->   Operation 213 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 214 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_13 = add i64 %add_ln50_12, i64 %mul_ln50_5" [d5.cpp:50]   --->   Operation 214 'add' 'add_ln50_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 215 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln50_13, i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 215 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 216 '%mul_ln50_26 = mul i64 %zext_ln50_1, i64 %zext_ln50_11'
ST_23 : Operation 216 [1/1] (2.05ns)   --->   "%mul_ln50_26 = mul i64 %zext_ln50_1, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 216 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (1.08ns)   --->   "%add_ln50_15 = add i64 %mul_ln50_26, i64 %mul_ln50_21" [d5.cpp:50]   --->   Operation 217 'add' 'add_ln50_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_16 = add i64 %add_ln50_15, i64 %mul_ln50_24" [d5.cpp:50]   --->   Operation 218 'add' 'add_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_17 = add i64 %mul_ln50_12, i64 %mul_ln50_17" [d5.cpp:50]   --->   Operation 219 'add' 'add_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_19 = add i64 %add_ln50_18, i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 220 'add' 'add_ln50_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 221 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln50_19, i64 %add_ln50_16" [d5.cpp:50]   --->   Operation 221 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 222 [2/2] (0.42ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14383_loc, i64 %add159_13382_loc, i64 %add159_12381_loc, i64 %add159_11380_loc, i64 %add159_10379_loc, i64 %add159_9378_loc, i64 %add159_8377_loc, i64 %add159_7376_loc, i64 %add159_6375_loc, i64 %add159_5374_loc, i64 %add159_4181373_loc, i64 %add159_3168372_loc, i64 %add159_2155371_loc, i64 %add159_1142370_loc, i64 %add159369_loc" [d5.cpp:50]   --->   Operation 222 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245361_loc"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.50>
ST_24 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14383_loc, i64 %add159_13382_loc, i64 %add159_12381_loc, i64 %add159_11380_loc, i64 %add159_10379_loc, i64 %add159_9378_loc, i64 %add159_8377_loc, i64 %add159_7376_loc, i64 %add159_6375_loc, i64 %add159_5374_loc, i64 %add159_4181373_loc, i64 %add159_3168372_loc, i64 %add159_2155371_loc, i64 %add159_1142370_loc, i64 %add159369_loc" [d5.cpp:50]   --->   Operation 224 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %arg2_r_6_loc_load" [d5.cpp:113]   --->   Operation 225 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %arg2_r_2_loc_load" [d5.cpp:113]   --->   Operation 226 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %arg1_r_8_loc_load" [d5.cpp:113]   --->   Operation 227 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/2] (0.78ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245361_loc"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 229 '%mul_ln113_2 = mul i64 %zext_ln113, i64 %zext_ln50_7'
ST_24 : Operation 229 [1/1] (2.05ns)   --->   "%mul_ln113_2 = mul i64 %zext_ln113, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 229 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i32 %arg1_r_7_loc_load" [d5.cpp:113]   --->   Operation 230 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i32 %arg2_r_4_loc_load" [d5.cpp:113]   --->   Operation 231 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i32 %arg2_r_8_loc_load" [d5.cpp:113]   --->   Operation 232 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 233 '%mul_ln113_5 = mul i64 %zext_ln113_1, i64 %zext_ln50_7'
ST_24 : Operation 233 [1/1] (2.05ns)   --->   "%mul_ln113_5 = mul i64 %zext_ln113_1, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 233 'mul' 'mul_ln113_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 234 '%mul_ln113_9 = mul i64 %zext_ln50_4, i64 %zext_ln113_2'
ST_24 : Operation 234 [1/1] (2.05ns)   --->   "%mul_ln113_9 = mul i64 %zext_ln50_4, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 234 'mul' 'mul_ln113_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 235 '%mul_ln113_10 = mul i64 %zext_ln50_3, i64 %zext_ln113_3'
ST_24 : Operation 235 [1/1] (2.05ns)   --->   "%mul_ln113_10 = mul i64 %zext_ln50_3, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 235 'mul' 'mul_ln113_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i32 %arg2_r_7_loc_load" [d5.cpp:113]   --->   Operation 236 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i32 %arg2_r_5_loc_load" [d5.cpp:113]   --->   Operation 237 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i32 %arg2_r_3_loc_load" [d5.cpp:113]   --->   Operation 238 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i32 %arg2_r_1_loc_load" [d5.cpp:113]   --->   Operation 239 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 240 '%mul_ln113_11 = mul i64 %zext_ln113_4, i64 %zext_ln50_7'
ST_24 : Operation 240 [1/1] (2.05ns)   --->   "%mul_ln113_11 = mul i64 %zext_ln113_4, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 240 'mul' 'mul_ln113_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 241 '%mul_ln113_20 = mul i64 %zext_ln50_2, i64 %zext_ln113_2'
ST_24 : Operation 241 [1/1] (2.05ns)   --->   "%mul_ln113_20 = mul i64 %zext_ln50_2, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 241 'mul' 'mul_ln113_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 242 '%mul_ln113_21 = mul i64 %zext_ln50_6, i64 %zext_ln113_2'
ST_24 : Operation 242 [1/1] (2.05ns)   --->   "%mul_ln113_21 = mul i64 %zext_ln50_6, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 242 'mul' 'mul_ln113_21' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 243 '%mul_ln113_22 = mul i64 %zext_ln50_1, i64 %zext_ln113_3'
ST_24 : Operation 243 [1/1] (2.05ns)   --->   "%mul_ln113_22 = mul i64 %zext_ln50_1, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 243 'mul' 'mul_ln113_22' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 244 '%mul_ln113_23 = mul i64 %zext_ln50_5, i64 %zext_ln113_3'
ST_24 : Operation 244 [1/1] (2.05ns)   --->   "%mul_ln113_23 = mul i64 %zext_ln50_5, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 244 'mul' 'mul_ln113_23' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 245 '%mul_ln113_24 = mul i64 %zext_ln113, i64 %zext_ln50'
ST_24 : Operation 245 [1/1] (2.05ns)   --->   "%mul_ln113_24 = mul i64 %zext_ln113, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 245 'mul' 'mul_ln113_24' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 246 '%mul_ln113_25 = mul i64 %zext_ln113_7, i64 %zext_ln50'
ST_24 : Operation 246 [1/1] (2.05ns)   --->   "%mul_ln113_25 = mul i64 %zext_ln113_7, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 246 'mul' 'mul_ln113_25' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 247 '%mul_ln113_26 = mul i64 %zext_ln113_4, i64 %zext_ln50'
ST_24 : Operation 247 [1/1] (2.05ns)   --->   "%mul_ln113_26 = mul i64 %zext_ln113_4, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 247 'mul' 'mul_ln113_26' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 248 '%mul_ln113_27 = mul i64 %zext_ln113_8, i64 %zext_ln50'
ST_24 : Operation 248 [1/1] (2.05ns)   --->   "%mul_ln113_27 = mul i64 %zext_ln113_8, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 248 'mul' 'mul_ln113_27' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 249 '%mul_ln113_28 = mul i64 %zext_ln113_1, i64 %zext_ln50'
ST_24 : Operation 249 [1/1] (2.05ns)   --->   "%mul_ln113_28 = mul i64 %zext_ln113_1, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 249 'mul' 'mul_ln113_28' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 250 '%mul_ln113_29 = mul i64 %zext_ln113_9, i64 %zext_ln50'
ST_24 : Operation 250 [1/1] (2.05ns)   --->   "%mul_ln113_29 = mul i64 %zext_ln113_9, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 250 'mul' 'mul_ln113_29' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 251 '%mul_ln113_30 = mul i64 %zext_ln113_6, i64 %zext_ln50_7'
ST_24 : Operation 251 [1/1] (2.05ns)   --->   "%mul_ln113_30 = mul i64 %zext_ln113_6, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 251 'mul' 'mul_ln113_30' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 252 '%mul_ln113_31 = mul i64 %zext_ln113_7, i64 %zext_ln50_7'
ST_24 : Operation 252 [1/1] (2.05ns)   --->   "%mul_ln113_31 = mul i64 %zext_ln113_7, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 252 'mul' 'mul_ln113_31' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 253 '%mul_ln113_32 = mul i64 %zext_ln113_8, i64 %zext_ln50_7'
ST_24 : Operation 253 [1/1] (2.05ns)   --->   "%mul_ln113_32 = mul i64 %zext_ln113_8, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 253 'mul' 'mul_ln113_32' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 254 '%mul_ln113_48 = mul i64 %zext_ln50_3, i64 %zext_ln113_2'
ST_24 : Operation 254 [1/1] (2.05ns)   --->   "%mul_ln113_48 = mul i64 %zext_ln50_3, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 254 'mul' 'mul_ln113_48' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 255 '%mul_ln113_49 = mul i64 %zext_ln50_5, i64 %zext_ln113_2'
ST_24 : Operation 255 [1/1] (2.05ns)   --->   "%mul_ln113_49 = mul i64 %zext_ln50_5, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 255 'mul' 'mul_ln113_49' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 256 '%mul_ln113_50 = mul i64 %zext_ln113_5, i64 %zext_ln113_2'
ST_24 : Operation 256 [1/1] (2.05ns)   --->   "%mul_ln113_50 = mul i64 %zext_ln113_5, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 256 'mul' 'mul_ln113_50' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 257 '%mul_ln113_51 = mul i64 %zext_ln50_2, i64 %zext_ln113_3'
ST_24 : Operation 257 [1/1] (2.05ns)   --->   "%mul_ln113_51 = mul i64 %zext_ln50_2, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 257 'mul' 'mul_ln113_51' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 258 '%mul_ln113_52 = mul i64 %zext_ln50_4, i64 %zext_ln113_3'
ST_24 : Operation 258 [1/1] (2.05ns)   --->   "%mul_ln113_52 = mul i64 %zext_ln50_4, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 258 'mul' 'mul_ln113_52' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 259 '%mul_ln113_53 = mul i64 %zext_ln50_6, i64 %zext_ln113_3'
ST_24 : Operation 259 [1/1] (2.05ns)   --->   "%mul_ln113_53 = mul i64 %zext_ln50_6, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 259 'mul' 'mul_ln113_53' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %mul_ln113_30, i64 %mul_ln113_24" [d5.cpp:113]   --->   Operation 260 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (1.08ns)   --->   "%add_ln113_9 = add i64 %mul_ln113_2, i64 %mul_ln113_25" [d5.cpp:113]   --->   Operation 261 'add' 'add_ln113_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln113_18 = add i64 %mul_ln113_31, i64 %mul_ln113_26" [d5.cpp:113]   --->   Operation 262 'add' 'add_ln113_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln113_27 = add i64 %mul_ln113_11, i64 %mul_ln113_27" [d5.cpp:113]   --->   Operation 263 'add' 'add_ln113_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (1.08ns)   --->   "%add_ln113_36 = add i64 %mul_ln113_32, i64 %mul_ln113_28" [d5.cpp:113]   --->   Operation 264 'add' 'add_ln113_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln113_45 = add i64 %mul_ln113_5, i64 %mul_ln113_29" [d5.cpp:113]   --->   Operation 265 'add' 'add_ln113_45' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.87>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 266 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%add159_6375_loc_load = load i64 %add159_6375_loc"   --->   Operation 267 'load' 'add159_6375_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%add159_5374_loc_load = load i64 %add159_5374_loc"   --->   Operation 268 'load' 'add159_5374_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%add159_4181373_loc_load = load i64 %add159_4181373_loc"   --->   Operation 269 'load' 'add159_4181373_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%add159_3168372_loc_load = load i64 %add159_3168372_loc"   --->   Operation 270 'load' 'add159_3168372_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%add159_2155371_loc_load = load i64 %add159_2155371_loc"   --->   Operation 271 'load' 'add159_2155371_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%add159_1142370_loc_load = load i64 %add159_1142370_loc"   --->   Operation 272 'load' 'add159_1142370_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%add159369_loc_load = load i64 %add159369_loc"   --->   Operation 273 'load' 'add159369_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 274 '%mul_ln113 = mul i64 %zext_ln113, i64 %zext_ln50_8'
ST_25 : Operation 274 [1/1] (2.05ns)   --->   "%mul_ln113 = mul i64 %zext_ln113, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 274 'mul' 'mul_ln113' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 275 '%mul_ln113_1 = mul i64 %zext_ln113, i64 %zext_ln50_10'
ST_25 : Operation 275 [1/1] (2.05ns)   --->   "%mul_ln113_1 = mul i64 %zext_ln113, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 275 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 276 '%mul_ln113_3 = mul i64 %zext_ln113, i64 %zext_ln50_9'
ST_25 : Operation 276 [1/1] (2.05ns)   --->   "%mul_ln113_3 = mul i64 %zext_ln113, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 276 'mul' 'mul_ln113_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 277 '%mul_ln113_4 = mul i64 %zext_ln113, i64 %zext_ln50_11'
ST_25 : Operation 277 [1/1] (2.05ns)   --->   "%mul_ln113_4 = mul i64 %zext_ln113, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 277 'mul' 'mul_ln113_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 278 '%mul_ln113_6 = mul i64 %zext_ln50_5, i64 %zext_ln50_10'
ST_25 : Operation 278 [1/1] (2.05ns)   --->   "%mul_ln113_6 = mul i64 %zext_ln50_5, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 278 'mul' 'mul_ln113_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 279 '%mul_ln113_7 = mul i64 %zext_ln50_5, i64 %zext_ln50_11'
ST_25 : Operation 279 [1/1] (2.05ns)   --->   "%mul_ln113_7 = mul i64 %zext_ln50_5, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 279 'mul' 'mul_ln113_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 280 '%mul_ln113_8 = mul i64 %zext_ln50_5, i64 %zext_ln50_12'
ST_25 : Operation 280 [1/1] (2.05ns)   --->   "%mul_ln113_8 = mul i64 %zext_ln50_5, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 280 'mul' 'mul_ln113_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 281 '%mul_ln113_12 = mul i64 %zext_ln113_5, i64 %zext_ln50_8'
ST_25 : Operation 281 [1/1] (2.05ns)   --->   "%mul_ln113_12 = mul i64 %zext_ln113_5, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 281 'mul' 'mul_ln113_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 282 '%mul_ln113_13 = mul i64 %zext_ln113_4, i64 %zext_ln50_8'
ST_25 : Operation 282 [1/1] (2.05ns)   --->   "%mul_ln113_13 = mul i64 %zext_ln113_4, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 282 'mul' 'mul_ln113_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 283 '%mul_ln113_14 = mul i64 %zext_ln113_5, i64 %zext_ln50_9'
ST_25 : Operation 283 [1/1] (2.05ns)   --->   "%mul_ln113_14 = mul i64 %zext_ln113_5, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 283 'mul' 'mul_ln113_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 284 '%mul_ln113_15 = mul i64 %zext_ln113_4, i64 %zext_ln50_9'
ST_25 : Operation 284 [1/1] (2.05ns)   --->   "%mul_ln113_15 = mul i64 %zext_ln113_4, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 284 'mul' 'mul_ln113_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 285 '%mul_ln113_16 = mul i64 %zext_ln113_5, i64 %zext_ln50_10'
ST_25 : Operation 285 [1/1] (2.05ns)   --->   "%mul_ln113_16 = mul i64 %zext_ln113_5, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 285 'mul' 'mul_ln113_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 286 '%mul_ln113_17 = mul i64 %zext_ln113_5, i64 %zext_ln50_11'
ST_25 : Operation 286 [1/1] (2.05ns)   --->   "%mul_ln113_17 = mul i64 %zext_ln113_5, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 286 'mul' 'mul_ln113_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 287 '%mul_ln113_18 = mul i64 %zext_ln50_3, i64 %zext_ln50_12'
ST_25 : Operation 287 [1/1] (2.05ns)   --->   "%mul_ln113_18 = mul i64 %zext_ln50_3, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 287 'mul' 'mul_ln113_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 288 '%mul_ln113_19 = mul i64 %zext_ln113_5, i64 %zext_ln50_12'
ST_25 : Operation 288 [1/1] (2.05ns)   --->   "%mul_ln113_19 = mul i64 %zext_ln113_5, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 288 'mul' 'mul_ln113_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 289 '%mul_ln113_33 = mul i64 %zext_ln113_6, i64 %zext_ln50_8'
ST_25 : Operation 289 [1/1] (2.05ns)   --->   "%mul_ln113_33 = mul i64 %zext_ln113_6, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 289 'mul' 'mul_ln113_33' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 290 '%mul_ln113_34 = mul i64 %zext_ln113_7, i64 %zext_ln50_8'
ST_25 : Operation 290 [1/1] (2.05ns)   --->   "%mul_ln113_34 = mul i64 %zext_ln113_7, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 290 'mul' 'mul_ln113_34' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 291 '%mul_ln113_35 = mul i64 %zext_ln113_8, i64 %zext_ln50_8'
ST_25 : Operation 291 [1/1] (2.05ns)   --->   "%mul_ln113_35 = mul i64 %zext_ln113_8, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 291 'mul' 'mul_ln113_35' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 292 '%mul_ln113_36 = mul i64 %zext_ln50_6, i64 %zext_ln50_9'
ST_25 : Operation 292 [1/1] (2.05ns)   --->   "%mul_ln113_36 = mul i64 %zext_ln50_6, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 292 'mul' 'mul_ln113_36' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 293 '%mul_ln113_37 = mul i64 %zext_ln113_6, i64 %zext_ln50_9'
ST_25 : Operation 293 [1/1] (2.05ns)   --->   "%mul_ln113_37 = mul i64 %zext_ln113_6, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 293 'mul' 'mul_ln113_37' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 294 '%mul_ln113_38 = mul i64 %zext_ln113_7, i64 %zext_ln50_9'
ST_25 : Operation 294 [1/1] (2.05ns)   --->   "%mul_ln113_38 = mul i64 %zext_ln113_7, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 294 'mul' 'mul_ln113_38' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 295 '%mul_ln113_39 = mul i64 %zext_ln50_6, i64 %zext_ln50_10'
ST_25 : Operation 295 [1/1] (2.05ns)   --->   "%mul_ln113_39 = mul i64 %zext_ln50_6, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 295 'mul' 'mul_ln113_39' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 296 '%mul_ln113_40 = mul i64 %zext_ln113_6, i64 %zext_ln50_10'
ST_25 : Operation 296 [1/1] (2.05ns)   --->   "%mul_ln113_40 = mul i64 %zext_ln113_6, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 296 'mul' 'mul_ln113_40' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 297 '%mul_ln113_41 = mul i64 %zext_ln113_7, i64 %zext_ln50_10'
ST_25 : Operation 297 [1/1] (2.05ns)   --->   "%mul_ln113_41 = mul i64 %zext_ln113_7, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 297 'mul' 'mul_ln113_41' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 298 '%mul_ln113_42 = mul i64 %zext_ln50_4, i64 %zext_ln50_11'
ST_25 : Operation 298 [1/1] (2.05ns)   --->   "%mul_ln113_42 = mul i64 %zext_ln50_4, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 298 'mul' 'mul_ln113_42' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 299 '%mul_ln113_43 = mul i64 %zext_ln50_6, i64 %zext_ln50_11'
ST_25 : Operation 299 [1/1] (2.05ns)   --->   "%mul_ln113_43 = mul i64 %zext_ln50_6, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 299 'mul' 'mul_ln113_43' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 300 '%mul_ln113_44 = mul i64 %zext_ln113_6, i64 %zext_ln50_11'
ST_25 : Operation 300 [1/1] (2.05ns)   --->   "%mul_ln113_44 = mul i64 %zext_ln113_6, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 300 'mul' 'mul_ln113_44' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 301 '%mul_ln113_45 = mul i64 %zext_ln50_4, i64 %zext_ln50_12'
ST_25 : Operation 301 [1/1] (2.05ns)   --->   "%mul_ln113_45 = mul i64 %zext_ln50_4, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 301 'mul' 'mul_ln113_45' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 302 '%mul_ln113_46 = mul i64 %zext_ln50_6, i64 %zext_ln50_12'
ST_25 : Operation 302 [1/1] (2.05ns)   --->   "%mul_ln113_46 = mul i64 %zext_ln50_6, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 302 'mul' 'mul_ln113_46' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 303 '%mul_ln113_47 = mul i64 %zext_ln113_6, i64 %zext_ln50_12'
ST_25 : Operation 303 [1/1] (2.05ns)   --->   "%mul_ln113_47 = mul i64 %zext_ln113_6, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 303 'mul' 'mul_ln113_47' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i64 %mul_ln113_36, i64 %mul_ln113_6" [d5.cpp:113]   --->   Operation 304 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 305 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_2 = add i64 %add_ln113_1, i64 %mul_ln113_12" [d5.cpp:113]   --->   Operation 305 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_3 = add i64 %add_ln113_2, i64 %add_ln113" [d5.cpp:113]   --->   Operation 306 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_4 = add i64 %mul_ln113_42, i64 %mul_ln113_18" [d5.cpp:113]   --->   Operation 307 'add' 'add_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_5 = add i64 %mul_ln113_22, i64 %add159_1142370_loc_load" [d5.cpp:113]   --->   Operation 308 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 309 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_6 = add i64 %add_ln113_5, i64 %mul_ln113_20" [d5.cpp:113]   --->   Operation 309 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_7 = add i64 %add_ln113_6, i64 %add_ln113_4" [d5.cpp:113]   --->   Operation 310 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 311 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_22 = add i64 %add_ln113_7, i64 %add_ln113_3" [d5.cpp:113]   --->   Operation 311 'add' 'arr_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i64 %mul_ln113_14, i64 %mul_ln113_39" [d5.cpp:113]   --->   Operation 312 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 313 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_11 = add i64 %add_ln113_10, i64 %mul_ln113_33" [d5.cpp:113]   --->   Operation 313 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i64 %add_ln113_11, i64 %add_ln113_9" [d5.cpp:113]   --->   Operation 314 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_13 = add i64 %mul_ln113_7, i64 %mul_ln113_45" [d5.cpp:113]   --->   Operation 315 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_14 = add i64 %mul_ln113_51, i64 %add159_2155371_loc_load" [d5.cpp:113]   --->   Operation 316 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 317 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_15 = add i64 %add_ln113_14, i64 %mul_ln113_48" [d5.cpp:113]   --->   Operation 317 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 318 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_16 = add i64 %add_ln113_15, i64 %add_ln113_13" [d5.cpp:113]   --->   Operation 318 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 319 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_23 = add i64 %add_ln113_16, i64 %add_ln113_12" [d5.cpp:113]   --->   Operation 319 'add' 'arr_23' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_19 = add i64 %mul_ln113_37, i64 %mul_ln113_16" [d5.cpp:113]   --->   Operation 320 'add' 'add_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 321 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_20 = add i64 %add_ln113_19, i64 %mul_ln113" [d5.cpp:113]   --->   Operation 321 'add' 'add_ln113_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_21 = add i64 %add_ln113_20, i64 %add_ln113_18" [d5.cpp:113]   --->   Operation 322 'add' 'add_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_22 = add i64 %mul_ln113_43, i64 %mul_ln113_8" [d5.cpp:113]   --->   Operation 323 'add' 'add_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_23 = add i64 %mul_ln113_10, i64 %add159_3168372_loc_load" [d5.cpp:113]   --->   Operation 324 'add' 'add_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 325 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_24 = add i64 %add_ln113_23, i64 %mul_ln113_9" [d5.cpp:113]   --->   Operation 325 'add' 'add_ln113_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 326 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_25 = add i64 %add_ln113_24, i64 %add_ln113_22" [d5.cpp:113]   --->   Operation 326 'add' 'add_ln113_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 327 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_24 = add i64 %add_ln113_25, i64 %add_ln113_21" [d5.cpp:113]   --->   Operation 327 'add' 'arr_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_28 = add i64 %mul_ln113_3, i64 %mul_ln113_40" [d5.cpp:113]   --->   Operation 328 'add' 'add_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 329 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_29 = add i64 %add_ln113_28, i64 %mul_ln113_34" [d5.cpp:113]   --->   Operation 329 'add' 'add_ln113_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_30 = add i64 %add_ln113_29, i64 %add_ln113_27" [d5.cpp:113]   --->   Operation 330 'add' 'add_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_31 = add i64 %mul_ln113_17, i64 %mul_ln113_46" [d5.cpp:113]   --->   Operation 331 'add' 'add_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_32 = add i64 %mul_ln113_52, i64 %add159_4181373_loc_load" [d5.cpp:113]   --->   Operation 332 'add' 'add_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_33 = add i64 %add_ln113_32, i64 %mul_ln113_49" [d5.cpp:113]   --->   Operation 333 'add' 'add_ln113_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 334 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_34 = add i64 %add_ln113_33, i64 %add_ln113_31" [d5.cpp:113]   --->   Operation 334 'add' 'add_ln113_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 335 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_25 = add i64 %add_ln113_34, i64 %add_ln113_30" [d5.cpp:113]   --->   Operation 335 'add' 'arr_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_37 = add i64 %mul_ln113_38, i64 %mul_ln113_1" [d5.cpp:113]   --->   Operation 336 'add' 'add_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 337 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_38 = add i64 %add_ln113_37, i64 %mul_ln113_13" [d5.cpp:113]   --->   Operation 337 'add' 'add_ln113_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_39 = add i64 %add_ln113_38, i64 %add_ln113_36" [d5.cpp:113]   --->   Operation 338 'add' 'add_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_40 = add i64 %mul_ln113_44, i64 %mul_ln113_19" [d5.cpp:113]   --->   Operation 339 'add' 'add_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_41 = add i64 %mul_ln113_23, i64 %add159_5374_loc_load" [d5.cpp:113]   --->   Operation 340 'add' 'add_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 341 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_42 = add i64 %add_ln113_41, i64 %mul_ln113_21" [d5.cpp:113]   --->   Operation 341 'add' 'add_ln113_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 342 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_43 = add i64 %add_ln113_42, i64 %add_ln113_40" [d5.cpp:113]   --->   Operation 342 'add' 'add_ln113_43' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 343 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_26 = add i64 %add_ln113_43, i64 %add_ln113_39" [d5.cpp:113]   --->   Operation 343 'add' 'arr_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_46 = add i64 %mul_ln113_15, i64 %mul_ln113_41" [d5.cpp:113]   --->   Operation 344 'add' 'add_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 345 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_47 = add i64 %add_ln113_46, i64 %mul_ln113_35" [d5.cpp:113]   --->   Operation 345 'add' 'add_ln113_47' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_48 = add i64 %add_ln113_47, i64 %add_ln113_45" [d5.cpp:113]   --->   Operation 346 'add' 'add_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_49 = add i64 %mul_ln113_4, i64 %mul_ln113_47" [d5.cpp:113]   --->   Operation 347 'add' 'add_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_50 = add i64 %mul_ln113_53, i64 %add159_6375_loc_load" [d5.cpp:113]   --->   Operation 348 'add' 'add_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 349 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_51 = add i64 %add_ln113_50, i64 %mul_ln113_50" [d5.cpp:113]   --->   Operation 349 'add' 'add_ln113_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_52 = add i64 %add_ln113_51, i64 %add_ln113_49" [d5.cpp:113]   --->   Operation 350 'add' 'add_ln113_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 351 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_27 = add i64 %add_ln113_52, i64 %add_ln113_48" [d5.cpp:113]   --->   Operation 351 'add' 'arr_27' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 352 [2/2] (0.67ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_27, i64 %arr_26, i64 %arr_25, i64 %arr_24, i64 %arr_23, i64 %arr_22, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_2_1360_loc, i64 %add289_2359_loc, i64 %add289_1_1358_loc, i64 %add289_1357_loc, i64 %add289_175356_loc, i64 %add289355_loc" [d5.cpp:113]   --->   Operation 352 'call' 'call_ln113' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 353 '%mul_ln113_54 = mul i64 %zext_ln50_5, i64 %zext_ln50_9'
ST_25 : Operation 353 [1/1] (2.05ns)   --->   "%mul_ln113_54 = mul i64 %zext_ln50_5, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 353 'mul' 'mul_ln113_54' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 354 '%mul_ln113_55 = mul i64 %zext_ln113_5, i64 %zext_ln50_7'
ST_25 : Operation 354 [1/1] (2.05ns)   --->   "%mul_ln113_55 = mul i64 %zext_ln113_5, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 354 'mul' 'mul_ln113_55' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 355 '%mul_ln113_56 = mul i64 %zext_ln50_3, i64 %zext_ln50_11'
ST_25 : Operation 355 [1/1] (2.05ns)   --->   "%mul_ln113_56 = mul i64 %zext_ln50_3, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 355 'mul' 'mul_ln113_56' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 356 '%mul_ln113_57 = mul i64 %zext_ln113_6, i64 %zext_ln50'
ST_25 : Operation 356 [1/1] (2.05ns)   --->   "%mul_ln113_57 = mul i64 %zext_ln113_6, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 356 'mul' 'mul_ln113_57' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 357 '%mul_ln113_58 = mul i64 %zext_ln50_6, i64 %zext_ln50_8'
ST_25 : Operation 357 [1/1] (2.05ns)   --->   "%mul_ln113_58 = mul i64 %zext_ln50_6, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 357 'mul' 'mul_ln113_58' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 358 '%mul_ln113_59 = mul i64 %zext_ln50_4, i64 %zext_ln50_10'
ST_25 : Operation 358 [1/1] (2.05ns)   --->   "%mul_ln113_59 = mul i64 %zext_ln50_4, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 358 'mul' 'mul_ln113_59' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 359 '%mul_ln113_60 = mul i64 %zext_ln50_2, i64 %zext_ln50_12'
ST_25 : Operation 359 [1/1] (2.05ns)   --->   "%mul_ln113_60 = mul i64 %zext_ln50_2, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 359 'mul' 'mul_ln113_60' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 360 '%mul_ln113_61 = mul i64 %zext_ln50_1, i64 %zext_ln113_2'
ST_25 : Operation 360 [1/1] (2.05ns)   --->   "%mul_ln113_61 = mul i64 %zext_ln50_1, i64 %zext_ln113_2" [d5.cpp:113]   --->   Operation 360 'mul' 'mul_ln113_61' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 361 '%mul_ln113_62 = mul i64 %conv36, i64 %zext_ln113_3'
ST_25 : Operation 361 [1/1] (2.05ns)   --->   "%mul_ln113_62 = mul i64 %conv36, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 361 'mul' 'mul_ln113_62' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (1.08ns)   --->   "%add_ln113_54 = add i64 %mul_ln113_55, i64 %mul_ln113_57" [d5.cpp:113]   --->   Operation 362 'add' 'add_ln113_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_55 = add i64 %mul_ln113_54, i64 %mul_ln113_59" [d5.cpp:113]   --->   Operation 363 'add' 'add_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 364 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_56 = add i64 %add_ln113_55, i64 %mul_ln113_58" [d5.cpp:113]   --->   Operation 364 'add' 'add_ln113_56' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_57 = add i64 %add_ln113_56, i64 %add_ln113_54" [d5.cpp:113]   --->   Operation 365 'add' 'add_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_58 = add i64 %mul_ln113_56, i64 %mul_ln113_60" [d5.cpp:113]   --->   Operation 366 'add' 'add_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_59 = add i64 %mul_ln113_62, i64 %add159369_loc_load" [d5.cpp:113]   --->   Operation 367 'add' 'add_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 368 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_60 = add i64 %add_ln113_59, i64 %mul_ln113_61" [d5.cpp:113]   --->   Operation 368 'add' 'add_ln113_60' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 369 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_61 = add i64 %add_ln113_60, i64 %add_ln113_58" [d5.cpp:113]   --->   Operation 369 'add' 'add_ln113_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 370 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_21 = add i64 %add_ln113_61, i64 %add_ln113_57" [d5.cpp:113]   --->   Operation 370 'add' 'arr_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 371 '%mul_ln179_1 = mul i64 %zext_ln113_9, i64 %zext_ln50_7'
ST_25 : Operation 371 [1/1] (2.05ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln113_9, i64 %zext_ln50_7" [d5.cpp:179]   --->   Operation 371 'mul' 'mul_ln179_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 372 '%mul_ln179_2 = mul i64 %zext_ln113_1, i64 %zext_ln50_8'
ST_25 : Operation 372 [1/1] (2.05ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln113_1, i64 %zext_ln50_8" [d5.cpp:179]   --->   Operation 372 'mul' 'mul_ln179_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 373 '%mul_ln179_3 = mul i64 %zext_ln113_8, i64 %zext_ln50_9'
ST_25 : Operation 373 [1/1] (2.05ns)   --->   "%mul_ln179_3 = mul i64 %zext_ln113_8, i64 %zext_ln50_9" [d5.cpp:179]   --->   Operation 373 'mul' 'mul_ln179_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 374 '%mul_ln179_5 = mul i64 %zext_ln113_7, i64 %zext_ln50_11'
ST_25 : Operation 374 [1/1] (2.05ns)   --->   "%mul_ln179_5 = mul i64 %zext_ln113_7, i64 %zext_ln50_11" [d5.cpp:179]   --->   Operation 374 'mul' 'mul_ln179_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 375 '%mul_ln179_6 = mul i64 %zext_ln113, i64 %zext_ln50_12'
ST_25 : Operation 375 [1/1] (2.05ns)   --->   "%mul_ln179_6 = mul i64 %zext_ln113, i64 %zext_ln50_12" [d5.cpp:179]   --->   Operation 375 'mul' 'mul_ln179_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 376 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.36ns)   --->   Input mux for Operation 377 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6'
ST_25 : Operation 377 [1/1] (2.05ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6" [d5.cpp:190]   --->   Operation 377 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (1.08ns)   --->   "%add_ln190_10 = add i64 %mul_ln179_1, i64 %mul_ln179_2" [d5.cpp:190]   --->   Operation 378 'add' 'add_ln190_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 379 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (1.08ns)   --->   "%add_ln190_13 = add i64 %mul_ln179_3, i64 %mul_ln179_6" [d5.cpp:190]   --->   Operation 380 'add' 'add_ln190_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 381 [1/1] (1.08ns)   --->   "%add_ln190_14 = add i64 %mul_ln179_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 381 'add' 'add_ln190_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln190_6 = trunc i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 382 'trunc' 'trunc_ln190_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln190_7 = trunc i64 %add_ln190_14" [d5.cpp:190]   --->   Operation 383 'trunc' 'trunc_ln190_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (1.08ns)   --->   "%add_ln190_15 = add i64 %add_ln190_14, i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 384 'add' 'add_ln190_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 385 [1/1] (0.97ns)   --->   "%add_ln190_17 = add i28 %trunc_ln190_7, i28 %trunc_ln190_6" [d5.cpp:190]   --->   Operation 385 'add' 'add_ln190_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.32>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 386 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 387 [1/2] (1.09ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_27, i64 %arr_26, i64 %arr_25, i64 %arr_24, i64 %arr_23, i64 %arr_22, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_2_1360_loc, i64 %add289_2359_loc, i64 %add289_1_1358_loc, i64 %add289_1357_loc, i64 %add289_175356_loc, i64 %add289355_loc" [d5.cpp:113]   --->   Operation 387 'call' 'call_ln113' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %arg2_r_loc_load" [d5.cpp:179]   --->   Operation 388 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 389 '%mul_ln179 = mul i64 %zext_ln179, i64 %zext_ln50'
ST_26 : Operation 389 [1/1] (2.05ns)   --->   "%mul_ln179 = mul i64 %zext_ln179, i64 %zext_ln50" [d5.cpp:179]   --->   Operation 389 'mul' 'mul_ln179' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 390 '%mul_ln179_4 = mul i64 %zext_ln113_4, i64 %zext_ln50_10'
ST_26 : Operation 390 [1/1] (2.05ns)   --->   "%mul_ln179_4 = mul i64 %zext_ln113_4, i64 %zext_ln50_10" [d5.cpp:179]   --->   Operation 390 'mul' 'mul_ln179_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (1.08ns)   --->   "%add_ln190_11 = add i64 %mul_ln179, i64 %mul_ln179_4" [d5.cpp:190]   --->   Operation 391 'add' 'add_ln190_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln190_5 = trunc i64 %add_ln190_11" [d5.cpp:190]   --->   Operation 392 'trunc' 'trunc_ln190_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_12 = add i64 %add_ln190_11, i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 393 'add' 'add_ln190_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_16 = add i28 %trunc_ln190_5, i28 %trunc_ln190_4" [d5.cpp:190]   --->   Operation 394 'add' 'add_ln190_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 395 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_18 = add i64 %add_ln190_15, i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 395 'add' 'add_ln190_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 396 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_20 = add i28 %add_ln190_17, i28 %add_ln190_16" [d5.cpp:190]   --->   Operation 396 'add' 'add_ln190_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%add289_2359_loc_load = load i64 %add289_2359_loc"   --->   Operation 397 'load' 'add289_2359_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%add289_1_1358_loc_load = load i64 %add289_1_1358_loc"   --->   Operation 398 'load' 'add289_1_1358_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%add289_1357_loc_load = load i64 %add289_1357_loc"   --->   Operation 399 'load' 'add289_1357_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%add289_175356_loc_load = load i64 %add289_175356_loc"   --->   Operation 400 'load' 'add289_175356_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%add289355_loc_load = load i64 %add289355_loc"   --->   Operation 401 'load' 'add289355_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 402 [2/2] (0.42ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_2359_loc_load, i64 %add289_1_1358_loc_load, i64 %add289_1357_loc_load, i64 %add289_175356_loc_load, i64 %add289355_loc_load, i64 %arr_21, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_1_2354_loc, i64 %add346_1_1353_loc, i64 %add346_1352_loc, i64 %add346_2351_loc, i64 %add346_161350_loc, i64 %add346349_loc" [d5.cpp:113]   --->   Operation 402 'call' 'call_ln113' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 403 '%mul_ln179_7 = mul i64 %zext_ln113_6, i64 %zext_ln113_2'
ST_27 : Operation 403 [1/1] (2.05ns)   --->   "%mul_ln179_7 = mul i64 %zext_ln113_6, i64 %zext_ln113_2" [d5.cpp:179]   --->   Operation 403 'mul' 'mul_ln179_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_6_loc_load" [d5.cpp:184]   --->   Operation 404 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg1_r_5_loc_load" [d5.cpp:184]   --->   Operation 405 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 406 '%mul_ln190_5 = mul i64 %zext_ln113_5, i64 %zext_ln113_3'
ST_27 : Operation 406 [1/1] (2.05ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln113_5, i64 %zext_ln113_3" [d5.cpp:190]   --->   Operation 406 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 407 '%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln184'
ST_27 : Operation 407 [1/1] (2.05ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 407 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 408 '%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln184_1'
ST_27 : Operation 408 [1/1] (2.05ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln184_1" [d5.cpp:190]   --->   Operation 408 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_5, i64 %mul_ln179_7" [d5.cpp:190]   --->   Operation 409 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_7, i64 %mul_ln190_6" [d5.cpp:190]   --->   Operation 410 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 411 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 412 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 413 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 414 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 414 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.59>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%add289_2_1360_loc_load = load i64 %add289_2_1360_loc"   --->   Operation 415 'load' 'add289_2_1360_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 416 [1/2] (0.67ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_2359_loc_load, i64 %add289_1_1358_loc_load, i64 %add289_1357_loc_load, i64 %add289_175356_loc_load, i64 %add289355_loc_load, i64 %arr_21, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_1_2354_loc, i64 %add346_1_1353_loc, i64 %add346_1352_loc, i64 %add346_2351_loc, i64 %add346_161350_loc, i64 %add346349_loc" [d5.cpp:113]   --->   Operation 416 'call' 'call_ln113' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg1_r_4_loc_load" [d5.cpp:184]   --->   Operation 417 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg1_r_3_loc_load" [d5.cpp:184]   --->   Operation 418 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i32 %arg1_r_2_loc_load" [d5.cpp:184]   --->   Operation 419 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i32 %arg1_r_1_loc_load" [d5.cpp:184]   --->   Operation 420 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 421 '%mul_ln189 = mul i64 %zext_ln113_9, i64 %zext_ln113_2'
ST_28 : Operation 421 [1/1] (2.05ns)   --->   "%mul_ln189 = mul i64 %zext_ln113_9, i64 %zext_ln113_2" [d5.cpp:189]   --->   Operation 421 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 422 '%mul_ln189_1 = mul i64 %zext_ln113_1, i64 %zext_ln113_3'
ST_28 : Operation 422 [1/1] (2.05ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln113_1, i64 %zext_ln113_3" [d5.cpp:189]   --->   Operation 422 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 423 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 424 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 425 '%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln184_5'
ST_28 : Operation 425 [1/1] (2.05ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln184_5" [d5.cpp:190]   --->   Operation 425 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 426 '%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln184_4'
ST_28 : Operation 426 [1/1] (2.05ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln184_4" [d5.cpp:190]   --->   Operation 426 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 427 '%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln184_3'
ST_28 : Operation 427 [1/1] (2.05ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln184_3" [d5.cpp:190]   --->   Operation 427 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 428 '%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln184_2'
ST_28 : Operation 428 [1/1] (2.05ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln184_2" [d5.cpp:190]   --->   Operation 428 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 429 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 430 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 431 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 432 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 433 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 434 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 435 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_9 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 435 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 436 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_19 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 436 'add' 'add_ln190_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 437 '%mul_ln191 = mul i64 %zext_ln113_6, i64 %zext_ln184_6'
ST_28 : Operation 437 [1/1] (2.05ns)   --->   "%mul_ln191 = mul i64 %zext_ln113_6, i64 %zext_ln184_6" [d5.cpp:191]   --->   Operation 437 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 438 '%mul_ln191_1 = mul i64 %zext_ln113, i64 %zext_ln184_5'
ST_28 : Operation 438 [1/1] (2.05ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln113, i64 %zext_ln184_5" [d5.cpp:191]   --->   Operation 438 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 439 '%mul_ln191_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_4'
ST_28 : Operation 439 [1/1] (2.05ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_4" [d5.cpp:191]   --->   Operation 439 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 440 '%mul_ln191_3 = mul i64 %zext_ln113_4, i64 %zext_ln184_3'
ST_28 : Operation 440 [1/1] (2.05ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln113_4, i64 %zext_ln184_3" [d5.cpp:191]   --->   Operation 440 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 441 '%mul_ln191_4 = mul i64 %zext_ln113_8, i64 %zext_ln184_2'
ST_28 : Operation 441 [1/1] (2.05ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln113_8, i64 %zext_ln184_2" [d5.cpp:191]   --->   Operation 441 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 442 '%mul_ln191_5 = mul i64 %zext_ln113_1, i64 %zext_ln184_1'
ST_28 : Operation 442 [1/1] (2.05ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln113_1, i64 %zext_ln184_1" [d5.cpp:191]   --->   Operation 442 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 443 '%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln113_3'
ST_28 : Operation 443 [1/1] (2.05ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln113_3" [d5.cpp:191]   --->   Operation 443 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 444 '%mul_ln191_7 = mul i64 %zext_ln113_9, i64 %zext_ln184'
ST_28 : Operation 444 [1/1] (2.05ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln113_9, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 444 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 445 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 446 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 447 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 448 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 449 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 449 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 450 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 450 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 451 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 451 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 452 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 453 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 454 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 455 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 455 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 456 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 456 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 457 '%mul_ln196 = mul i64 %zext_ln113_1, i64 %zext_ln184_6'
ST_28 : Operation 457 [1/1] (2.05ns)   --->   "%mul_ln196 = mul i64 %zext_ln113_1, i64 %zext_ln184_6" [d5.cpp:196]   --->   Operation 457 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 458 '%mul_ln196_1 = mul i64 %zext_ln113_9, i64 %zext_ln184_5'
ST_28 : Operation 458 [1/1] (2.05ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln113_9, i64 %zext_ln184_5" [d5.cpp:196]   --->   Operation 458 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 459 '%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln184_4'
ST_28 : Operation 459 [1/1] (2.05ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln184_4" [d5.cpp:196]   --->   Operation 459 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 460 '%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln184_5'
ST_28 : Operation 460 [1/1] (2.05ns)   --->   "%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln184_5" [d5.cpp:197]   --->   Operation 460 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 461 '%mul_ln197_1 = mul i64 %zext_ln113_9, i64 %zext_ln184_6'
ST_28 : Operation 461 [1/1] (2.05ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln113_9, i64 %zext_ln184_6" [d5.cpp:197]   --->   Operation 461 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 462 '%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_6'
ST_28 : Operation 462 [1/1] (2.05ns)   --->   "%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_6" [d5.cpp:198]   --->   Operation 462 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 463 '%mul_ln200 = mul i64 %zext_ln113_5, i64 %zext_ln184_6'
ST_28 : Operation 463 [1/1] (2.05ns)   --->   "%mul_ln200 = mul i64 %zext_ln113_5, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 463 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 464 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 465 '%mul_ln200_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_5'
ST_28 : Operation 465 [1/1] (2.05ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 465 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 466 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 467 '%mul_ln200_2 = mul i64 %zext_ln113, i64 %zext_ln184_4'
ST_28 : Operation 467 [1/1] (2.05ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln113, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 467 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 468 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 469 '%mul_ln200_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_3'
ST_28 : Operation 469 [1/1] (2.05ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 469 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 470 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 471 '%mul_ln200_4 = mul i64 %zext_ln113_4, i64 %zext_ln184_2'
ST_28 : Operation 471 [1/1] (2.05ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln113_4, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 471 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 472 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 473 '%mul_ln200_5 = mul i64 %zext_ln113_8, i64 %zext_ln184_1'
ST_28 : Operation 473 [1/1] (2.05ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln113_8, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 473 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 474 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 475 '%mul_ln200_6 = mul i64 %zext_ln113_1, i64 %zext_ln184'
ST_28 : Operation 475 [1/1] (2.05ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln113_1, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 475 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 476 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 477 '%mul_ln200_7 = mul i64 %zext_ln113_9, i64 %zext_ln113_3'
ST_28 : Operation 477 [1/1] (2.05ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln113_9, i64 %zext_ln113_3" [d5.cpp:200]   --->   Operation 477 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 478 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 479 '%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln113_2'
ST_28 : Operation 479 [1/1] (2.05ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln113_2" [d5.cpp:200]   --->   Operation 479 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 480 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 481 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 482 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 483 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 484 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 485 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 486 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 487 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 488 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 489 'trunc' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i64 %add289_2_1360_loc_load" [d5.cpp:200]   --->   Operation 490 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 491 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 492 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 493 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 494 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 495 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 496 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 497 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 498 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 499 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 500 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 500 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 501 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 502 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 503 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 503 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 504 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 505 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 506 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 506 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 507 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200_4" [d5.cpp:208]   --->   Operation 507 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 508 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_13" [d5.cpp:208]   --->   Operation 509 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 510 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 510 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 511 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 511 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.12>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%add159_14383_loc_load = load i64 %add159_14383_loc"   --->   Operation 512 'load' 'add159_14383_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 513 [1/1] (0.00ns)   --->   "%add159_13382_loc_load = load i64 %add159_13382_loc"   --->   Operation 513 'load' 'add159_13382_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 514 [1/1] (0.00ns)   --->   "%add159_12381_loc_load = load i64 %add159_12381_loc"   --->   Operation 514 'load' 'add159_12381_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%add159_11380_loc_load = load i64 %add159_11380_loc"   --->   Operation 515 'load' 'add159_11380_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (0.00ns)   --->   "%add159_7376_loc_load = load i64 %add159_7376_loc"   --->   Operation 516 'load' 'add159_7376_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 517 [1/1] (0.00ns)   --->   "%add245361_loc_load = load i64 %add245361_loc"   --->   Operation 517 'load' 'add245361_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%add346_1_2354_loc_load = load i64 %add346_1_2354_loc"   --->   Operation 518 'load' 'add346_1_2354_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%add346_1_1353_loc_load = load i64 %add346_1_1353_loc"   --->   Operation 519 'load' 'add346_1_1353_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%add346_1352_loc_load = load i64 %add346_1352_loc"   --->   Operation 520 'load' 'add346_1352_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 521 '%mul_ln184 = mul i64 %zext_ln113, i64 %zext_ln113_2'
ST_29 : Operation 521 [1/1] (2.05ns)   --->   "%mul_ln184 = mul i64 %zext_ln113, i64 %zext_ln113_2" [d5.cpp:184]   --->   Operation 521 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 522 '%mul_ln184_1 = mul i64 %zext_ln113_6, i64 %zext_ln113_3'
ST_29 : Operation 522 [1/1] (2.05ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln113_6, i64 %zext_ln113_3" [d5.cpp:184]   --->   Operation 522 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 523 '%mul_ln184_2 = mul i64 %zext_ln113_5, i64 %zext_ln184'
ST_29 : Operation 523 [1/1] (2.05ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln113_5, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 523 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 524 '%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_1'
ST_29 : Operation 524 [1/1] (2.05ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_1" [d5.cpp:184]   --->   Operation 524 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 525 '%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln184_2'
ST_29 : Operation 525 [1/1] (2.05ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln184_2" [d5.cpp:184]   --->   Operation 525 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 526 '%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln184_3'
ST_29 : Operation 526 [1/1] (2.05ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln184_3" [d5.cpp:184]   --->   Operation 526 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 527 '%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln184_4'
ST_29 : Operation 527 [1/1] (2.05ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln184_4" [d5.cpp:184]   --->   Operation 527 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 528 '%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln184_5'
ST_29 : Operation 528 [1/1] (2.05ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln184_5" [d5.cpp:184]   --->   Operation 528 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 529 '%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184_6'
ST_29 : Operation 529 [1/1] (2.05ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184_6" [d5.cpp:184]   --->   Operation 529 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 530 '%mul_ln185 = mul i64 %zext_ln113_7, i64 %zext_ln113_2'
ST_29 : Operation 530 [1/1] (2.05ns)   --->   "%mul_ln185 = mul i64 %zext_ln113_7, i64 %zext_ln113_2" [d5.cpp:185]   --->   Operation 530 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 531 '%mul_ln185_1 = mul i64 %zext_ln113, i64 %zext_ln113_3'
ST_29 : Operation 531 [1/1] (2.05ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln113, i64 %zext_ln113_3" [d5.cpp:185]   --->   Operation 531 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 532 '%mul_ln185_2 = mul i64 %zext_ln113_5, i64 %zext_ln184_1'
ST_29 : Operation 532 [1/1] (2.05ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln113_5, i64 %zext_ln184_1" [d5.cpp:185]   --->   Operation 532 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 533 '%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_2'
ST_29 : Operation 533 [1/1] (2.05ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_2" [d5.cpp:185]   --->   Operation 533 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 534 '%mul_ln185_4 = mul i64 %zext_ln113_6, i64 %zext_ln184'
ST_29 : Operation 534 [1/1] (2.05ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln113_6, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 534 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 535 '%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln184_3'
ST_29 : Operation 535 [1/1] (2.05ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln184_3" [d5.cpp:185]   --->   Operation 535 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 536 '%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln184_4'
ST_29 : Operation 536 [1/1] (2.05ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln184_4" [d5.cpp:185]   --->   Operation 536 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 537 '%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln184_5'
ST_29 : Operation 537 [1/1] (2.05ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln184_5" [d5.cpp:185]   --->   Operation 537 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 538 '%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_6'
ST_29 : Operation 538 [1/1] (2.05ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_6" [d5.cpp:185]   --->   Operation 538 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 539 '%mul_ln186 = mul i64 %zext_ln113_4, i64 %zext_ln113_2'
ST_29 : Operation 539 [1/1] (2.05ns)   --->   "%mul_ln186 = mul i64 %zext_ln113_4, i64 %zext_ln113_2" [d5.cpp:186]   --->   Operation 539 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 540 '%mul_ln186_1 = mul i64 %zext_ln113_7, i64 %zext_ln113_3'
ST_29 : Operation 540 [1/1] (2.05ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln113_7, i64 %zext_ln113_3" [d5.cpp:186]   --->   Operation 540 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 541 '%mul_ln186_2 = mul i64 %zext_ln113, i64 %zext_ln184'
ST_29 : Operation 541 [1/1] (2.05ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln113, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 541 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 542 '%mul_ln186_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_1'
ST_29 : Operation 542 [1/1] (2.05ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_1" [d5.cpp:186]   --->   Operation 542 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 543 '%mul_ln186_4 = mul i64 %zext_ln113_5, i64 %zext_ln184_2'
ST_29 : Operation 543 [1/1] (2.05ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln113_5, i64 %zext_ln184_2" [d5.cpp:186]   --->   Operation 543 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 544 '%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln184_3'
ST_29 : Operation 544 [1/1] (2.05ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln184_3" [d5.cpp:186]   --->   Operation 544 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 545 '%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln184_4'
ST_29 : Operation 545 [1/1] (2.05ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln184_4" [d5.cpp:186]   --->   Operation 545 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 546 '%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln184_5'
ST_29 : Operation 546 [1/1] (2.05ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln184_5" [d5.cpp:186]   --->   Operation 546 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 547 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 547 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 548 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 548 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 549 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 550 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 551 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 552 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 552 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 553 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 554 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 555 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 556 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 557 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 557 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 558 '%mul_ln187 = mul i64 %zext_ln113_5, i64 %zext_ln184_3'
ST_29 : Operation 558 [1/1] (2.05ns)   --->   "%mul_ln187 = mul i64 %zext_ln113_5, i64 %zext_ln184_3" [d5.cpp:187]   --->   Operation 558 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 559 '%mul_ln187_1 = mul i64 %zext_ln113_8, i64 %zext_ln113_2'
ST_29 : Operation 559 [1/1] (2.05ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln113_8, i64 %zext_ln113_2" [d5.cpp:187]   --->   Operation 559 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 560 '%mul_ln187_2 = mul i64 %zext_ln113_4, i64 %zext_ln113_3'
ST_29 : Operation 560 [1/1] (2.05ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln113_4, i64 %zext_ln113_3" [d5.cpp:187]   --->   Operation 560 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 561 '%mul_ln187_3 = mul i64 %zext_ln113_7, i64 %zext_ln184'
ST_29 : Operation 561 [1/1] (2.05ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln113_7, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 561 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 562 '%mul_ln187_4 = mul i64 %zext_ln113, i64 %zext_ln184_1'
ST_29 : Operation 562 [1/1] (2.05ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln113, i64 %zext_ln184_1" [d5.cpp:187]   --->   Operation 562 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 563 '%mul_ln187_5 = mul i64 %zext_ln113_6, i64 %zext_ln184_2'
ST_29 : Operation 563 [1/1] (2.05ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln113_6, i64 %zext_ln184_2" [d5.cpp:187]   --->   Operation 563 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 564 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 565 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 565 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 566 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 567 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 567 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 568 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 569 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 570 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_1352_loc_load" [d5.cpp:187]   --->   Operation 571 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 572 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 572 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 573 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_15 = add i64 %add_ln187_4, i64 %add346_1352_loc_load" [d5.cpp:187]   --->   Operation 573 'add' 'arr_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 574 '%mul_ln188 = mul i64 %zext_ln113_1, i64 %zext_ln113_2'
ST_29 : Operation 574 [1/1] (2.05ns)   --->   "%mul_ln188 = mul i64 %zext_ln113_1, i64 %zext_ln113_2" [d5.cpp:188]   --->   Operation 574 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 575 '%mul_ln188_1 = mul i64 %zext_ln113_8, i64 %zext_ln113_3'
ST_29 : Operation 575 [1/1] (2.05ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln113_8, i64 %zext_ln113_3" [d5.cpp:188]   --->   Operation 575 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 576 '%mul_ln188_2 = mul i64 %zext_ln113_4, i64 %zext_ln184'
ST_29 : Operation 576 [1/1] (2.05ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln113_4, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 576 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 577 '%mul_ln188_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_1'
ST_29 : Operation 577 [1/1] (2.05ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_1" [d5.cpp:188]   --->   Operation 577 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 578 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 579 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 579 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 580 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 581 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 582 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_1_1353_loc_load" [d5.cpp:188]   --->   Operation 583 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 584 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_16 = add i64 %add_ln188_2, i64 %add346_1_1353_loc_load" [d5.cpp:188]   --->   Operation 584 'add' 'arr_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_1_2354_loc_load" [d5.cpp:189]   --->   Operation 585 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 586 [1/1] (1.08ns)   --->   "%arr_17 = add i64 %add_ln189, i64 %add346_1_2354_loc_load" [d5.cpp:189]   --->   Operation 586 'add' 'arr_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_18, i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 587 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln190_8 = trunc i64 %add245361_loc_load" [d5.cpp:190]   --->   Operation 588 'trunc' 'trunc_ln190_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_21 = add i28 %add_ln190_20, i28 %add_ln190_19" [d5.cpp:190]   --->   Operation 589 'add' 'add_ln190_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 590 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_18 = add i64 %add_ln190_6, i64 %add245361_loc_load" [d5.cpp:190]   --->   Operation 590 'add' 'arr_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 591 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_7376_loc_load" [d5.cpp:191]   --->   Operation 592 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 593 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 594 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_19 = add i64 %add_ln191_6, i64 %add159_7376_loc_load" [d5.cpp:191]   --->   Operation 594 'add' 'arr_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 595 '%mul_ln192 = mul i64 %zext_ln113, i64 %zext_ln184_6'
ST_29 : Operation 595 [1/1] (2.05ns)   --->   "%mul_ln192 = mul i64 %zext_ln113, i64 %zext_ln184_6" [d5.cpp:192]   --->   Operation 595 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 596 '%mul_ln192_1 = mul i64 %zext_ln113_7, i64 %zext_ln184_5'
ST_29 : Operation 596 [1/1] (2.05ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln113_7, i64 %zext_ln184_5" [d5.cpp:192]   --->   Operation 596 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 597 '%mul_ln192_2 = mul i64 %zext_ln113_4, i64 %zext_ln184_4'
ST_29 : Operation 597 [1/1] (2.05ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln113_4, i64 %zext_ln184_4" [d5.cpp:192]   --->   Operation 597 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 598 '%mul_ln192_3 = mul i64 %zext_ln113_8, i64 %zext_ln184_3'
ST_29 : Operation 598 [1/1] (2.05ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln113_8, i64 %zext_ln184_3" [d5.cpp:192]   --->   Operation 598 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 599 '%mul_ln192_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_2'
ST_29 : Operation 599 [1/1] (2.05ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_2" [d5.cpp:192]   --->   Operation 599 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 600 '%mul_ln192_5 = mul i64 %zext_ln113_9, i64 %zext_ln184_1'
ST_29 : Operation 600 [1/1] (2.05ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln113_9, i64 %zext_ln184_1" [d5.cpp:192]   --->   Operation 600 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 601 '%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln184'
ST_29 : Operation 601 [1/1] (2.05ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 601 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 602 '%mul_ln193 = mul i64 %zext_ln113_7, i64 %zext_ln184_6'
ST_29 : Operation 602 [1/1] (2.05ns)   --->   "%mul_ln193 = mul i64 %zext_ln113_7, i64 %zext_ln184_6" [d5.cpp:193]   --->   Operation 602 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 603 '%mul_ln193_1 = mul i64 %zext_ln113_4, i64 %zext_ln184_5'
ST_29 : Operation 603 [1/1] (2.05ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln113_4, i64 %zext_ln184_5" [d5.cpp:193]   --->   Operation 603 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 604 '%mul_ln193_2 = mul i64 %zext_ln113_8, i64 %zext_ln184_4'
ST_29 : Operation 604 [1/1] (2.05ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln113_8, i64 %zext_ln184_4" [d5.cpp:193]   --->   Operation 604 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 605 '%mul_ln193_3 = mul i64 %zext_ln113_1, i64 %zext_ln184_3'
ST_29 : Operation 605 [1/1] (2.05ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln113_1, i64 %zext_ln184_3" [d5.cpp:193]   --->   Operation 605 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 606 '%mul_ln193_4 = mul i64 %zext_ln113_9, i64 %zext_ln184_2'
ST_29 : Operation 606 [1/1] (2.05ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln113_9, i64 %zext_ln184_2" [d5.cpp:193]   --->   Operation 606 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 607 '%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln184_1'
ST_29 : Operation 607 [1/1] (2.05ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln184_1" [d5.cpp:193]   --->   Operation 607 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 608 '%mul_ln194 = mul i64 %zext_ln113_4, i64 %zext_ln184_6'
ST_29 : Operation 608 [1/1] (2.05ns)   --->   "%mul_ln194 = mul i64 %zext_ln113_4, i64 %zext_ln184_6" [d5.cpp:194]   --->   Operation 608 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 609 '%mul_ln194_1 = mul i64 %zext_ln113_8, i64 %zext_ln184_5'
ST_29 : Operation 609 [1/1] (2.05ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln113_8, i64 %zext_ln184_5" [d5.cpp:194]   --->   Operation 609 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 610 '%mul_ln194_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_4'
ST_29 : Operation 610 [1/1] (2.05ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_4" [d5.cpp:194]   --->   Operation 610 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 611 '%mul_ln194_3 = mul i64 %zext_ln113_9, i64 %zext_ln184_3'
ST_29 : Operation 611 [1/1] (2.05ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln113_9, i64 %zext_ln184_3" [d5.cpp:194]   --->   Operation 611 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 612 '%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln184_2'
ST_29 : Operation 612 [1/1] (2.05ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln184_2" [d5.cpp:194]   --->   Operation 612 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 613 '%mul_ln195 = mul i64 %zext_ln113_8, i64 %zext_ln184_6'
ST_29 : Operation 613 [1/1] (2.05ns)   --->   "%mul_ln195 = mul i64 %zext_ln113_8, i64 %zext_ln184_6" [d5.cpp:195]   --->   Operation 613 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 614 '%mul_ln195_1 = mul i64 %zext_ln113_1, i64 %zext_ln184_5'
ST_29 : Operation 614 [1/1] (2.05ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln113_1, i64 %zext_ln184_5" [d5.cpp:195]   --->   Operation 614 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 615 '%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln184_3'
ST_29 : Operation 615 [1/1] (2.05ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln184_3" [d5.cpp:195]   --->   Operation 615 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 616 '%mul_ln195_3 = mul i64 %zext_ln113_9, i64 %zext_ln184_4'
ST_29 : Operation 616 [1/1] (2.05ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln113_9, i64 %zext_ln184_4" [d5.cpp:195]   --->   Operation 616 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_18, i32 28, i32 63" [d5.cpp:200]   --->   Operation 617 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 618 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (1.08ns)   --->   "%arr_28 = add i64 %add159_14383_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 619 'add' 'arr_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_18, i32 28, i32 55" [d5.cpp:200]   --->   Operation 620 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_28" [d5.cpp:200]   --->   Operation 621 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_28, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 622 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 623 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 624 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_19, i32 28, i32 63" [d5.cpp:200]   --->   Operation 624 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 625 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_2_1360_loc_load" [d5.cpp:200]   --->   Operation 626 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 627 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 628 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 629 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 630 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 631 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 631 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 632 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 632 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 633 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 634 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 635 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_11, i65 %zext_ln200_10" [d5.cpp:200]   --->   Operation 636 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 637 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 637 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 638 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 639 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 640 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 641 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_15, i56 %trunc_ln200_14" [d5.cpp:200]   --->   Operation 642 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 643 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 644 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 645 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 646 '%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184_6'
ST_29 : Operation 646 [1/1] (2.05ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 646 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 647 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 648 '%mul_ln200_10 = mul i64 %zext_ln113_5, i64 %zext_ln184_5'
ST_29 : Operation 648 [1/1] (2.05ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln113_5, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 648 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 649 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 650 '%mul_ln200_11 = mul i64 %zext_ln113_6, i64 %zext_ln184_4'
ST_29 : Operation 650 [1/1] (2.05ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln113_6, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 650 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 651 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 652 '%mul_ln200_12 = mul i64 %zext_ln113, i64 %zext_ln184_3'
ST_29 : Operation 652 [1/1] (2.05ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln113, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 652 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 653 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 654 '%mul_ln200_13 = mul i64 %zext_ln113_7, i64 %zext_ln184_2'
ST_29 : Operation 654 [1/1] (2.05ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln113_7, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 654 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 655 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 656 '%mul_ln200_14 = mul i64 %zext_ln113_4, i64 %zext_ln184_1'
ST_29 : Operation 656 [1/1] (2.05ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln113_4, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 656 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 657 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 658 '%mul_ln200_15 = mul i64 %zext_ln113_8, i64 %zext_ln184'
ST_29 : Operation 658 [1/1] (2.05ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln113_8, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 658 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 659 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_17" [d5.cpp:200]   --->   Operation 660 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 661 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 662 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 663 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 664 'trunc' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 665 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 666 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 667 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 668 'partselect' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 669 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 669 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 670 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 671 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 671 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 672 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 673 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 673 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 674 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 675 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 676 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_21, i65 %zext_ln200_29" [d5.cpp:200]   --->   Operation 676 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 677 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 678 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 678 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 679 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 680 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 680 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 681 '%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184_6'
ST_29 : Operation 681 [1/1] (2.05ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 681 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 682 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 683 '%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln184_5'
ST_29 : Operation 683 [1/1] (2.05ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 683 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 684 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 685 '%mul_ln200_18 = mul i64 %zext_ln113_5, i64 %zext_ln184_4'
ST_29 : Operation 685 [1/1] (2.05ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln113_5, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 685 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 686 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 687 '%mul_ln200_19 = mul i64 %zext_ln113_6, i64 %zext_ln184_3'
ST_29 : Operation 687 [1/1] (2.05ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln113_6, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 687 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 688 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 689 '%mul_ln200_20 = mul i64 %zext_ln113, i64 %zext_ln184_2'
ST_29 : Operation 689 [1/1] (2.05ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln113, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 689 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 690 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 691 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 692 'trunc' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 693 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 694 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 695 'trunc' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 696 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 696 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 697 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 698 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 698 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 699 'trunc' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 700 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 701 '%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184_6'
ST_29 : Operation 701 [1/1] (2.05ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 701 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 702 '%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln184_5'
ST_29 : Operation 702 [1/1] (2.05ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 702 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 703 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 704 '%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln184_4'
ST_29 : Operation 704 [1/1] (2.05ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 704 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 705 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 706 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 707 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 708 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 709 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 709 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.36ns)   --->   Input mux for Operation 710 '%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184_6'
ST_29 : Operation 710 [1/1] (2.05ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 710 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln200_43 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 711 'trunc' 'trunc_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 712 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 712 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 713 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 713 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 714 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 715 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 716 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 716 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 717 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 717 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 718 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 719 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 719 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 720 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 721 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 722 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 722 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 723 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 723 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 724 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 724 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 725 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 726 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 726 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 727 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 728 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 729 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 729 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 730 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 730 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 731 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 732 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 732 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 733 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 734 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 735 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 735 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 736 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 736 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 737 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 737 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 738 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_21, i28 %trunc_ln190_8" [d5.cpp:200]   --->   Operation 738 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 739 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 739 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 740 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_13382_loc_load" [d5.cpp:197]   --->   Operation 741 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 742 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_13382_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 743 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 744 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 744 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 745 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 746 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 746 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 747 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 747 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 748 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_12381_loc_load" [d5.cpp:196]   --->   Operation 749 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 750 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_12381_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 751 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 752 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 752 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 753 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 754 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 755 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 755 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 756 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 757 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 757 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 758 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 758 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 759 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 760 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 761 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_11380_loc_load" [d5.cpp:195]   --->   Operation 762 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 763 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 764 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 765 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_11380_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 765 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 766 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 766 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 767 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 767 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 768 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 768 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 769 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 769 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 770 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 770 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 771 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 772 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 772 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 773 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 774 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 775 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 776 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 777 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 777 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 778 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 779 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 779 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 780 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 781 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 782 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 783 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 783 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 784 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 784 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 785 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 785 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 786 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 787 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 788 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 788 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 789 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 790 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 790 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 791 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 791 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_1, i28 %trunc_ln200_11" [d5.cpp:208]   --->   Operation 792 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 793 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 793 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 794 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 795 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 795 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 796 [1/1] (0.97ns)   --->   "%add_ln209_1 = add i28 %trunc_ln200_17, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 796 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i28 %trunc_ln200_19, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 797 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 798 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i28 %add_ln209_3, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 798 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %add_ln209_1" [d5.cpp:209]   --->   Operation 799 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %trunc_ln200_23, i28 %trunc_ln200_24" [d5.cpp:209]   --->   Operation 800 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln189, i28 %trunc_ln189_1" [d5.cpp:209]   --->   Operation 801 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 802 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_8 = add i28 %add_ln209_7, i28 %trunc_ln200_12" [d5.cpp:209]   --->   Operation 802 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 803 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 803 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 804 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_9, i28 %add_ln209_5" [d5.cpp:209]   --->   Operation 804 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 805 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_26, i28 %trunc_ln200_25" [d5.cpp:210]   --->   Operation 805 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 806 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_29, i28 %trunc_ln200_30" [d5.cpp:210]   --->   Operation 806 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 807 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_40, i28 %trunc_ln200_42" [d5.cpp:211]   --->   Operation 807 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.73>
ST_30 : Operation 808 [1/1] (0.00ns)   --->   "%add159_10379_loc_load = load i64 %add159_10379_loc"   --->   Operation 808 'load' 'add159_10379_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 809 [1/1] (0.00ns)   --->   "%add159_9378_loc_load = load i64 %add159_9378_loc"   --->   Operation 809 'load' 'add159_9378_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 810 [1/1] (0.00ns)   --->   "%add159_8377_loc_load = load i64 %add159_8377_loc"   --->   Operation 810 'load' 'add159_8377_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%add346_2351_loc_load = load i64 %add346_2351_loc"   --->   Operation 811 'load' 'add346_2351_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 812 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 813 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2351_loc_load" [d5.cpp:186]   --->   Operation 814 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 815 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 816 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_14 = add i64 %add_ln186_6, i64 %add346_2351_loc_load" [d5.cpp:186]   --->   Operation 816 'add' 'arr_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 817 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 818 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 819 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 820 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 820 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 821 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 822 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_16" [d5.cpp:200]   --->   Operation 823 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 824 'partselect' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 825 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 826 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 827 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 827 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 828 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 829 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 829 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 830 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 830 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 831 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 832 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 833 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_39, i56 %trunc_ln200_34" [d5.cpp:200]   --->   Operation 833 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 834 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 834 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 835 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 836 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 837 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_15" [d5.cpp:200]   --->   Operation 838 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 839 'partselect' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 840 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 840 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 841 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 842 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 842 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 843 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 844 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_10379_loc_load" [d5.cpp:194]   --->   Operation 845 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 846 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 847 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_10379_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 847 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 848 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 848 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 849 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 849 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 850 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 850 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 851 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 851 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 852 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 853 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_9378_loc_load" [d5.cpp:193]   --->   Operation 854 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 855 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 856 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 857 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_9378_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 857 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 858 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 858 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 859 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 859 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 860 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 860 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 861 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 861 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 862 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 863 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_8377_loc_load" [d5.cpp:192]   --->   Operation 864 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 865 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 866 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 867 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_8377_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 867 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 868 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 868 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 869 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 869 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 870 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 870 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 871 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 872 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 873 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 874 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 874 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 875 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 876 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 876 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 877 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 878 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_31, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 879 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 880 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_21" [d5.cpp:210]   --->   Operation 880 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 881 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 881 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 882 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 882 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 883 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_28" [d5.cpp:211]   --->   Operation 884 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 885 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 885 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 886 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 886 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 887 [1/1] (0.00ns)   --->   "%add346_161350_loc_load = load i64 %add346_161350_loc"   --->   Operation 887 'load' 'add346_161350_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 888 [1/1] (0.00ns)   --->   "%add346349_loc_load = load i64 %add346349_loc"   --->   Operation 888 'load' 'add346349_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 889 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 890 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 891 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 891 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 892 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 893 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 894 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_14" [d5.cpp:200]   --->   Operation 895 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 896 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 897 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 897 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 898 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 899 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 899 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 900 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 901 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 902 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_161350_loc_load" [d5.cpp:185]   --->   Operation 903 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 904 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 905 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 906 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add346_161350_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 906 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 907 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 907 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 908 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 908 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 909 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 910 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346349_loc_load" [d5.cpp:184]   --->   Operation 911 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 912 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 913 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 914 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add346349_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 914 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 915 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 915 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 916 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 917 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 918 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_43, i28 %trunc_ln200_33" [d5.cpp:212]   --->   Operation 918 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 919 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 919 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 920 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 920 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 921 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 921 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 922 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 922 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 923 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 923 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 924 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 925 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 926 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 926 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 927 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 927 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.24>
ST_32 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 928 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 929 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 930 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 930 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 931 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_65" [d5.cpp:200]   --->   Operation 932 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_65" [d5.cpp:200]   --->   Operation 933 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln200_68 = zext i9 %tmp_65" [d5.cpp:200]   --->   Operation 934 'zext' 'zext_ln200_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 935 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_68, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 935 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 936 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 937 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_67, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 937 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 938 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 938 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 939 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 940 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 941 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 941 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_66" [d5.cpp:208]   --->   Operation 942 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 943 [1/1] (0.77ns)   --->   "%add_ln208_12 = add i10 %zext_ln208_1, i10 %zext_ln200_66" [d5.cpp:208]   --->   Operation 943 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i10 %add_ln208_12" [d5.cpp:208]   --->   Operation 944 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 945 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln208_2, i28 %add_ln208_3" [d5.cpp:208]   --->   Operation 945 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 946 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i10 %add_ln208_12" [d5.cpp:209]   --->   Operation 947 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 948 [1/1] (0.97ns)   --->   "%add_ln209 = add i29 %zext_ln209_1, i29 %zext_ln209" [d5.cpp:209]   --->   Operation 948 'add' 'add_ln209' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209, i32 28" [d5.cpp:209]   --->   Operation 949 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %tmp_68" [d5.cpp:209]   --->   Operation 950 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 951 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 952 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_3, i29 %zext_ln209_2" [d5.cpp:209]   --->   Operation 952 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 953 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 953 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 954 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 954 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 955 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 955 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 956 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 956 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 957 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 957 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 958 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 958 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 959 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 959 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 960 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [d5.cpp:3]   --->   Operation 960 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 961 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 961 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 962 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 962 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 963 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 963 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 964 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 964 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 965 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 965 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 966 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 966 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 967 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 967 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 968 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 968 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 969 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 969 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 970 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 970 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 971 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 971 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [80]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [81]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [82]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [101]  (0.000 ns)
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d5.cpp:25) on port 'mem' (d5.cpp:25) [102]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [103]  (1.216 ns)

 <State 22>: 4.505ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [83]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln50_6', d5.cpp:50) [134]  (2.053 ns)
	'add' operation ('add_ln50_18', d5.cpp:50) [180]  (1.085 ns)

 <State 23>: 5.751ns
The critical path consists of the following:
	'load' operation ('arg1_r_14_loc_load') on local variable 'arg1_r_14_loc' [84]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln50_9', d5.cpp:50) [139]  (2.053 ns)
	'add' operation ('add_ln50_4', d5.cpp:50) [154]  (1.085 ns)
	'add' operation ('arr', d5.cpp:50) [155]  (0.819 ns)
	'call' operation ('call_ln50', d5.cpp:50) to 'test_Pipeline_VITIS_LOOP_77_9' [183]  (0.427 ns)

 <State 24>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln113_24', d5.cpp:113) [235]  (2.053 ns)
	'add' operation ('add_ln113', d5.cpp:113) [265]  (1.085 ns)

 <State 25>: 5.877ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln113_61', d5.cpp:113) [333]  (2.053 ns)
	'add' operation ('add_ln113_60', d5.cpp:113) [341]  (0.819 ns)
	'add' operation ('add_ln113_61', d5.cpp:113) [342]  (0.819 ns)
	'add' operation ('arr_21', d5.cpp:113) [343]  (0.819 ns)

 <State 26>: 5.324ns
The critical path consists of the following:
	'load' operation ('arg2_r_loc_load') on local variable 'arg2_r_loc' [119]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln179', d5.cpp:179) [352]  (2.053 ns)
	'add' operation ('add_ln190_11', d5.cpp:190) [465]  (1.085 ns)
	'add' operation ('add_ln190_12', d5.cpp:190) [468]  (0.000 ns)
	'add' operation ('add_ln190_18', d5.cpp:190) [476]  (0.819 ns)

 <State 27>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln179_7', d5.cpp:179) [359]  (2.053 ns)
	'add' operation ('add_ln190_3', d5.cpp:190) [456]  (1.085 ns)
	'add' operation ('add_ln190_5', d5.cpp:190) [460]  (1.085 ns)

 <State 28>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.367 ns)
'mul' operation ('mul_ln200_6', d5.cpp:200) [556]  (2.053 ns)
	'add' operation ('add_ln200_2', d5.cpp:200) [575]  (1.085 ns)
	'add' operation ('add_ln200_3', d5.cpp:200) [577]  (1.093 ns)

 <State 29>: 7.127ns
The critical path consists of the following:
	'load' operation ('add159_7376_loc_load') on local variable 'add159_7376_loc' [191]  (0.000 ns)
	'add' operation ('arr', d5.cpp:191) [506]  (0.819 ns)
	'add' operation ('add_ln200_10', d5.cpp:200) [592]  (0.822 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [594]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [598]  (1.108 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [632]  (1.085 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [634]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [636]  (1.100 ns)

 <State 30>: 6.737ns
The critical path consists of the following:
	'load' operation ('add159_10379_loc_load') on local variable 'add159_10379_loc' [188]  (0.000 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [807]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [808]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [823]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [824]  (0.819 ns)
	'add' operation ('add_ln206_1', d5.cpp:206) [842]  (1.085 ns)
	'add' operation ('add_ln206', d5.cpp:206) [843]  (0.819 ns)
	'add' operation ('add_ln208', d5.cpp:208) [852]  (1.025 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [908]  (0.000 ns)
	bus request operation ('empty_39', d5.cpp:219) on port 'mem' (d5.cpp:219) [909]  (7.300 ns)

 <State 32>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [749]  (1.025 ns)
	'add' operation ('add_ln208_12', d5.cpp:208) [866]  (0.776 ns)
	'add' operation ('add_ln209', d5.cpp:209) [871]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:209) [884]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [910]  (0.489 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d5.cpp:223) on port 'mem' (d5.cpp:223) [911]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d5.cpp:223) on port 'mem' (d5.cpp:223) [911]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d5.cpp:223) on port 'mem' (d5.cpp:223) [911]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d5.cpp:223) on port 'mem' (d5.cpp:223) [911]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d5.cpp:223) on port 'mem' (d5.cpp:223) [911]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
