/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 09:54:01 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC45.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v' to AST representation.
Generating RTLIL representation for module `\GJC45'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC45

3.2. Analyzing design hierarchy..
Top module:  \GJC45
Removed 0 unused modules.
Mapping positional arguments of cell GJC45.clock_buffer (CLK_BUF).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC45

4.17.2. Analyzing design hierarchy..
Top module:  \GJC45
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13 in module GJC45.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10 in module GJC45.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_buf_n in `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13'.
Found async reset \reset_buf_n in `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13'.
     1/1: $0\wait_pll[7:0]
Creating decoders for process `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10'.
     1/1: $0\data_i_serdes_reg[9:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\GJC45.\wait_pll' using process `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13'.
  created $adff cell `$procdff$21' with positive edge clock and negative level reset.
Creating register for signal `\GJC45.\data_i_serdes_reg' using process `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10'.
  created $adff cell `$procdff$22' with positive edge clock and negative level reset.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13'.
Removing empty process `GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:98$13'.
Found and cleaned up 1 empty switch in `\GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10'.
Removing empty process `GJC45.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:93$10'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.
<suppressed ~8 debug messages>

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 16 unused wires.
<suppressed ~3 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module GJC45...
Found and reported 0 problems.

4.29. Printing statistics.

=== GJC45 ===

   Number of wires:                 32
   Number of wire bits:            122
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $add                            1
     $adff                           2
     $eq                             1
     $logic_and                      2
     $lt                             1
     $mux                            2
     $not                            3
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell GJC45.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16 ($add).
Removed top 24 bits (of 32) from port Y of cell GJC45.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16 ($add).
Removed top 24 bits (of 32) from wire GJC45.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16_Y.

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$22 ($adff) from module GJC45 (D = \data_i_serdes, Q = \data_i_serdes_reg).
Adding EN signal on $procdff$21 ($adff) from module GJC45 (D = $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16_Y, Q = \wait_pll).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 2

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.73. Executing OPT_SHARE pass.

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=18, #remove=0, time=0.00 sec.]

4.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing PEEPOPT pass (run peephole optimizers).

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.81. Executing DEMUXMAP pass.

4.82. Executing SPLITNETS pass (splitting up multi-bit signals).

4.83. Printing statistics.

=== GJC45 ===

   Number of wires:                 30
   Number of wire bits:             80
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $adffe                          2
     $eq                             1
     $logic_and                      2
     $lt                             1
     $not                            3
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.84. Executing RS_DSP_MULTADD pass.

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing RS_DSP_MACC pass.

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== GJC45 ===

   Number of wires:                 30
   Number of wire bits:             80
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $adffe                          2
     $eq                             1
     $logic_and                      2
     $lt                             1
     $not                            3
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Printing statistics.

=== GJC45 ===

   Number of wires:                 30
   Number of wire bits:             80
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $adffe                          2
     $eq                             1
     $logic_and                      2
     $lt                             1
     $not                            3
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing RS_DSP_SIMD pass.

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.98. Executing rs_pack_dsp_regs pass.

4.99. Executing RS_DSP_IO_REGS pass.

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.102. Printing statistics.

=== GJC45 ===

   Number of wires:                 30
   Number of wire bits:             80
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $adffe                          2
     $eq                             1
     $logic_and                      2
     $lt                             1
     $not                            3
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.103. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC45:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16 ($add).
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16.
  creating $alu model for $lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$15 ($lt): new $alu
  creating $alu model for $eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:46$3 ($eq): merged with $lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$15.
  creating $alu cell for $lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$15, $eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:46$3: $auto$alumacc.cc:485:replace_alu$27
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:100$16: $auto$alumacc.cc:485:replace_alu$34
  created 2 $alu and 0 $macc cells.

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.
<suppressed ~1 debug messages>

4.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.109. Executing OPT_SHARE pass.

4.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

4.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.116. Executing OPT_SHARE pass.

4.117. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 2

4.120. Printing statistics.

=== GJC45 ===

   Number of wires:                 34
   Number of wire bits:            119
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $adffe                          2
     $alu                            2
     $logic_and                      2
     $not                            3
     $reduce_and                     1
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.121. Executing MEMORY pass.

4.121.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.121.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.121.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.121.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.121.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.121.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.121.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.121.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.121.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.121.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.122. Printing statistics.

=== GJC45 ===

   Number of wires:                 34
   Number of wire bits:            119
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $adffe                          2
     $alu                            2
     $logic_and                      2
     $not                            3
     $reduce_and                     1
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.123. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.125. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.126. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.127. Executing Rs_BRAM_Split pass.

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.129.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.130. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing PMUXTREE pass.

4.141. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.142. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.143. Executing TECHMAP pass (map to technology primitives).

4.143.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.143.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.143.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~375 debug messages>

4.144. Printing statistics.

=== GJC45 ===

   Number of wires:                127
   Number of wire bits:           2647
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                187
     $_AND_                         57
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   10
     $_MUX_                         16
     $_NOT_                         19
     $_OR_                          24
     $_XOR_                         34
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.
<suppressed ~94 debug messages>

4.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 7 unused cells and 98 unused wires.
<suppressed ~8 debug messages>

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.157. Executing OPT_SHARE pass.

4.158. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 2

4.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.162. Executing TECHMAP pass (map to technology primitives).

4.162.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.162.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.163. Printing statistics.

=== GJC45 ===

   Number of wires:                 31
   Number of wire bits:             92
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $_AND_                         13
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   10
     $_NOT_                          4
     $_XOR_                          7
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.185. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=18, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.189. Printing statistics.

=== GJC45 ===

   Number of wires:                 31
   Number of wire bits:             92
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $_AND_                         13
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   10
     $_NOT_                          4
     $_XOR_                          7
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

   Number of Generic REGs:          18

ABC-DFF iteration : 1

4.190. Executing ABC pass (technology mapping using ABC).

4.190.1. Summary of detected clock domains:
  30 cells in clk=\clkGHz_clkbuf, en=!$auto$alumacc.cc:485:replace_alu$27.CO [7], arst=\reset_buf, srst={ }
  31 cells in clk=\fabric_clk_div, en=$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.190.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, enabled by $logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, asynchronously reset by \reset_buf
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs (dfl=1).

4.190.2.1. Executing ABC.
[Time = 0.04 sec.]

4.190.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, enabled by !$auto$alumacc.cc:485:replace_alu$27.CO [7], asynchronously reset by \reset_buf
Extracted 27 gates and 27 wires to a netlist network with 0 inputs and 9 outputs (dfl=1).

4.190.3.1. Executing ABC.
[Time = 0.04 sec.]

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.196. Executing OPT_SHARE pass.

4.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.200. Executing ABC pass (technology mapping using ABC).

4.200.1. Summary of detected clock domains:
  31 cells in clk=\clkGHz_clkbuf, en=!$auto$alumacc.cc:485:replace_alu$27.CO [7], arst=\reset_buf, srst={ }
  31 cells in clk=\fabric_clk_div, en=$abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.200.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, enabled by !$auto$alumacc.cc:485:replace_alu$27.CO [7], asynchronously reset by \reset_buf
Extracted 28 gates and 28 wires to a netlist network with 0 inputs and 9 outputs (dfl=1).

4.200.2.1. Executing ABC.
[Time = 0.04 sec.]

4.200.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, enabled by $abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, asynchronously reset by \reset_buf
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs (dfl=1).

4.200.3.1. Executing ABC.
[Time = 0.04 sec.]

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.206. Executing OPT_SHARE pass.

4.207. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 88 unused wires.
<suppressed ~1 debug messages>

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.210. Executing ABC pass (technology mapping using ABC).

4.210.1. Summary of detected clock domains:
  32 cells in clk=\fabric_clk_div, en=$abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, arst=\reset_buf, srst={ }
  30 cells in clk=\clkGHz_clkbuf, en=!$auto$alumacc.cc:485:replace_alu$27.CO [7], arst=\reset_buf, srst={ }

  #logic partitions = 2

4.210.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, enabled by $abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, asynchronously reset by \reset_buf
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs (dfl=2).

4.210.2.1. Executing ABC.
[Time = 0.04 sec.]

4.210.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, enabled by !$auto$alumacc.cc:485:replace_alu$27.CO [7], asynchronously reset by \reset_buf
Extracted 28 gates and 28 wires to a netlist network with 0 inputs and 9 outputs (dfl=2).

4.210.3.1. Executing ABC.
[Time = 0.05 sec.]

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.216. Executing OPT_SHARE pass.

4.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 88 unused wires.
<suppressed ~1 debug messages>

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.220. Executing ABC pass (technology mapping using ABC).

4.220.1. Summary of detected clock domains:
  26 cells in clk=\clkGHz_clkbuf, en=!$auto$alumacc.cc:485:replace_alu$27.CO [7], arst=\reset_buf, srst={ }
  31 cells in clk=\fabric_clk_div, en=$abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.220.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, enabled by $abc$449$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, asynchronously reset by \reset_buf
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs (dfl=2).

4.220.2.1. Executing ABC.
[Time = 0.04 sec.]

4.220.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, enabled by !$auto$alumacc.cc:485:replace_alu$27.CO [7], asynchronously reset by \reset_buf
Extracted 23 gates and 23 wires to a netlist network with 0 inputs and 9 outputs (dfl=2).

4.220.3.1. Executing ABC.
[Time = 0.04 sec.]

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.224. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.226. Executing OPT_SHARE pass.

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 83 unused wires.
<suppressed ~1 debug messages>

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.230. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          18

ABC-DFF iteration : 1

4.231. Executing ABC pass (technology mapping using ABC).

4.231.1. Summary of detected clock domains:
  30 cells in clk=\clkGHz_clkbuf, en=!$auto$alumacc.cc:485:replace_alu$27.CO [7], arst=\reset_buf, srst={ }
  31 cells in clk=\fabric_clk_div, en=$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.231.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, enabled by $logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:95$12_Y, asynchronously reset by \reset_buf
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs (dfl=1).

4.231.2.1. Executing ABC.
[Time = 0.04 sec.]

4.231.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, enabled by !$auto$alumacc.cc:485:replace_alu$27.CO [7], asynchronously reset by \reset_buf
Extracted 27 gates and 27 wires to a netlist network with 0 inputs and 9 outputs (dfl=1).

4.231.3.1. Executing ABC.
[Time = 0.04 sec.]

4.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.241. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.242. Executing ABC pass (technology mapping using ABC).

4.242.1. Summary of detected clock domains:
  42 cells in clk=\fabric_clk_div, en={ }, arst=\reset_buf, srst={ }
  38 cells in clk=\clkGHz_clkbuf, en={ }, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.242.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, asynchronously reset by \reset_buf
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 14 outputs (dfl=1).

4.242.2.1. Executing ABC.
[Time = 0.05 sec.]

4.242.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, asynchronously reset by \reset_buf
Extracted 36 gates and 36 wires to a netlist network with 0 inputs and 9 outputs (dfl=1).

4.242.3.1. Executing ABC.
[Time = 0.06 sec.]

4.243. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.249. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$850 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [0], Q = \data_i_serdes_reg [0]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$849 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [1], Q = \data_i_serdes_reg [1]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$848 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [2], Q = \data_i_serdes_reg [2]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$847 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [3], Q = \data_i_serdes_reg [3]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$846 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [4], Q = \data_i_serdes_reg [4]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$845 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [5], Q = \data_i_serdes_reg [5]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$844 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [6], Q = \data_i_serdes_reg [6]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$843 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [7], Q = \data_i_serdes_reg [7]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$842 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [8], Q = \data_i_serdes_reg [8]).
Adding EN signal on $abc$840$auto$blifparse.cc:377:parse_blif$841 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [9], Q = \data_i_serdes_reg [9]).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

4.252. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.253. Executing ABC pass (technology mapping using ABC).

4.253.1. Summary of detected clock domains:
  37 cells in clk=\clkGHz_clkbuf, en={ }, arst=\reset_buf, srst={ }
  42 cells in clk=\fabric_clk_div, en={ }, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.253.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, asynchronously reset by \reset_buf
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 14 outputs (dfl=2).

4.253.2.1. Executing ABC.
[Time = 0.05 sec.]

4.253.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, asynchronously reset by \reset_buf
Extracted 34 gates and 34 wires to a netlist network with 0 inputs and 9 outputs (dfl=2).

4.253.3.1. Executing ABC.
[Time = 0.04 sec.]

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.260. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$960 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [0], Q = \data_i_serdes_reg [0]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$959 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [1], Q = \data_i_serdes_reg [1]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$958 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [2], Q = \data_i_serdes_reg [2]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$957 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [3], Q = \data_i_serdes_reg [3]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$956 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [4], Q = \data_i_serdes_reg [4]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$955 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [5], Q = \data_i_serdes_reg [5]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$954 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [6], Q = \data_i_serdes_reg [6]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$953 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [7], Q = \data_i_serdes_reg [7]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$952 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [8], Q = \data_i_serdes_reg [8]).
Adding EN signal on $abc$950$auto$blifparse.cc:377:parse_blif$951 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [9], Q = \data_i_serdes_reg [9]).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

4.263. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.264. Executing ABC pass (technology mapping using ABC).

4.264.1. Summary of detected clock domains:
  32 cells in clk=\clkGHz_clkbuf, en={ }, arst=\reset_buf, srst={ }
  41 cells in clk=\fabric_clk_div, en={ }, arst=\reset_buf, srst={ }

  #logic partitions = 2

4.264.2. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \fabric_clk_div, asynchronously reset by \reset_buf
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 14 outputs (dfl=2).

4.264.2.1. Executing ABC.
[Time = 0.06 sec.]

4.264.3. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkGHz_clkbuf, asynchronously reset by \reset_buf
Extracted 29 gates and 29 wires to a netlist network with 0 inputs and 9 outputs (dfl=2).

4.264.3.1. Executing ABC.
[Time = 0.06 sec.]

4.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 89 unused wires.
<suppressed ~1 debug messages>

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.271. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1064 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [0], Q = \data_i_serdes_reg [0]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1063 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [1], Q = \data_i_serdes_reg [1]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1062 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [2], Q = \data_i_serdes_reg [2]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1061 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [3], Q = \data_i_serdes_reg [3]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1060 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [4], Q = \data_i_serdes_reg [4]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1059 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [5], Q = \data_i_serdes_reg [5]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1058 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [6], Q = \data_i_serdes_reg [6]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1057 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [7], Q = \data_i_serdes_reg [7]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1056 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [8], Q = \data_i_serdes_reg [8]).
Adding EN signal on $abc$1054$auto$blifparse.cc:377:parse_blif$1055 ($_DFF_PP0_) from module GJC45 (D = \data_i_serdes [9], Q = \data_i_serdes_reg [9]).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.273. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

4.274. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.275. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=2)

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.281. Executing OPT_SHARE pass.

4.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.288. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.289. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.290. Executing OPT_SHARE pass.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=18, #remove=0, time=0.00 sec.]

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.304. Executing BMUXMAP pass.

4.305. Executing DEMUXMAP pass.

4.306. Executing SPLITNETS pass (splitting up multi-bit signals).

4.307. Executing ABC pass (technology mapping using ABC).

4.307.1. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 14 outputs (dfl=1).

4.307.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.05 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.06 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.11 sec. at Pass 2]{map}[9]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.14 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.24 sec. at Pass 4]{map}[54]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.57 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.54 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.55 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.55 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.53 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.37 sec.
[Time = 5.41 sec.]

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.313. Executing OPT_SHARE pass.

4.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

4.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.317. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.323. Executing OPT_SHARE pass.

4.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.330. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.331. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.332. Executing OPT_SHARE pass.

4.333. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

4.334. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=18, #remove=0, time=0.00 sec.]

4.335. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.337. Printing statistics.

=== GJC45 ===

   Number of wires:                 37
   Number of wire bits:             87
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   10
     $lut                           15
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.338. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.339. Executing RS_DFFSR_CONV pass.

4.340. Printing statistics.

=== GJC45 ===

   Number of wires:                 37
   Number of wire bits:             87
   Number of public wires:          26
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   10
     $lut                           15
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.341. Executing TECHMAP pass (map to technology primitives).

4.341.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.341.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.341.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~181 debug messages>

4.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.
<suppressed ~195 debug messages>

4.343. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 146 unused wires.
<suppressed ~1 debug messages>

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.351. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.353. Executing OPT_SHARE pass.

4.354. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.355. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..

4.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.357. Executing TECHMAP pass (map to technology primitives).

4.357.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.357.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.358. Executing ABC pass (technology mapping using ABC).

4.358.1. Extracting gate netlist of module `\GJC45' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 48 wires to a netlist network with 13 inputs and 14 outputs (dfl=1).

4.358.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.07 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.08 sec. at Pass 2]{map}[9]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.14 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.26 sec. at Pass 4]{map}[54]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.57 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.56 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.55 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.54 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  13  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.07  [   0.51 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.38 sec.
[Time = 5.42 sec.]

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

4.360. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC45..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.362. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC45.
Performed a total of 0 changes.

4.363. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC45'.
Removed a total of 0 cells.

4.364. Executing OPT_SHARE pass.

4.365. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

4.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC45.

RUN-OPT ITERATIONS DONE : 1

4.368. Executing HIERARCHY pass (managing design hierarchy).

4.368.1. Analyzing design hierarchy..
Top module:  \GJC45

4.368.2. Analyzing design hierarchy..
Top module:  \GJC45
Removed 0 unused modules.

4.369. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.370. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.371. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.372. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on GJC45.fabric_clk_div[0].

4.373. Executing TECHMAP pass (map to technology primitives).

4.373.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.373.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.374. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.375. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: I_BUF.I[0].
Marking already mapped port: O_BUF.O[0].
Marking already mapped port: GJC45.bitslip_ctrl_n[0].
Marking already mapped port: GJC45.clkGHz[0].
Marking already mapped port: GJC45.data_i[0].
Marking already mapped port: GJC45.data_o[0].
Marking already mapped port: GJC45.data_o[1].
Marking already mapped port: GJC45.data_o[2].
Marking already mapped port: GJC45.data_o[3].
Marking already mapped port: GJC45.data_o[4].
Marking already mapped port: GJC45.data_o[5].
Marking already mapped port: GJC45.data_o[6].
Marking already mapped port: GJC45.data_o[7].
Marking already mapped port: GJC45.data_o[8].
Marking already mapped port: GJC45.data_o[9].
Marking already mapped port: GJC45.enable_n[0].
Marking already mapped port: GJC45.ready[0].
Marking already mapped port: GJC45.reset[0].

4.376. Executing TECHMAP pass (map to technology primitives).

4.376.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.376.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.377. Printing statistics.

=== GJC45 ===

   Number of wires:                 36
   Number of wire bits:             70
   Number of public wires:          24
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $lut                           15
     CLK_BUF                         2
     DFFRE                          18
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     O_BUF                          11

4.378. Executing TECHMAP pass (map to technology primitives).

4.378.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.378.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~148 debug messages>

4.379. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC45..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

4.380. Executing SPLITNETS pass (splitting up multi-bit signals).

4.381. Executing HIERARCHY pass (managing design hierarchy).

4.381.1. Analyzing design hierarchy..
Top module:  \GJC45

4.381.2. Analyzing design hierarchy..
Top module:  \GJC45
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.382. Printing statistics.

=== GJC45 ===

   Number of wires:                 36
   Number of wire bits:             70
   Number of public wires:          24
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     CLK_BUF                         2
     DFFRE                          18
     I_BUF                           5
     I_DELAY                         1
     I_SERDES                        1
     LUT1                            4
     LUT2                            2
     LUT3                            3
     LUT4                            2
     LUT5                            2
     LUT6                            2
     O_BUF                          11

   Number of LUTs:                  15
   Number of REGs:                  18
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\GJC45'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC45.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\GJC45'.

5.5.1. Executing BLIF backend.

5.5.2. Executing Verilog backend.
Dumping module `\GJC45'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC45'.

5.5.2.2.1. Executing BLIF backend.

End of script. Logfile hash: c2e5434696, CPU: user 0.76s system 0.05s, MEM: 35.00 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (104 sec), 0% 44x read_verilog (0 sec), ...
