Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Dec 25 17:59:24 2024
| Host         : LAPTOP-NL3C8VQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bitshift_timing_summary_routed.rpt -pb Bitshift_timing_summary_routed.pb -rpx Bitshift_timing_summary_routed.rpx -warn_on_violation
| Design       : Bitshift
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sevSeg/clk_div_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.110        0.000                      0                   69        0.254        0.000                      0                   69        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.110        0.000                      0                   69        0.254        0.000                      0                   69        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.704ns (20.704%)  route 2.696ns (79.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.956     8.549    u1/clk_out
    SLICE_X1Y20          FDRE                                         r  u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.704ns (21.583%)  route 2.558ns (78.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.818     8.410    u1/clk_out
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.704ns (21.583%)  route 2.558ns (78.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.818     8.410    u1/clk_out
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.704ns (21.583%)  route 2.558ns (78.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.818     8.410    u1/clk_out
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.704ns (21.583%)  route 2.558ns (78.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.818     8.410    u1/clk_out
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.611%)  route 2.410ns (77.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.670     8.262    u1/clk_out
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.684    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.611%)  route 2.410ns (77.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.670     8.262    u1/clk_out
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.684    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.611%)  route 2.410ns (77.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.670     8.262    u1/clk_out
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.684    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.611%)  route 2.410ns (77.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.670     8.262    u1/clk_out
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.684    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.704ns (23.117%)  route 2.341ns (76.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           0.875     6.479    u1/count[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.603 r  u1/count[25]_i_4/O
                         net (fo=2, routed)           0.865     7.468    u1/count[25]_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.592 r  u1/count[25]_i_1/O
                         net (fo=26, routed)          0.602     8.194    u1/clk_out
    SLICE_X1Y15          FDRE                                         r  u1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    u1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sevSeg/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    sevSeg/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sevSeg/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sevSeg/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.750    sevSeg/clk_div_reg_n_0_[10]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  sevSeg/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    sevSeg/clk_div_reg[8]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  sevSeg/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    sevSeg/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sevSeg/clk_div_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    sevSeg/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sevSeg/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    sevSeg/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  sevSeg/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  sevSeg/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.751    sevSeg/clk_div_reg_n_0_[6]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  sevSeg/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    sevSeg/clk_div_reg[4]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  sevSeg/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    sevSeg/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  sevSeg/clk_div_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    sevSeg/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    u1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u1/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.731    u1/count[12]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.839    u1/p_1_in[12]
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    u1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.728    u1/count[24]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u1/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.836    u1/p_1_in[24]
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    u1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.730    u1/count[16]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.838    u1/p_1_in[16]
    SLICE_X1Y17          FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    u1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u1/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.732    u1/count[20]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.840    u1/p_1_in[20]
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    u1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    u1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u1/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.735    u1/count[4]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  u1/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.843    u1/p_1_in[4]
    SLICE_X1Y14          FDRE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.988    u1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  u1/count_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    u1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  u1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u1/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.735    u1/count[8]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  u1/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    u1/p_1_in[8]
    SLICE_X1Y15          FDRE                                         r  u1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    u1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  u1/count_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    u1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.727    u1/count[21]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  u1/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.842    u1/p_1_in[21]
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    u1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    u1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.116     1.730    u1/count[9]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u1/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.845    u1/p_1_in[9]
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    u1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u1/count_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    sevSeg/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    sevSeg/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    sevSeg/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    sevSeg/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    sevSeg/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    sevSeg/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    sevSeg/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    sevSeg/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    sevSeg/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sevSeg/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sevSeg/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sevSeg/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    sevSeg/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    sevSeg/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    sevSeg/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 5.586ns (50.202%)  route 5.541ns (49.798%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.548     2.997    sevSeg/A_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.121 r  sevSeg/B_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.121    sevSeg/B_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.338 r  sevSeg/B_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.338    sevSeg/B_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y11          MUXF8 (Prop_muxf8_I1_O)      0.094     3.432 r  sevSeg/B_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.993     7.425    B_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.703    11.127 r  B_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.127    B[6]
    W7                                                                r  B[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 5.611ns (51.624%)  route 5.258ns (48.376%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.548     2.997    sevSeg/A_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.121 r  sevSeg/B_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.121    sevSeg/B_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.338 r  sevSeg/B_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.338    sevSeg/B_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y11          MUXF8 (Prop_muxf8_I1_O)      0.094     3.432 r  sevSeg/B_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.710     7.142    B_OBUF[1]
    V8                   OBUF (Prop_obuf_I_O)         3.728    10.869 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.869    B[3]
    V8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.560ns  (logic 5.595ns (52.985%)  route 4.965ns (47.015%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.548     2.997    sevSeg/A_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.121 r  sevSeg/B_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.121    sevSeg/B_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.338 r  sevSeg/B_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.338    sevSeg/B_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y11          MUXF8 (Prop_muxf8_I1_O)      0.094     3.432 r  sevSeg/B_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.417     6.848    B_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.712    10.560 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.560    B[2]
    U5                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.396ns  (logic 5.580ns (53.674%)  route 4.816ns (46.326%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.548     2.997    sevSeg/A_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.121 r  sevSeg/B_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.121    sevSeg/B_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     3.338 r  sevSeg/B_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.338    sevSeg/B_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y11          MUXF8 (Prop_muxf8_I1_O)      0.094     3.432 r  sevSeg/B_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.268     6.700    B_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.696    10.396 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.396    B[1]
    V5                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 5.102ns (53.394%)  route 4.454ns (46.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.774     3.223    A_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.347 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.679     6.026    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.556 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.556    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevSeg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.311ns (48.745%)  route 4.533ns (51.255%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sevSeg/digit_select_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevSeg/digit_select_reg[0]/Q
                         net (fo=7, routed)           0.669     1.125    sevSeg/digit_select[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.150     1.275 r  sevSeg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864     5.139    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.844 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.844    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevSeg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.323ns (48.992%)  route 4.501ns (51.008%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sevSeg/digit_select_reg[1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevSeg/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.841     1.297    sevSeg/digit_select[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.154     1.451 r  sevSeg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.660     5.111    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     8.825 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.825    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 5.077ns (58.120%)  route 3.659ns (41.880%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.781     3.230    A_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.877     5.231    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.736 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.736    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 5.086ns (59.151%)  route 3.512ns (40.849%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           1.496     2.949    A_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.073 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.089    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.598 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.598    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevSeg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.079ns (47.507%)  route 4.507ns (52.493%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sevSeg/digit_select_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevSeg/digit_select_reg[0]/Q
                         net (fo=7, routed)           0.669     1.125    sevSeg/digit_select[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     1.249 r  sevSeg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.838     5.087    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.586 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.586    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TF_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  TF_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TF_reg/Q
                         net (fo=3, routed)           0.183     0.324    TF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  TF_i_1/O
                         net (fo=1, routed)           0.000     0.369    TF_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  TF_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.745%)  route 0.212ns (53.255%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  TF_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TF_reg/Q
                         net (fo=3, routed)           0.212     0.353    TF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    in[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.745%)  route 0.212ns (53.255%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  TF_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TF_reg/Q
                         net (fo=3, routed)           0.212     0.353    TF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.398 r  in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    in[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevSeg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevSeg/digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.184ns (29.902%)  route 0.431ns (70.098%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sevSeg/digit_select_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevSeg/digit_select_reg[0]/Q
                         net (fo=7, routed)           0.252     0.393    sevSeg/digit_select[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.043     0.436 r  sevSeg/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.179     0.615    sevSeg/digit_select[1]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  sevSeg/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevSeg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevSeg/digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.186ns (29.150%)  route 0.452ns (70.850%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sevSeg/digit_select_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevSeg/digit_select_reg[0]/Q
                         net (fo=7, routed)           0.229     0.370    sevSeg/digit_select[0]
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.045     0.415 r  sevSeg/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.223     0.638    sevSeg/digit_select[0]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  sevSeg/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.392ns (64.678%)  route 0.760ns (35.322%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  in_reg[0]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in_reg[0]/Q
                         net (fo=10, routed)          0.333     0.474    in[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.519 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     0.946    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.152 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.152    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.428ns (66.229%)  route 0.728ns (33.771%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  in_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  in_reg[1]/Q
                         net (fo=9, routed)           0.291     0.419    in[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.098     0.517 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.438     0.954    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.156 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.156    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.436ns (65.811%)  route 0.746ns (34.189%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  in_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  in_reg[1]/Q
                         net (fo=9, routed)           0.284     0.412    in[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.098     0.510 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.462     0.972    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.182 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.182    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.457ns (59.540%)  route 0.990ns (40.460%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  in_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  in_reg[1]/Q
                         net (fo=9, routed)           0.205     0.333    in[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.098     0.431 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.785     1.216    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.446 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.446    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.553ns (54.450%)  route 1.299ns (45.550%))
  Logic Levels:           5  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  in_reg[0]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in_reg[0]/Q
                         net (fo=10, routed)          0.166     0.307    sevSeg/Q[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  sevSeg/B_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.352    sevSeg/B_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I0_O)      0.071     0.423 r  sevSeg/B_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.423    sevSeg/B_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y11          MUXF8 (Prop_muxf8_I0_O)      0.023     0.446 r  sevSeg/B_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.133     1.579    B_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.273     2.851 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.851    B[1]
    V5                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------





