|EV20
resetN => BranchManager:BranchBlock.resetN
sys_clk => uIHandler:uIControl.sys_clk
sys_clk => InstrReg:InsReg.sys_clk
sys_clk => inst12.IN0
sys_clk => PC:PC.CLK
sys_clk => LatchAluShift:LAS.sys_clk
sys_clk => RegisterBank:RegBank.sys_clk
sys_clk => Data:DataRAM.clock
sys_clk => LatchK:LatchK.sys_clk
sys_clk => CYBlock:CarryBlock.sys_clk
sys_clk => uIROM:uIROM.clock
sys_clk => BranchManager:BranchBlock.sys_clk


|EV20|BranchManager:BranchBlock
Addr_Out[0] <= MUX_11b:inst5.ADDR_OUT[0]
Addr_Out[1] <= MUX_11b:inst5.ADDR_OUT[1]
Addr_Out[2] <= MUX_11b:inst5.ADDR_OUT[2]
Addr_Out[3] <= MUX_11b:inst5.ADDR_OUT[3]
Addr_Out[4] <= MUX_11b:inst5.ADDR_OUT[4]
Addr_Out[5] <= MUX_11b:inst5.ADDR_OUT[5]
Addr_Out[6] <= MUX_11b:inst5.ADDR_OUT[6]
Addr_Out[7] <= MUX_11b:inst5.ADDR_OUT[7]
Addr_Out[8] <= MUX_11b:inst5.ADDR_OUT[8]
Addr_Out[9] <= MUX_11b:inst5.ADDR_OUT[9]
Addr_Out[10] <= MUX_11b:inst5.ADDR_OUT[10]
Instr_label[0] => CheckBraRet:ChkBraRet.instr_id[0]
Instr_label[1] => CheckBraRet:ChkBraRet.instr_id[1]
Instr_label[2] => CheckBraRet:ChkBraRet.instr_id[2]
Instr_label[3] => CheckBraRet:ChkBraRet.instr_id[3]
Instr_label[4] => CheckBraRet:ChkBraRet.instr_id[4]
Instr_label[5] => CheckBraRet:ChkBraRet.instr_id[5]
Instr_label[6] => CheckBraRet:ChkBraRet.instr_id[6]
Jmp_Addr[0] => signExtension:ExtSign.input[0]
Jmp_Addr[0] => MUX_11b:inst4.INB[0]
Jmp_Addr[1] => signExtension:ExtSign.input[1]
Jmp_Addr[1] => MUX_11b:inst4.INB[1]
Jmp_Addr[2] => signExtension:ExtSign.input[2]
Jmp_Addr[2] => MUX_11b:inst4.INB[2]
Jmp_Addr[3] => signExtension:ExtSign.input[3]
Jmp_Addr[3] => MUX_11b:inst4.INB[3]
Jmp_Addr[4] => signExtension:ExtSign.input[4]
Jmp_Addr[4] => MUX_11b:inst4.INB[4]
Jmp_Addr[5] => signExtension:ExtSign.input[5]
Jmp_Addr[5] => MUX_11b:inst4.INB[5]
Jmp_Addr[6] => signExtension:ExtSign.input[6]
Jmp_Addr[6] => MUX_11b:inst4.INB[6]
Jmp_Addr[7] => signExtension:ExtSign.input[7]
Jmp_Addr[7] => MUX_11b:inst4.INB[7]
Jmp_Addr[8] => signExtension:ExtSign.input[8]
Jmp_Addr[8] => MUX_11b:inst4.INB[8]
Jmp_Addr[9] => signExtension:ExtSign.input[9]
Jmp_Addr[9] => MUX_11b:inst4.INB[9]
Jmp_Addr[10] => signExtension:ExtSign.input[10]
Jmp_Addr[10] => MUX_11b:inst4.INB[10]
Curr_Addr[0] => sum11b:inst2.datab[0]
Curr_Addr[0] => adaptSizes:Adaptador.Curr_addr_in[0]
Curr_Addr[1] => sum11b:inst2.datab[1]
Curr_Addr[1] => adaptSizes:Adaptador.Curr_addr_in[1]
Curr_Addr[2] => sum11b:inst2.datab[2]
Curr_Addr[2] => adaptSizes:Adaptador.Curr_addr_in[2]
Curr_Addr[3] => sum11b:inst2.datab[3]
Curr_Addr[3] => adaptSizes:Adaptador.Curr_addr_in[3]
Curr_Addr[4] => sum11b:inst2.datab[4]
Curr_Addr[4] => adaptSizes:Adaptador.Curr_addr_in[4]
Curr_Addr[5] => sum11b:inst2.datab[5]
Curr_Addr[5] => adaptSizes:Adaptador.Curr_addr_in[5]
Curr_Addr[6] => sum11b:inst2.datab[6]
Curr_Addr[6] => adaptSizes:Adaptador.Curr_addr_in[6]
Curr_Addr[7] => sum11b:inst2.datab[7]
Curr_Addr[7] => adaptSizes:Adaptador.Curr_addr_in[7]
Curr_Addr[8] => sum11b:inst2.datab[8]
Curr_Addr[8] => adaptSizes:Adaptador.Curr_addr_in[8]
Curr_Addr[9] => sum11b:inst2.datab[9]
Curr_Addr[9] => adaptSizes:Adaptador.Curr_addr_in[9]
Curr_Addr[10] => sum11b:inst2.datab[10]
Curr_Addr[10] => adaptSizes:Adaptador.Curr_addr_in[10]
sys_clk => inst10.IN0
sys_clk => stack:Memoria.rdclock
resetN => SP_CNT:spCnt.CLRN
hold => inst13.IN0


|EV20|BranchManager:BranchBlock|MUX_11b:inst5
ADDR_OUT[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
SEL => inst33.IN0
SEL => inst12.IN1
SEL => inst11.IN1
SEL => inst10.IN1
SEL => inst3.IN1
SEL => inst.IN1
SEL => inst15.IN1
SEL => inst18.IN1
SEL => inst21.IN1
SEL => inst24.IN1
SEL => inst27.IN1
SEL => inst30.IN1
INB[0] => inst13.IN1
INB[1] => inst8.IN1
INB[2] => inst6.IN1
INB[3] => inst4.IN1
INB[4] => inst1.IN1
INB[5] => inst16.IN1
INB[6] => inst19.IN1
INB[7] => inst22.IN1
INB[8] => inst25.IN1
INB[9] => inst28.IN1
INB[10] => inst31.IN1
INA[0] => inst12.IN0
INA[1] => inst11.IN0
INA[2] => inst10.IN0
INA[3] => inst3.IN0
INA[4] => inst.IN0
INA[5] => inst15.IN0
INA[6] => inst18.IN0
INA[7] => inst21.IN0
INA[8] => inst24.IN0
INA[9] => inst27.IN0
INA[10] => inst30.IN0


|EV20|BranchManager:BranchBlock|CheckBraRet:ChkBraRet
instr_id[0] => Equal1.IN6
instr_id[1] => Equal1.IN5
instr_id[2] => Equal1.IN4
instr_id[3] => Equal0.IN3
instr_id[3] => Equal1.IN3
instr_id[4] => Equal0.IN2
instr_id[4] => Equal1.IN2
instr_id[5] => Equal0.IN1
instr_id[5] => Equal1.IN1
instr_id[6] => Equal0.IN0
instr_id[6] => Equal1.IN0
BRA <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RET <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|EV20|BranchManager:BranchBlock|sum11b:inst2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]


|EV20|BranchManager:BranchBlock|sum11b:inst2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5jh:auto_generated.dataa[0]
dataa[1] => add_sub_5jh:auto_generated.dataa[1]
dataa[2] => add_sub_5jh:auto_generated.dataa[2]
dataa[3] => add_sub_5jh:auto_generated.dataa[3]
dataa[4] => add_sub_5jh:auto_generated.dataa[4]
dataa[5] => add_sub_5jh:auto_generated.dataa[5]
dataa[6] => add_sub_5jh:auto_generated.dataa[6]
dataa[7] => add_sub_5jh:auto_generated.dataa[7]
dataa[8] => add_sub_5jh:auto_generated.dataa[8]
dataa[9] => add_sub_5jh:auto_generated.dataa[9]
dataa[10] => add_sub_5jh:auto_generated.dataa[10]
datab[0] => add_sub_5jh:auto_generated.datab[0]
datab[1] => add_sub_5jh:auto_generated.datab[1]
datab[2] => add_sub_5jh:auto_generated.datab[2]
datab[3] => add_sub_5jh:auto_generated.datab[3]
datab[4] => add_sub_5jh:auto_generated.datab[4]
datab[5] => add_sub_5jh:auto_generated.datab[5]
datab[6] => add_sub_5jh:auto_generated.datab[6]
datab[7] => add_sub_5jh:auto_generated.datab[7]
datab[8] => add_sub_5jh:auto_generated.datab[8]
datab[9] => add_sub_5jh:auto_generated.datab[9]
datab[10] => add_sub_5jh:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5jh:auto_generated.result[0]
result[1] <= add_sub_5jh:auto_generated.result[1]
result[2] <= add_sub_5jh:auto_generated.result[2]
result[3] <= add_sub_5jh:auto_generated.result[3]
result[4] <= add_sub_5jh:auto_generated.result[4]
result[5] <= add_sub_5jh:auto_generated.result[5]
result[6] <= add_sub_5jh:auto_generated.result[6]
result[7] <= add_sub_5jh:auto_generated.result[7]
result[8] <= add_sub_5jh:auto_generated.result[8]
result[9] <= add_sub_5jh:auto_generated.result[9]
result[10] <= add_sub_5jh:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|EV20|BranchManager:BranchBlock|sum11b:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5jh:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|EV20|BranchManager:BranchBlock|signExtension:ExtSign
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[9] => output[10].DATAIN
input[10] => ~NO_FANOUT~
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[9].DB_MAX_OUTPUT_PORT_TYPE


|EV20|BranchManager:BranchBlock|MUX_11b:inst4
ADDR_OUT[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
SEL => inst33.IN0
SEL => inst12.IN1
SEL => inst11.IN1
SEL => inst10.IN1
SEL => inst3.IN1
SEL => inst.IN1
SEL => inst15.IN1
SEL => inst18.IN1
SEL => inst21.IN1
SEL => inst24.IN1
SEL => inst27.IN1
SEL => inst30.IN1
INB[0] => inst13.IN1
INB[1] => inst8.IN1
INB[2] => inst6.IN1
INB[3] => inst4.IN1
INB[4] => inst1.IN1
INB[5] => inst16.IN1
INB[6] => inst19.IN1
INB[7] => inst22.IN1
INB[8] => inst25.IN1
INB[9] => inst28.IN1
INB[10] => inst31.IN1
INA[0] => inst12.IN0
INA[1] => inst11.IN0
INA[2] => inst10.IN0
INA[3] => inst3.IN0
INA[4] => inst.IN0
INA[5] => inst15.IN0
INA[6] => inst18.IN0
INA[7] => inst21.IN0
INA[8] => inst24.IN0
INA[9] => inst27.IN0
INA[10] => inst30.IN0


|EV20|BranchManager:BranchBlock|INC_11b:Sumador
ADDR_OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ADDR_IN[0] => inst.IN0
ADDR_IN[0] => inst2.IN0
ADDR_IN[1] => inst3.IN0
ADDR_IN[1] => inst4.IN0
ADDR_IN[2] => inst5.IN0
ADDR_IN[2] => inst6.IN0
ADDR_IN[3] => inst7.IN0
ADDR_IN[3] => inst8.IN0
ADDR_IN[4] => inst9.IN0
ADDR_IN[4] => inst10.IN0
ADDR_IN[5] => inst11.IN0
ADDR_IN[5] => inst12.IN0
ADDR_IN[6] => inst13.IN0
ADDR_IN[6] => inst14.IN0
ADDR_IN[7] => inst15.IN0
ADDR_IN[7] => inst16.IN0
ADDR_IN[8] => inst17.IN0
ADDR_IN[8] => inst18.IN0
ADDR_IN[9] => inst19.IN0
ADDR_IN[9] => inst20.IN0
ADDR_IN[10] => inst21.IN0


|EV20|BranchManager:BranchBlock|stack:Memoria
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|EV20|BranchManager:BranchBlock|stack:Memoria|altsyncram:altsyncram_component
wren_a => altsyncram_g5p3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g5p3:auto_generated.data_a[0]
data_a[1] => altsyncram_g5p3:auto_generated.data_a[1]
data_a[2] => altsyncram_g5p3:auto_generated.data_a[2]
data_a[3] => altsyncram_g5p3:auto_generated.data_a[3]
data_a[4] => altsyncram_g5p3:auto_generated.data_a[4]
data_a[5] => altsyncram_g5p3:auto_generated.data_a[5]
data_a[6] => altsyncram_g5p3:auto_generated.data_a[6]
data_a[7] => altsyncram_g5p3:auto_generated.data_a[7]
data_a[8] => altsyncram_g5p3:auto_generated.data_a[8]
data_a[9] => altsyncram_g5p3:auto_generated.data_a[9]
data_a[10] => altsyncram_g5p3:auto_generated.data_a[10]
data_a[11] => altsyncram_g5p3:auto_generated.data_a[11]
data_a[12] => altsyncram_g5p3:auto_generated.data_a[12]
data_a[13] => altsyncram_g5p3:auto_generated.data_a[13]
data_a[14] => altsyncram_g5p3:auto_generated.data_a[14]
data_a[15] => altsyncram_g5p3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_g5p3:auto_generated.address_a[0]
address_a[1] => altsyncram_g5p3:auto_generated.address_a[1]
address_a[2] => altsyncram_g5p3:auto_generated.address_a[2]
address_a[3] => altsyncram_g5p3:auto_generated.address_a[3]
address_b[0] => altsyncram_g5p3:auto_generated.address_b[0]
address_b[1] => altsyncram_g5p3:auto_generated.address_b[1]
address_b[2] => altsyncram_g5p3:auto_generated.address_b[2]
address_b[3] => altsyncram_g5p3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g5p3:auto_generated.clock0
clock1 => altsyncram_g5p3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_g5p3:auto_generated.q_b[0]
q_b[1] <= altsyncram_g5p3:auto_generated.q_b[1]
q_b[2] <= altsyncram_g5p3:auto_generated.q_b[2]
q_b[3] <= altsyncram_g5p3:auto_generated.q_b[3]
q_b[4] <= altsyncram_g5p3:auto_generated.q_b[4]
q_b[5] <= altsyncram_g5p3:auto_generated.q_b[5]
q_b[6] <= altsyncram_g5p3:auto_generated.q_b[6]
q_b[7] <= altsyncram_g5p3:auto_generated.q_b[7]
q_b[8] <= altsyncram_g5p3:auto_generated.q_b[8]
q_b[9] <= altsyncram_g5p3:auto_generated.q_b[9]
q_b[10] <= altsyncram_g5p3:auto_generated.q_b[10]
q_b[11] <= altsyncram_g5p3:auto_generated.q_b[11]
q_b[12] <= altsyncram_g5p3:auto_generated.q_b[12]
q_b[13] <= altsyncram_g5p3:auto_generated.q_b[13]
q_b[14] <= altsyncram_g5p3:auto_generated.q_b[14]
q_b[15] <= altsyncram_g5p3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV20|BranchManager:BranchBlock|stack:Memoria|altsyncram:altsyncram_component|altsyncram_g5p3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|EV20|BranchManager:BranchBlock|adaptSizes:Adaptador
Curr_addr_in[0] => Curr_addr[0].DATAIN
Curr_addr_in[1] => Curr_addr[1].DATAIN
Curr_addr_in[2] => Curr_addr[2].DATAIN
Curr_addr_in[3] => Curr_addr[3].DATAIN
Curr_addr_in[4] => Curr_addr[4].DATAIN
Curr_addr_in[5] => Curr_addr[5].DATAIN
Curr_addr_in[6] => Curr_addr[6].DATAIN
Curr_addr_in[7] => Curr_addr[7].DATAIN
Curr_addr_in[8] => Curr_addr[8].DATAIN
Curr_addr_in[9] => Curr_addr[9].DATAIN
Curr_addr_in[10] => Curr_addr[10].DATAIN
TOS_in[0] => TOS[0].DATAIN
TOS_in[1] => TOS[1].DATAIN
TOS_in[2] => TOS[2].DATAIN
SP_in[0] => SP[0].DATAIN
SP_in[1] => SP[1].DATAIN
SP_in[2] => SP[2].DATAIN
Curr_addr[0] <= Curr_addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[1] <= Curr_addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[2] <= Curr_addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[3] <= Curr_addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[4] <= Curr_addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[5] <= Curr_addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[6] <= Curr_addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[7] <= Curr_addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[8] <= Curr_addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[9] <= Curr_addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[10] <= Curr_addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
Curr_addr[11] <= <GND>
Curr_addr[12] <= <GND>
Curr_addr[13] <= <GND>
Curr_addr[14] <= <GND>
Curr_addr[15] <= <GND>
TOS[0] <= TOS_in[0].DB_MAX_OUTPUT_PORT_TYPE
TOS[1] <= TOS_in[1].DB_MAX_OUTPUT_PORT_TYPE
TOS[2] <= TOS_in[2].DB_MAX_OUTPUT_PORT_TYPE
TOS[3] <= <GND>
SP[0] <= SP_in[0].DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= SP_in[1].DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= SP_in[2].DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= <GND>


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt
UP_DOWN => counter_3b:b2v_inst.updown
CLK => counter_3b:b2v_inst.clock
CLRN => counter_3b:b2v_inst.aclr
SP[0] <= counter_3b:b2v_inst.q[0]
SP[1] <= counter_3b:b2v_inst.q[1]
SP[2] <= counter_3b:b2v_inst.q[2]
TOS[0] <= add_3b:b2v_inst2.result[0]
TOS[1] <= add_3b:b2v_inst2.result[1]
TOS[2] <= add_3b:b2v_inst2.result[2]


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|counter_3b:b2v_inst
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|counter_3b:b2v_inst|lpm_counter:LPM_COUNTER_component
clock => cntr_mug:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => cntr_mug:auto_generated.updown
aclr => cntr_mug:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mug:auto_generated.q[0]
q[1] <= cntr_mug:auto_generated.q[1]
q[2] <= cntr_mug:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|counter_3b:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_mug:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|add_3b:b2v_inst2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|add_3b:b2v_inst2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_eth:auto_generated.dataa[0]
dataa[1] => add_sub_eth:auto_generated.dataa[1]
dataa[2] => add_sub_eth:auto_generated.dataa[2]
datab[0] => add_sub_eth:auto_generated.datab[0]
datab[1] => add_sub_eth:auto_generated.datab[1]
datab[2] => add_sub_eth:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eth:auto_generated.result[0]
result[1] <= add_sub_eth:auto_generated.result[1]
result[2] <= add_sub_eth:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|EV20|BranchManager:BranchBlock|SP_CNT:spCnt|add_3b:b2v_inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_eth:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIHandler:uIControl
KMx <= uI1:inst2.KMx
sys_clk => uI1:inst2.sys_clk
sys_clk => uc1:inst12.sys_clk
sys_clk => uI2:inst9.sys_clk
sys_clk => uI3:inst10.sys_clk
hold <= uc2:inst.hold
uI_mem[0] => uc2:inst.T1[0]
uI_mem[0] => uI1:inst2.uI_mem[0]
uI_mem[1] => uc2:inst.T1[1]
uI_mem[1] => uI1:inst2.uI_mem[1]
uI_mem[2] => uc2:inst.T1[2]
uI_mem[2] => uI1:inst2.uI_mem[2]
uI_mem[3] => uc2:inst.T1[3]
uI_mem[3] => uI1:inst2.uI_mem[3]
uI_mem[4] => uc2:inst.T1[4]
uI_mem[4] => uI1:inst2.uI_mem[4]
uI_mem[5] => uc2:inst.T1[5]
uI_mem[5] => uI1:inst2.uI_mem[5]
uI_mem[6] => uc2:inst.T1[6]
uI_mem[6] => uI1:inst2.uI_mem[6]
uI_mem[7] => uI1:inst2.uI_mem[7]
uI_mem[8] => uI1:inst2.uI_mem[8]
uI_mem[9] => uI1:inst2.uI_mem[9]
uI_mem[10] => uI1:inst2.uI_mem[10]
uI_mem[11] => uI1:inst2.uI_mem[11]
uI_mem[12] => uI1:inst2.uI_mem[12]
uI_mem[13] => uI1:inst2.uI_mem[13]
uI_mem[14] => uI1:inst2.uI_mem[14]
uI_mem[15] => uI1:inst2.uI_mem[15]
uI_mem[16] => uI1:inst2.uI_mem[16]
uI_mem[17] => uI1:inst2.uI_mem[17]
uI_mem[18] => uI1:inst2.uI_mem[18]
uI_mem[19] => uI1:inst2.uI_mem[19]
uI_mem[20] => uI1:inst2.uI_mem[20]
uI_mem[21] => uI1:inst2.uI_mem[21]
uI_mem[22] => uI1:inst2.uI_mem[22]
uI_mem[23] => uI1:inst2.uI_mem[23]
uI_mem[24] => uI1:inst2.uI_mem[24]
uI_mem[25] => uI1:inst2.uI_mem[25]
uI_mem[26] => uI1:inst2.uI_mem[26]
uI_mem[27] => uI1:inst2.uI_mem[27]
uI_mem[28] => uI1:inst2.uI_mem[28]
uI_mem[29] => uI1:inst2.uI_mem[29]
d_addr_in[0] => uI1:inst2.d_addr_in[0]
d_addr_in[1] => uI1:inst2.d_addr_in[1]
d_addr_in[2] => uI1:inst2.d_addr_in[2]
d_addr_in[3] => uI1:inst2.d_addr_in[3]
d_addr_in[4] => uI1:inst2.d_addr_in[4]
d_addr_in[5] => uI1:inst2.d_addr_in[5]
d_addr_in[6] => uI1:inst2.d_addr_in[6]
d_addr_in[7] => uI1:inst2.d_addr_in[7]
d_addr_in[8] => uI1:inst2.d_addr_in[8]
d_addr_in[9] => uI1:inst2.d_addr_in[9]
Instruction[0] => uI1:inst2.instruction[0]
Instruction[1] => uI1:inst2.instruction[1]
Instruction[2] => uI1:inst2.instruction[2]
Instruction[3] => uI1:inst2.instruction[3]
Instruction[4] => uI1:inst2.instruction[4]
Instruction[5] => uI1:inst2.instruction[5]
Instruction[6] => uI1:inst2.instruction[6]
Instruction[7] => uI1:inst2.instruction[7]
Instruction[8] => uI1:inst2.instruction[8]
Instruction[9] => uI1:inst2.instruction[9]
Instruction[10] => uI1:inst2.instruction[10]
Instruction[11] => uI1:inst2.instruction[11]
Instruction[12] => uI1:inst2.instruction[12]
Instruction[13] => uI1:inst2.instruction[13]
MW <= uc1:inst12.MW
MR <= uc1:inst12.MR
hold_jump <= uc2:inst.hold_jump
A[0] <= uI1:inst2.A[0]
A[1] <= uI1:inst2.A[1]
A[2] <= uI1:inst2.A[2]
A[3] <= uI1:inst2.A[3]
A[4] <= uI1:inst2.A[4]
ALUC[0] <= uI2:inst9.ALUC[0]
ALUC[1] <= uI2:inst9.ALUC[1]
ALUC[2] <= uI2:inst9.ALUC[2]
ALUC[3] <= uI2:inst9.ALUC[3]
B[0] <= uI1:inst2.B[0]
B[1] <= uI1:inst2.B[1]
B[2] <= uI1:inst2.B[2]
B[3] <= uI1:inst2.B[3]
B[4] <= uI1:inst2.B[4]
B[5] <= uI1:inst2.B[5]
C[0] <= uI3:inst10.C[0]
C[1] <= uI3:inst10.C[1]
C[2] <= uI3:inst10.C[2]
C[3] <= uI3:inst10.C[3]
C[4] <= uI3:inst10.C[4]
C[5] <= uI3:inst10.C[5]
DAdd[0] <= uI1:inst2.Dadd[0]
DAdd[1] <= uI1:inst2.Dadd[1]
DAdd[2] <= uI1:inst2.Dadd[2]
DAdd[3] <= uI1:inst2.Dadd[3]
DAdd[4] <= uI1:inst2.Dadd[4]
DAdd[5] <= uI1:inst2.Dadd[5]
DAdd[6] <= uI1:inst2.Dadd[6]
DAdd[7] <= uI1:inst2.Dadd[7]
DAdd[8] <= uI1:inst2.Dadd[8]
DAdd[9] <= uI1:inst2.Dadd[9]
I[0] <= uI1:inst2.I[0]
I[1] <= uI1:inst2.I[1]
sh[0] <= uI2:inst9.sh[0]
sh[1] <= uI2:inst9.sh[1]
T[0] <= uI3:inst10.T[0]
T[1] <= uI3:inst10.T[1]
T[2] <= uI3:inst10.T[2]
T[3] <= uI3:inst10.T[3]
T[4] <= uI3:inst10.T[4]
T[5] <= uI3:inst10.T[5]
T[6] <= uI3:inst10.T[6]


|EV20|uIHandler:uIControl|uI1:inst2
uI_mem[0] => T[0]~reg0.DATAIN
uI_mem[1] => T[1]~reg0.DATAIN
uI_mem[2] => T[2]~reg0.DATAIN
uI_mem[3] => T[3]~reg0.DATAIN
uI_mem[4] => T[4]~reg0.DATAIN
uI_mem[5] => T[5]~reg0.DATAIN
uI_mem[6] => T[6]~reg0.DATAIN
uI_mem[7] => C.DATAA
uI_mem[8] => C.DATAA
uI_mem[9] => C.DATAA
uI_mem[10] => C.DATAA
uI_mem[11] => C.DATAA
uI_mem[12] => C.DATAA
uI_mem[13] => B[0]~reg0.DATAIN
uI_mem[14] => B[1]~reg0.DATAIN
uI_mem[15] => B[2]~reg0.DATAIN
uI_mem[16] => B[3]~reg0.DATAIN
uI_mem[17] => B[4]~reg0.DATAIN
uI_mem[18] => B[5]~reg0.DATAIN
uI_mem[19] => M[0]~reg0.DATAIN
uI_mem[20] => M[1]~reg0.DATAIN
uI_mem[21] => KMx~reg0.DATAIN
uI_mem[22] => sh[0]~reg0.DATAIN
uI_mem[23] => sh[1]~reg0.DATAIN
uI_mem[24] => ALUC[0]~reg0.DATAIN
uI_mem[25] => ALUC[1]~reg0.DATAIN
uI_mem[26] => ALUC[2]~reg0.DATAIN
uI_mem[27] => ALUC[3]~reg0.DATAIN
uI_mem[28] => I[0]~reg0.DATAIN
uI_mem[29] => I[1]~reg0.DATAIN
instruction[0] => A[0]~reg0.DATAIN
instruction[1] => A[1]~reg0.DATAIN
instruction[2] => A[2]~reg0.DATAIN
instruction[3] => A[3]~reg0.DATAIN
instruction[4] => A[4]~reg0.DATAIN
instruction[5] => C.DATAB
instruction[5] => C.DATAB
instruction[5] => C.DATAB
instruction[6] => C.DATAB
instruction[6] => C.DATAB
instruction[6] => C.DATAB
instruction[7] => C.DATAB
instruction[7] => C.DATAB
instruction[7] => C.DATAB
instruction[8] => C.DATAB
instruction[8] => C.DATAB
instruction[8] => C.DATAB
instruction[9] => C.DATAB
instruction[9] => C.DATAB
instruction[9] => C.DATAB
instruction[10] => C.DATAB
instruction[10] => C.DATAB
instruction[10] => Equal0.IN3
instruction[10] => Equal1.IN1
instruction[10] => Equal2.IN3
instruction[11] => Equal0.IN0
instruction[11] => Equal1.IN0
instruction[11] => Equal2.IN1
instruction[12] => Equal0.IN2
instruction[12] => Equal1.IN3
instruction[12] => Equal2.IN0
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN2
instruction[13] => Equal2.IN2
sys_clk => Dadd[0]~reg0.CLK
sys_clk => Dadd[1]~reg0.CLK
sys_clk => Dadd[2]~reg0.CLK
sys_clk => Dadd[3]~reg0.CLK
sys_clk => Dadd[4]~reg0.CLK
sys_clk => Dadd[5]~reg0.CLK
sys_clk => Dadd[6]~reg0.CLK
sys_clk => Dadd[7]~reg0.CLK
sys_clk => Dadd[8]~reg0.CLK
sys_clk => Dadd[9]~reg0.CLK
sys_clk => A[0]~reg0.CLK
sys_clk => A[1]~reg0.CLK
sys_clk => A[2]~reg0.CLK
sys_clk => A[3]~reg0.CLK
sys_clk => A[4]~reg0.CLK
sys_clk => C[0]~reg0.CLK
sys_clk => C[1]~reg0.CLK
sys_clk => C[2]~reg0.CLK
sys_clk => C[3]~reg0.CLK
sys_clk => C[4]~reg0.CLK
sys_clk => C[5]~reg0.CLK
sys_clk => T[0]~reg0.CLK
sys_clk => T[1]~reg0.CLK
sys_clk => T[2]~reg0.CLK
sys_clk => T[3]~reg0.CLK
sys_clk => T[4]~reg0.CLK
sys_clk => T[5]~reg0.CLK
sys_clk => T[6]~reg0.CLK
sys_clk => B[0]~reg0.CLK
sys_clk => B[1]~reg0.CLK
sys_clk => B[2]~reg0.CLK
sys_clk => B[3]~reg0.CLK
sys_clk => B[4]~reg0.CLK
sys_clk => B[5]~reg0.CLK
sys_clk => M[0]~reg0.CLK
sys_clk => M[1]~reg0.CLK
sys_clk => KMx~reg0.CLK
sys_clk => sh[0]~reg0.CLK
sys_clk => sh[1]~reg0.CLK
sys_clk => ALUC[0]~reg0.CLK
sys_clk => ALUC[1]~reg0.CLK
sys_clk => ALUC[2]~reg0.CLK
sys_clk => ALUC[3]~reg0.CLK
sys_clk => I[0]~reg0.CLK
sys_clk => I[1]~reg0.CLK
d_addr_in[0] => Dadd[0]~reg0.DATAIN
d_addr_in[1] => Dadd[1]~reg0.DATAIN
d_addr_in[2] => Dadd[2]~reg0.DATAIN
d_addr_in[3] => Dadd[3]~reg0.DATAIN
d_addr_in[4] => Dadd[4]~reg0.DATAIN
d_addr_in[5] => Dadd[5]~reg0.DATAIN
d_addr_in[6] => Dadd[6]~reg0.DATAIN
d_addr_in[7] => Dadd[7]~reg0.DATAIN
d_addr_in[8] => Dadd[8]~reg0.DATAIN
d_addr_in[9] => Dadd[9]~reg0.DATAIN
hold => Dadd[0]~reg0.ENA
hold => Dadd[1]~reg0.ENA
hold => Dadd[2]~reg0.ENA
hold => Dadd[3]~reg0.ENA
hold => Dadd[4]~reg0.ENA
hold => Dadd[5]~reg0.ENA
hold => Dadd[6]~reg0.ENA
hold => Dadd[7]~reg0.ENA
hold => Dadd[8]~reg0.ENA
hold => Dadd[9]~reg0.ENA
hold => A[0]~reg0.ENA
hold => A[1]~reg0.ENA
hold => A[2]~reg0.ENA
hold => A[3]~reg0.ENA
hold => A[4]~reg0.ENA
hold => C[0]~reg0.ENA
hold => C[1]~reg0.ENA
hold => C[2]~reg0.ENA
hold => C[3]~reg0.ENA
hold => C[4]~reg0.ENA
hold => C[5]~reg0.ENA
hold => T[0]~reg0.ENA
hold => T[1]~reg0.ENA
hold => T[2]~reg0.ENA
hold => T[3]~reg0.ENA
hold => T[4]~reg0.ENA
hold => T[5]~reg0.ENA
hold => T[6]~reg0.ENA
hold => B[0]~reg0.ENA
hold => B[1]~reg0.ENA
hold => B[2]~reg0.ENA
hold => B[3]~reg0.ENA
hold => B[4]~reg0.ENA
hold => B[5]~reg0.ENA
hold => M[0]~reg0.ENA
hold => M[1]~reg0.ENA
hold => KMx~reg0.ENA
hold => sh[0]~reg0.ENA
hold => sh[1]~reg0.ENA
hold => ALUC[0]~reg0.ENA
hold => ALUC[1]~reg0.ENA
hold => ALUC[2]~reg0.ENA
hold => ALUC[3]~reg0.ENA
hold => I[0]~reg0.ENA
hold => I[1]~reg0.ENA
ALUC[0] <= ALUC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sh[0] <= sh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sh[1] <= sh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[0] <= Dadd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[1] <= Dadd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[2] <= Dadd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[3] <= Dadd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[4] <= Dadd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[5] <= Dadd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[6] <= Dadd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[7] <= Dadd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[8] <= Dadd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dadd[9] <= Dadd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I[0] <= I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I[1] <= I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIHandler:uIControl|uc2:inst
T1[0] => conflict.IN1
T1[1] => ~NO_FANOUT~
T1[2] => ~NO_FANOUT~
T1[3] => ~NO_FANOUT~
T1[4] => conflict.IN1
T1[5] => ~NO_FANOUT~
T1[6] => hold_jump.IN1
A2[0] => Equal0.IN4
A2[0] => Equal2.IN4
A2[1] => Equal0.IN3
A2[1] => Equal2.IN3
A2[2] => Equal0.IN2
A2[2] => Equal2.IN2
A2[3] => Equal0.IN1
A2[3] => Equal2.IN1
A2[4] => Equal0.IN0
A2[4] => Equal2.IN0
B2[0] => Equal1.IN5
B2[0] => Equal3.IN5
B2[1] => Equal1.IN4
B2[1] => Equal3.IN4
B2[2] => Equal1.IN3
B2[2] => Equal3.IN3
B2[3] => Equal1.IN2
B2[3] => Equal3.IN2
B2[4] => Equal1.IN1
B2[4] => Equal3.IN1
B2[5] => Equal1.IN0
B2[5] => Equal3.IN0
T2[0] => hold.IN1
T2[1] => conflict.IN0
T2[2] => hold.IN0
T2[2] => hold.IN0
T2[3] => ~NO_FANOUT~
T2[4] => ~NO_FANOUT~
T2[5] => conflict.IN0
T2[6] => ~NO_FANOUT~
C3[0] => ~NO_FANOUT~
C3[1] => ~NO_FANOUT~
C3[2] => ~NO_FANOUT~
C3[3] => ~NO_FANOUT~
C3[4] => ~NO_FANOUT~
C3[5] => ~NO_FANOUT~
T3[0] => ~NO_FANOUT~
T3[1] => ~NO_FANOUT~
T3[2] => ~NO_FANOUT~
T3[3] => ~NO_FANOUT~
T3[4] => ~NO_FANOUT~
T3[5] => ~NO_FANOUT~
T3[6] => ~NO_FANOUT~
C4[0] => Equal0.IN9
C4[0] => Equal1.IN11
C4[0] => Equal4.IN5
C4[0] => Equal6.IN5
C4[1] => Equal0.IN8
C4[1] => Equal1.IN10
C4[1] => Equal4.IN4
C4[1] => Equal6.IN4
C4[2] => Equal0.IN7
C4[2] => Equal1.IN9
C4[2] => Equal4.IN3
C4[2] => Equal6.IN3
C4[3] => Equal0.IN6
C4[3] => Equal1.IN8
C4[3] => Equal4.IN2
C4[3] => Equal6.IN2
C4[4] => Equal0.IN5
C4[4] => Equal1.IN7
C4[4] => Equal4.IN1
C4[4] => Equal6.IN1
C4[5] => Equal1.IN6
C4[5] => Equal4.IN0
C4[5] => Equal6.IN0
T4[0] => ~NO_FANOUT~
T4[1] => hold.IN0
T4[1] => conflict.IN1
T4[2] => ~NO_FANOUT~
T4[3] => hold.IN1
T4[4] => ~NO_FANOUT~
T4[5] => conflict.IN1
T4[6] => ~NO_FANOUT~
C5[0] => Equal2.IN9
C5[0] => Equal3.IN11
C5[0] => Equal5.IN5
C5[0] => Equal7.IN5
C5[1] => Equal2.IN8
C5[1] => Equal3.IN10
C5[1] => Equal5.IN4
C5[1] => Equal7.IN4
C5[2] => Equal2.IN7
C5[2] => Equal3.IN9
C5[2] => Equal5.IN3
C5[2] => Equal7.IN3
C5[3] => Equal2.IN6
C5[3] => Equal3.IN8
C5[3] => Equal5.IN2
C5[3] => Equal7.IN2
C5[4] => Equal2.IN5
C5[4] => Equal3.IN7
C5[4] => Equal5.IN1
C5[4] => Equal7.IN1
C5[5] => Equal3.IN6
C5[5] => Equal5.IN0
C5[5] => Equal7.IN0
T5[0] => ~NO_FANOUT~
T5[1] => hold.IN1
T5[1] => conflict.IN1
T5[2] => ~NO_FANOUT~
T5[3] => hold.IN1
T5[4] => ~NO_FANOUT~
T5[5] => conflict.IN1
T5[6] => ~NO_FANOUT~
MR => hold.IN1
I[0] => hold.IN1
I[1] => hold.IN1
I[1] => hold.IN1
hold_jump <= hold_jump.DB_MAX_OUTPUT_PORT_TYPE
hold <= hold.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIHandler:uIControl|uc1:inst12
ALU_in[0] => ALU_Out.DATAB
ALU_in[1] => ALU_Out.DATAB
ALU_in[2] => ALU_Out.DATAB
ALU_in[3] => ALU_Out.DATAB
M[0] => MW.DATAB
M[1] => MR.DATAB
B_in[0] => ~NO_FANOUT~
B_in[1] => ~NO_FANOUT~
B_in[2] => ~NO_FANOUT~
B_in[3] => ~NO_FANOUT~
B_in[4] => ~NO_FANOUT~
B_in[5] => ~NO_FANOUT~
T_in[0] => T.DATAB
T_in[1] => T.DATAB
T_in[2] => T.DATAB
T_in[3] => T.DATAB
T_in[4] => T.DATAB
T_in[5] => T.DATAB
T_in[6] => T.DATAB
C_in[0] => C.DATAB
C_in[1] => C.DATAB
C_in[2] => C.DATAB
C_in[3] => C.DATAB
C_in[4] => C.DATAB
C_in[5] => C.DATAB
hold => ALU_Out.OUTPUTSELECT
hold => ALU_Out.OUTPUTSELECT
hold => ALU_Out.OUTPUTSELECT
hold => ALU_Out.OUTPUTSELECT
hold => MW.OUTPUTSELECT
hold => MR.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => T.OUTPUTSELECT
hold => C.OUTPUTSELECT
hold => C.OUTPUTSELECT
hold => C.OUTPUTSELECT
hold => C.OUTPUTSELECT
hold => C.OUTPUTSELECT
hold => C.OUTPUTSELECT
sys_clk => ~NO_FANOUT~
MW <= MW.DB_MAX_OUTPUT_PORT_TYPE
MR <= MR.DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[0] <= ALU_Out.DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[1] <= ALU_Out.DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[2] <= ALU_Out.DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[3] <= ALU_Out.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIHandler:uIControl|uI2:inst9
ALUC_in[0] => ALUC[0]~reg0.DATAIN
ALUC_in[1] => ALUC[1]~reg0.DATAIN
ALUC_in[2] => ALUC[2]~reg0.DATAIN
ALUC_in[3] => ALUC[3]~reg0.DATAIN
sh_in[0] => sh[0]~reg0.DATAIN
sh_in[1] => sh[1]~reg0.DATAIN
T_in[0] => T[0]~reg0.DATAIN
T_in[1] => T[1]~reg0.DATAIN
T_in[2] => T[2]~reg0.DATAIN
T_in[3] => T[3]~reg0.DATAIN
T_in[4] => T[4]~reg0.DATAIN
T_in[5] => T[5]~reg0.DATAIN
T_in[6] => T[6]~reg0.DATAIN
C_in[0] => C[0]~reg0.DATAIN
C_in[1] => C[1]~reg0.DATAIN
C_in[2] => C[2]~reg0.DATAIN
C_in[3] => C[3]~reg0.DATAIN
C_in[4] => C[4]~reg0.DATAIN
C_in[5] => C[5]~reg0.DATAIN
sys_clk => C[0]~reg0.CLK
sys_clk => C[1]~reg0.CLK
sys_clk => C[2]~reg0.CLK
sys_clk => C[3]~reg0.CLK
sys_clk => C[4]~reg0.CLK
sys_clk => C[5]~reg0.CLK
sys_clk => T[0]~reg0.CLK
sys_clk => T[1]~reg0.CLK
sys_clk => T[2]~reg0.CLK
sys_clk => T[3]~reg0.CLK
sys_clk => T[4]~reg0.CLK
sys_clk => T[5]~reg0.CLK
sys_clk => T[6]~reg0.CLK
sys_clk => sh[0]~reg0.CLK
sys_clk => sh[1]~reg0.CLK
sys_clk => ALUC[0]~reg0.CLK
sys_clk => ALUC[1]~reg0.CLK
sys_clk => ALUC[2]~reg0.CLK
sys_clk => ALUC[3]~reg0.CLK
ALUC[0] <= ALUC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sh[0] <= sh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sh[1] <= sh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIHandler:uIControl|uI3:inst10
T_in[0] => T[0]~reg0.DATAIN
T_in[1] => T[1]~reg0.DATAIN
T_in[2] => T[2]~reg0.DATAIN
T_in[3] => T[3]~reg0.DATAIN
T_in[4] => T[4]~reg0.DATAIN
T_in[5] => T[5]~reg0.DATAIN
T_in[6] => T[6]~reg0.DATAIN
C_in[0] => C[0]~reg0.DATAIN
C_in[1] => C[1]~reg0.DATAIN
C_in[2] => C[2]~reg0.DATAIN
C_in[3] => C[3]~reg0.DATAIN
C_in[4] => C[4]~reg0.DATAIN
C_in[5] => C[5]~reg0.DATAIN
sys_clk => C[0]~reg0.CLK
sys_clk => C[1]~reg0.CLK
sys_clk => C[2]~reg0.CLK
sys_clk => C[3]~reg0.CLK
sys_clk => C[4]~reg0.CLK
sys_clk => C[5]~reg0.CLK
sys_clk => T[0]~reg0.CLK
sys_clk => T[1]~reg0.CLK
sys_clk => T[2]~reg0.CLK
sys_clk => T[3]~reg0.CLK
sys_clk => T[4]~reg0.CLK
sys_clk => T[5]~reg0.CLK
sys_clk => T[6]~reg0.CLK
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|InstrReg:InsReg
from_mem[0] => instrOut[0]~reg0.DATAIN
from_mem[1] => instrOut[1]~reg0.DATAIN
from_mem[2] => instrOut[2]~reg0.DATAIN
from_mem[3] => instrOut[3]~reg0.DATAIN
from_mem[4] => instrOut[4]~reg0.DATAIN
from_mem[5] => instrOut[5]~reg0.DATAIN
from_mem[6] => instrOut[6]~reg0.DATAIN
from_mem[7] => instrOut[7]~reg0.DATAIN
from_mem[8] => instrOut[8]~reg0.DATAIN
from_mem[9] => instrOut[9]~reg0.DATAIN
from_mem[10] => instrOut[10]~reg0.DATAIN
from_mem[11] => instrOut[11]~reg0.DATAIN
from_mem[12] => instrOut[12]~reg0.DATAIN
from_mem[13] => instrOut[13]~reg0.DATAIN
from_mem[14] => instrOut[14]~reg0.DATAIN
from_mem[15] => instrOut[15]~reg0.DATAIN
from_mem[16] => instrOut[16]~reg0.DATAIN
from_mem[17] => instrOut[17]~reg0.DATAIN
from_mem[18] => instrOut[18]~reg0.DATAIN
from_mem[19] => instrOut[19]~reg0.DATAIN
from_mem[20] => instrOut[20]~reg0.DATAIN
from_mem[21] => instrOut[21]~reg0.DATAIN
hold => instrOut[0]~reg0.ENA
hold => instrOut[1]~reg0.ENA
hold => instrOut[2]~reg0.ENA
hold => instrOut[3]~reg0.ENA
hold => instrOut[4]~reg0.ENA
hold => instrOut[5]~reg0.ENA
hold => instrOut[6]~reg0.ENA
hold => instrOut[7]~reg0.ENA
hold => instrOut[8]~reg0.ENA
hold => instrOut[9]~reg0.ENA
hold => instrOut[10]~reg0.ENA
hold => instrOut[11]~reg0.ENA
hold => instrOut[12]~reg0.ENA
hold => instrOut[13]~reg0.ENA
hold => instrOut[14]~reg0.ENA
hold => instrOut[15]~reg0.ENA
hold => instrOut[16]~reg0.ENA
hold => instrOut[17]~reg0.ENA
hold => instrOut[18]~reg0.ENA
hold => instrOut[19]~reg0.ENA
hold => instrOut[20]~reg0.ENA
hold => instrOut[21]~reg0.ENA
sys_clk => instrOut[0]~reg0.CLK
sys_clk => instrOut[1]~reg0.CLK
sys_clk => instrOut[2]~reg0.CLK
sys_clk => instrOut[3]~reg0.CLK
sys_clk => instrOut[4]~reg0.CLK
sys_clk => instrOut[5]~reg0.CLK
sys_clk => instrOut[6]~reg0.CLK
sys_clk => instrOut[7]~reg0.CLK
sys_clk => instrOut[8]~reg0.CLK
sys_clk => instrOut[9]~reg0.CLK
sys_clk => instrOut[10]~reg0.CLK
sys_clk => instrOut[11]~reg0.CLK
sys_clk => instrOut[12]~reg0.CLK
sys_clk => instrOut[13]~reg0.CLK
sys_clk => instrOut[14]~reg0.CLK
sys_clk => instrOut[15]~reg0.CLK
sys_clk => instrOut[16]~reg0.CLK
sys_clk => instrOut[17]~reg0.CLK
sys_clk => instrOut[18]~reg0.CLK
sys_clk => instrOut[19]~reg0.CLK
sys_clk => instrOut[20]~reg0.CLK
sys_clk => instrOut[21]~reg0.CLK
instrOut[0] <= instrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[1] <= instrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[2] <= instrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[3] <= instrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[4] <= instrOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[5] <= instrOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[6] <= instrOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[7] <= instrOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[8] <= instrOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[9] <= instrOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[10] <= instrOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[11] <= instrOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[12] <= instrOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[13] <= instrOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[14] <= instrOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[15] <= instrOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[16] <= instrOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[17] <= instrOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[18] <= instrOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[19] <= instrOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[20] <= instrOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrOut[21] <= instrOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|Program:ProgRAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]


|EV20|Program:ProgRAM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_75s3:auto_generated.address_a[0]
address_a[1] => altsyncram_75s3:auto_generated.address_a[1]
address_a[2] => altsyncram_75s3:auto_generated.address_a[2]
address_a[3] => altsyncram_75s3:auto_generated.address_a[3]
address_a[4] => altsyncram_75s3:auto_generated.address_a[4]
address_a[5] => altsyncram_75s3:auto_generated.address_a[5]
address_a[6] => altsyncram_75s3:auto_generated.address_a[6]
address_a[7] => altsyncram_75s3:auto_generated.address_a[7]
address_a[8] => altsyncram_75s3:auto_generated.address_a[8]
address_a[9] => altsyncram_75s3:auto_generated.address_a[9]
address_a[10] => altsyncram_75s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_75s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_75s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_75s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_75s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_75s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_75s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_75s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_75s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_75s3:auto_generated.q_a[7]
q_a[8] <= altsyncram_75s3:auto_generated.q_a[8]
q_a[9] <= altsyncram_75s3:auto_generated.q_a[9]
q_a[10] <= altsyncram_75s3:auto_generated.q_a[10]
q_a[11] <= altsyncram_75s3:auto_generated.q_a[11]
q_a[12] <= altsyncram_75s3:auto_generated.q_a[12]
q_a[13] <= altsyncram_75s3:auto_generated.q_a[13]
q_a[14] <= altsyncram_75s3:auto_generated.q_a[14]
q_a[15] <= altsyncram_75s3:auto_generated.q_a[15]
q_a[16] <= altsyncram_75s3:auto_generated.q_a[16]
q_a[17] <= altsyncram_75s3:auto_generated.q_a[17]
q_a[18] <= altsyncram_75s3:auto_generated.q_a[18]
q_a[19] <= altsyncram_75s3:auto_generated.q_a[19]
q_a[20] <= altsyncram_75s3:auto_generated.q_a[20]
q_a[21] <= altsyncram_75s3:auto_generated.q_a[21]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV20|Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT


|EV20|PC:PC
ADDR_NEXT[0] <= MUX_11b:inst5.ADDR_OUT[0]
ADDR_NEXT[1] <= MUX_11b:inst5.ADDR_OUT[1]
ADDR_NEXT[2] <= MUX_11b:inst5.ADDR_OUT[2]
ADDR_NEXT[3] <= MUX_11b:inst5.ADDR_OUT[3]
ADDR_NEXT[4] <= MUX_11b:inst5.ADDR_OUT[4]
ADDR_NEXT[5] <= MUX_11b:inst5.ADDR_OUT[5]
ADDR_NEXT[6] <= MUX_11b:inst5.ADDR_OUT[6]
ADDR_NEXT[7] <= MUX_11b:inst5.ADDR_OUT[7]
ADDR_NEXT[8] <= MUX_11b:inst5.ADDR_OUT[8]
ADDR_NEXT[9] <= MUX_11b:inst5.ADDR_OUT[9]
ADDR_NEXT[10] <= MUX_11b:inst5.ADDR_OUT[10]
HOLD => MUX_11b:inst5.SEL
CLK => LatchpPC:inst1.sys_clk
LOAD => MUX_11b:inst4.SEL
ADDR_IN[0] => MUX_11b:inst4.INA[0]
ADDR_IN[1] => MUX_11b:inst4.INA[1]
ADDR_IN[2] => MUX_11b:inst4.INA[2]
ADDR_IN[3] => MUX_11b:inst4.INA[3]
ADDR_IN[4] => MUX_11b:inst4.INA[4]
ADDR_IN[5] => MUX_11b:inst4.INA[5]
ADDR_IN[6] => MUX_11b:inst4.INA[6]
ADDR_IN[7] => MUX_11b:inst4.INA[7]
ADDR_IN[8] => MUX_11b:inst4.INA[8]
ADDR_IN[9] => MUX_11b:inst4.INA[9]
ADDR_IN[10] => MUX_11b:inst4.INA[10]
ADDR_OUT[0] <= LatchpPC:inst1.output[0]
ADDR_OUT[1] <= LatchpPC:inst1.output[1]
ADDR_OUT[2] <= LatchpPC:inst1.output[2]
ADDR_OUT[3] <= LatchpPC:inst1.output[3]
ADDR_OUT[4] <= LatchpPC:inst1.output[4]
ADDR_OUT[5] <= LatchpPC:inst1.output[5]
ADDR_OUT[6] <= LatchpPC:inst1.output[6]
ADDR_OUT[7] <= LatchpPC:inst1.output[7]
ADDR_OUT[8] <= LatchpPC:inst1.output[8]
ADDR_OUT[9] <= LatchpPC:inst1.output[9]
ADDR_OUT[10] <= LatchpPC:inst1.output[10]


|EV20|PC:PC|MUX_11b:inst5
ADDR_OUT[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
SEL => inst33.IN0
SEL => inst12.IN1
SEL => inst11.IN1
SEL => inst10.IN1
SEL => inst3.IN1
SEL => inst.IN1
SEL => inst15.IN1
SEL => inst18.IN1
SEL => inst21.IN1
SEL => inst24.IN1
SEL => inst27.IN1
SEL => inst30.IN1
INB[0] => inst13.IN1
INB[1] => inst8.IN1
INB[2] => inst6.IN1
INB[3] => inst4.IN1
INB[4] => inst1.IN1
INB[5] => inst16.IN1
INB[6] => inst19.IN1
INB[7] => inst22.IN1
INB[8] => inst25.IN1
INB[9] => inst28.IN1
INB[10] => inst31.IN1
INA[0] => inst12.IN0
INA[1] => inst11.IN0
INA[2] => inst10.IN0
INA[3] => inst3.IN0
INA[4] => inst.IN0
INA[5] => inst15.IN0
INA[6] => inst18.IN0
INA[7] => inst21.IN0
INA[8] => inst24.IN0
INA[9] => inst27.IN0
INA[10] => inst30.IN0


|EV20|PC:PC|LatchpPC:inst1
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
sys_clk => output[0]~reg0.CLK
sys_clk => output[1]~reg0.CLK
sys_clk => output[2]~reg0.CLK
sys_clk => output[3]~reg0.CLK
sys_clk => output[4]~reg0.CLK
sys_clk => output[5]~reg0.CLK
sys_clk => output[6]~reg0.CLK
sys_clk => output[7]~reg0.CLK
sys_clk => output[8]~reg0.CLK
sys_clk => output[9]~reg0.CLK
sys_clk => output[10]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|PC:PC|MUX_11b:inst4
ADDR_OUT[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
SEL => inst33.IN0
SEL => inst12.IN1
SEL => inst11.IN1
SEL => inst10.IN1
SEL => inst3.IN1
SEL => inst.IN1
SEL => inst15.IN1
SEL => inst18.IN1
SEL => inst21.IN1
SEL => inst24.IN1
SEL => inst27.IN1
SEL => inst30.IN1
INB[0] => inst13.IN1
INB[1] => inst8.IN1
INB[2] => inst6.IN1
INB[3] => inst4.IN1
INB[4] => inst1.IN1
INB[5] => inst16.IN1
INB[6] => inst19.IN1
INB[7] => inst22.IN1
INB[8] => inst25.IN1
INB[9] => inst28.IN1
INB[10] => inst31.IN1
INA[0] => inst12.IN0
INA[1] => inst11.IN0
INA[2] => inst10.IN0
INA[3] => inst3.IN0
INA[4] => inst.IN0
INA[5] => inst15.IN0
INA[6] => inst18.IN0
INA[7] => inst21.IN0
INA[8] => inst24.IN0
INA[9] => inst27.IN0
INA[10] => inst30.IN0


|EV20|PC:PC|INC_11b:inst
ADDR_OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ADDR_IN[0] => inst.IN0
ADDR_IN[0] => inst2.IN0
ADDR_IN[1] => inst3.IN0
ADDR_IN[1] => inst4.IN0
ADDR_IN[2] => inst5.IN0
ADDR_IN[2] => inst6.IN0
ADDR_IN[3] => inst7.IN0
ADDR_IN[3] => inst8.IN0
ADDR_IN[4] => inst9.IN0
ADDR_IN[4] => inst10.IN0
ADDR_IN[5] => inst11.IN0
ADDR_IN[5] => inst12.IN0
ADDR_IN[6] => inst13.IN0
ADDR_IN[6] => inst14.IN0
ADDR_IN[7] => inst15.IN0
ADDR_IN[7] => inst16.IN0
ADDR_IN[8] => inst17.IN0
ADDR_IN[8] => inst18.IN0
ADDR_IN[9] => inst19.IN0
ADDR_IN[9] => inst20.IN0
ADDR_IN[10] => inst21.IN0


|EV20|loadPC:loadBlock
W[0] => Equal2.IN31
W[1] => Equal2.IN30
W[2] => Equal2.IN29
W[3] => Equal2.IN28
W[4] => Equal2.IN27
W[5] => Equal2.IN26
W[6] => Equal2.IN25
W[7] => Equal2.IN24
W[8] => Equal2.IN23
W[9] => Equal2.IN22
W[10] => Equal2.IN21
W[11] => Equal2.IN20
W[12] => Equal2.IN19
W[13] => Equal2.IN18
W[14] => Equal2.IN17
W[15] => Equal2.IN16
W[15] => load.IN1
Instr[0] => Equal6.IN13
Instr[1] => Equal6.IN12
Instr[2] => Equal6.IN11
Instr[3] => Equal5.IN7
Instr[3] => Equal6.IN10
Instr[4] => Equal0.IN5
Instr[4] => Equal1.IN5
Instr[4] => Equal3.IN5
Instr[4] => Equal4.IN5
Instr[4] => Equal5.IN6
Instr[4] => Equal6.IN9
Instr[5] => Equal0.IN4
Instr[5] => Equal1.IN4
Instr[5] => Equal3.IN4
Instr[5] => Equal4.IN4
Instr[5] => Equal5.IN5
Instr[5] => Equal6.IN8
Instr[6] => Equal0.IN3
Instr[6] => Equal1.IN3
Instr[6] => Equal3.IN3
Instr[6] => Equal4.IN3
Instr[6] => Equal5.IN4
Instr[6] => Equal6.IN7
carry_out => load.IN1
load <= load.DB_MAX_OUTPUT_PORT_TYPE


|EV20|CYBlock:CarryBlock
carry_in <= inst8.DB_MAX_OUTPUT_PORT_TYPE
sys_clk => inst8.CLK
ALU_C[0] => inst6.IN3
ALU_C[0] => inst5.IN0
ALU_C[1] => inst6.IN2
ALU_C[1] => inst3.IN0
ALU_C[2] => inst2.IN0
ALU_C[2] => inst1.IN1
ALU_C[3] => inst6.IN0
ALU_C[3] => inst1.IN0
carry_out => myMux:inst.input[0]


|EV20|CYBlock:CarryBlock|myMux:inst
input[0] => output.DATAA
input[1] => output.DATAB
sel => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|EV20|LatchAluShift:LAS
Carry_out <= ALU:inst1.cy_out
carry_in => ALU:inst1.cy_in
sys_clk => Latch16:LatchA.sys_clk
sys_clk => Latch16:LatchB.sys_clk
sys_clk => Latch16:inst4.sys_clk
A[0] => Latch16:LatchA.input[0]
A[1] => Latch16:LatchA.input[1]
A[2] => Latch16:LatchA.input[2]
A[3] => Latch16:LatchA.input[3]
A[4] => Latch16:LatchA.input[4]
A[5] => Latch16:LatchA.input[5]
A[6] => Latch16:LatchA.input[6]
A[7] => Latch16:LatchA.input[7]
A[8] => Latch16:LatchA.input[8]
A[9] => Latch16:LatchA.input[9]
A[10] => Latch16:LatchA.input[10]
A[11] => Latch16:LatchA.input[11]
A[12] => Latch16:LatchA.input[12]
A[13] => Latch16:LatchA.input[13]
A[14] => Latch16:LatchA.input[14]
A[15] => Latch16:LatchA.input[15]
B[0] => Latch16:LatchB.input[0]
B[1] => Latch16:LatchB.input[1]
B[2] => Latch16:LatchB.input[2]
B[3] => Latch16:LatchB.input[3]
B[4] => Latch16:LatchB.input[4]
B[5] => Latch16:LatchB.input[5]
B[6] => Latch16:LatchB.input[6]
B[7] => Latch16:LatchB.input[7]
B[8] => Latch16:LatchB.input[8]
B[9] => Latch16:LatchB.input[9]
B[10] => Latch16:LatchB.input[10]
B[11] => Latch16:LatchB.input[11]
B[12] => Latch16:LatchB.input[12]
B[13] => Latch16:LatchB.input[13]
B[14] => Latch16:LatchB.input[14]
B[15] => Latch16:LatchB.input[15]
ALU_C[0] => ALU:inst1.ctrl[0]
ALU_C[1] => ALU:inst1.ctrl[1]
ALU_C[2] => ALU:inst1.ctrl[2]
ALU_C[3] => ALU:inst1.ctrl[3]
From_C[0] <= Latch16:inst4.output[0]
From_C[1] <= Latch16:inst4.output[1]
From_C[2] <= Latch16:inst4.output[2]
From_C[3] <= Latch16:inst4.output[3]
From_C[4] <= Latch16:inst4.output[4]
From_C[5] <= Latch16:inst4.output[5]
From_C[6] <= Latch16:inst4.output[6]
From_C[7] <= Latch16:inst4.output[7]
From_C[8] <= Latch16:inst4.output[8]
From_C[9] <= Latch16:inst4.output[9]
From_C[10] <= Latch16:inst4.output[10]
From_C[11] <= Latch16:inst4.output[11]
From_C[12] <= Latch16:inst4.output[12]
From_C[13] <= Latch16:inst4.output[13]
From_C[14] <= Latch16:inst4.output[14]
From_C[15] <= Latch16:inst4.output[15]
sh[0] => shifter:inst2.ctrl[0]
sh[1] => shifter:inst2.ctrl[1]


|EV20|LatchAluShift:LAS|ALU:inst1
a[0] => out_aux.IN0
a[0] => out_aux.IN0
a[0] => Add0.IN16
a[0] => out_aux.DATAB
a[0] => out_aux.DATAB
a[1] => out_aux.IN0
a[1] => out_aux.IN0
a[1] => Add0.IN15
a[1] => out_aux.DATAB
a[1] => out_aux.DATAB
a[2] => out_aux.IN0
a[2] => out_aux.IN0
a[2] => Add0.IN14
a[2] => out_aux.DATAB
a[2] => out_aux.DATAB
a[3] => out_aux.IN0
a[3] => out_aux.IN0
a[3] => Add0.IN13
a[3] => out_aux.DATAB
a[3] => out_aux.DATAB
a[4] => out_aux.IN0
a[4] => out_aux.IN0
a[4] => Add0.IN12
a[4] => out_aux.DATAB
a[4] => out_aux.DATAB
a[5] => out_aux.IN0
a[5] => out_aux.IN0
a[5] => Add0.IN11
a[5] => out_aux.DATAB
a[5] => out_aux.DATAB
a[6] => out_aux.IN0
a[6] => out_aux.IN0
a[6] => Add0.IN10
a[6] => out_aux.DATAB
a[6] => out_aux.DATAB
a[7] => out_aux.IN0
a[7] => out_aux.IN0
a[7] => Add0.IN9
a[7] => out_aux.DATAB
a[7] => out_aux.DATAB
a[8] => out_aux.IN0
a[8] => out_aux.IN0
a[8] => Add0.IN8
a[8] => out_aux.DATAB
a[8] => out_aux.DATAB
a[9] => out_aux.IN0
a[9] => out_aux.IN0
a[9] => Add0.IN7
a[9] => out_aux.DATAB
a[9] => out_aux.DATAB
a[10] => out_aux.IN0
a[10] => out_aux.IN0
a[10] => Add0.IN6
a[10] => out_aux.DATAB
a[10] => out_aux.DATAB
a[11] => out_aux.IN0
a[11] => out_aux.IN0
a[11] => Add0.IN5
a[11] => out_aux.DATAB
a[11] => out_aux.DATAB
a[12] => out_aux.IN0
a[12] => out_aux.IN0
a[12] => Add0.IN4
a[12] => out_aux.DATAB
a[12] => out_aux.DATAB
a[13] => out_aux.IN0
a[13] => out_aux.IN0
a[13] => Add0.IN3
a[13] => out_aux.DATAB
a[13] => out_aux.DATAB
a[14] => out_aux.IN0
a[14] => out_aux.IN0
a[14] => Add0.IN2
a[14] => out_aux.DATAB
a[14] => out_aux.DATAB
a[15] => out_aux.IN0
a[15] => out_aux.IN0
a[15] => Add0.IN1
a[15] => out_aux.DATAB
a[15] => out_aux.DATAB
b[0] => out_aux.IN1
b[0] => out_aux.IN1
b[0] => Add0.IN32
b[0] => out_aux.DATAB
b[0] => out_aux.DATAB
b[1] => out_aux.IN1
b[1] => out_aux.IN1
b[1] => Add0.IN31
b[1] => out_aux.DATAB
b[1] => out_aux.DATAB
b[2] => out_aux.IN1
b[2] => out_aux.IN1
b[2] => Add0.IN30
b[2] => out_aux.DATAB
b[2] => out_aux.DATAB
b[3] => out_aux.IN1
b[3] => out_aux.IN1
b[3] => Add0.IN29
b[3] => out_aux.DATAB
b[3] => out_aux.DATAB
b[4] => out_aux.IN1
b[4] => out_aux.IN1
b[4] => Add0.IN28
b[4] => out_aux.DATAB
b[4] => out_aux.DATAB
b[5] => out_aux.IN1
b[5] => out_aux.IN1
b[5] => Add0.IN27
b[5] => out_aux.DATAB
b[5] => out_aux.DATAB
b[6] => out_aux.IN1
b[6] => out_aux.IN1
b[6] => Add0.IN26
b[6] => out_aux.DATAB
b[6] => out_aux.DATAB
b[7] => out_aux.IN1
b[7] => out_aux.IN1
b[7] => Add0.IN25
b[7] => out_aux.DATAB
b[7] => out_aux.DATAB
b[8] => out_aux.IN1
b[8] => out_aux.IN1
b[8] => Add0.IN24
b[8] => out_aux.DATAB
b[8] => out_aux.DATAB
b[9] => out_aux.IN1
b[9] => out_aux.IN1
b[9] => Add0.IN23
b[9] => out_aux.DATAB
b[9] => out_aux.DATAB
b[10] => out_aux.IN1
b[10] => out_aux.IN1
b[10] => Add0.IN22
b[10] => out_aux.DATAB
b[10] => out_aux.DATAB
b[11] => out_aux.IN1
b[11] => out_aux.IN1
b[11] => Add0.IN21
b[11] => out_aux.DATAB
b[11] => out_aux.DATAB
b[12] => out_aux.IN1
b[12] => out_aux.IN1
b[12] => Add0.IN20
b[12] => out_aux.DATAB
b[12] => out_aux.DATAB
b[13] => out_aux.IN1
b[13] => out_aux.IN1
b[13] => Add0.IN19
b[13] => out_aux.DATAB
b[13] => out_aux.DATAB
b[14] => out_aux.IN1
b[14] => out_aux.IN1
b[14] => Add0.IN18
b[14] => out_aux.DATAB
b[14] => out_aux.DATAB
b[15] => out_aux.IN1
b[15] => out_aux.IN1
b[15] => Add0.IN17
b[15] => out_aux.DATAB
b[15] => out_aux.DATAB
ctrl[0] => Equal0.IN7
ctrl[0] => Equal1.IN7
ctrl[0] => Equal2.IN7
ctrl[0] => Equal3.IN7
ctrl[0] => Equal4.IN7
ctrl[0] => Equal5.IN7
ctrl[0] => Equal6.IN7
ctrl[0] => Equal7.IN7
ctrl[0] => Equal8.IN7
ctrl[0] => Equal9.IN7
ctrl[0] => Equal10.IN7
ctrl[0] => Equal11.IN7
ctrl[0] => Equal12.IN7
ctrl[1] => Equal0.IN6
ctrl[1] => Equal1.IN6
ctrl[1] => Equal2.IN6
ctrl[1] => Equal3.IN6
ctrl[1] => Equal4.IN6
ctrl[1] => Equal5.IN6
ctrl[1] => Equal6.IN6
ctrl[1] => Equal7.IN6
ctrl[1] => Equal8.IN6
ctrl[1] => Equal9.IN6
ctrl[1] => Equal10.IN6
ctrl[1] => Equal11.IN6
ctrl[1] => Equal12.IN6
ctrl[2] => Equal0.IN5
ctrl[2] => Equal1.IN5
ctrl[2] => Equal2.IN5
ctrl[2] => Equal3.IN5
ctrl[2] => Equal4.IN5
ctrl[2] => Equal5.IN5
ctrl[2] => Equal6.IN5
ctrl[2] => Equal7.IN5
ctrl[2] => Equal8.IN5
ctrl[2] => Equal9.IN5
ctrl[2] => Equal10.IN5
ctrl[2] => Equal11.IN5
ctrl[2] => Equal12.IN5
ctrl[3] => Equal0.IN4
ctrl[3] => Equal1.IN4
ctrl[3] => Equal2.IN4
ctrl[3] => Equal3.IN4
ctrl[3] => Equal4.IN4
ctrl[3] => Equal5.IN4
ctrl[3] => Equal6.IN4
ctrl[3] => Equal7.IN4
ctrl[3] => Equal8.IN4
ctrl[3] => Equal9.IN4
ctrl[3] => Equal10.IN4
ctrl[3] => Equal11.IN4
ctrl[3] => Equal12.IN4
cy_in => out_aux.DATAA
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => Add1.IN34
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_in => out_aux.DATAB
cy_out <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= out_aux.DB_MAX_OUTPUT_PORT_TYPE


|EV20|LatchAluShift:LAS|Latch16:LatchA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
sys_clk => output[0]~reg0.CLK
sys_clk => output[1]~reg0.CLK
sys_clk => output[2]~reg0.CLK
sys_clk => output[3]~reg0.CLK
sys_clk => output[4]~reg0.CLK
sys_clk => output[5]~reg0.CLK
sys_clk => output[6]~reg0.CLK
sys_clk => output[7]~reg0.CLK
sys_clk => output[8]~reg0.CLK
sys_clk => output[9]~reg0.CLK
sys_clk => output[10]~reg0.CLK
sys_clk => output[11]~reg0.CLK
sys_clk => output[12]~reg0.CLK
sys_clk => output[13]~reg0.CLK
sys_clk => output[14]~reg0.CLK
sys_clk => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|LatchAluShift:LAS|Latch16:LatchB
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
sys_clk => output[0]~reg0.CLK
sys_clk => output[1]~reg0.CLK
sys_clk => output[2]~reg0.CLK
sys_clk => output[3]~reg0.CLK
sys_clk => output[4]~reg0.CLK
sys_clk => output[5]~reg0.CLK
sys_clk => output[6]~reg0.CLK
sys_clk => output[7]~reg0.CLK
sys_clk => output[8]~reg0.CLK
sys_clk => output[9]~reg0.CLK
sys_clk => output[10]~reg0.CLK
sys_clk => output[11]~reg0.CLK
sys_clk => output[12]~reg0.CLK
sys_clk => output[13]~reg0.CLK
sys_clk => output[14]~reg0.CLK
sys_clk => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|LatchAluShift:LAS|Latch16:inst4
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
sys_clk => output[0]~reg0.CLK
sys_clk => output[1]~reg0.CLK
sys_clk => output[2]~reg0.CLK
sys_clk => output[3]~reg0.CLK
sys_clk => output[4]~reg0.CLK
sys_clk => output[5]~reg0.CLK
sys_clk => output[6]~reg0.CLK
sys_clk => output[7]~reg0.CLK
sys_clk => output[8]~reg0.CLK
sys_clk => output[9]~reg0.CLK
sys_clk => output[10]~reg0.CLK
sys_clk => output[11]~reg0.CLK
sys_clk => output[12]~reg0.CLK
sys_clk => output[13]~reg0.CLK
sys_clk => output[14]~reg0.CLK
sys_clk => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|LatchAluShift:LAS|shifter:inst2
input[0] => output.DATAB
input[0] => output.DATAA
input[1] => output.DATAB
input[1] => output.DATAA
input[1] => output.DATAB
input[2] => output.DATAB
input[2] => output.DATAA
input[2] => output.DATAB
input[3] => output.DATAB
input[3] => output.DATAA
input[3] => output.DATAB
input[4] => output.DATAB
input[4] => output.DATAA
input[4] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAA
input[5] => output.DATAB
input[6] => output.DATAB
input[6] => output.DATAA
input[6] => output.DATAB
input[7] => output.DATAB
input[7] => output.DATAA
input[7] => output.DATAB
input[8] => output.DATAB
input[8] => output.DATAA
input[8] => output.DATAB
input[9] => output.DATAB
input[9] => output.DATAA
input[9] => output.DATAB
input[10] => output.DATAB
input[10] => output.DATAA
input[10] => output.DATAB
input[11] => output.DATAB
input[11] => output.DATAA
input[11] => output.DATAB
input[12] => output.DATAB
input[12] => output.DATAA
input[12] => output.DATAB
input[13] => output.DATAB
input[13] => output.DATAA
input[13] => output.DATAB
input[14] => output.DATAB
input[14] => output.DATAA
input[14] => output.DATAB
input[15] => output.DATAA
input[15] => output.DATAB
ctrl[0] => Equal0.IN0
ctrl[0] => Equal1.IN1
ctrl[1] => Equal0.IN1
ctrl[1] => Equal1.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|EV20|KMux:KMux
X[0] => output.DATAB
X[1] => output.DATAB
X[2] => output.DATAB
X[3] => output.DATAB
X[4] => output.DATAB
X[5] => output.DATAB
X[6] => output.DATAB
X[7] => output.DATAB
X[8] => output.DATAB
X[9] => output.DATAB
X[10] => output.DATAB
X[11] => output.DATAB
X[12] => output.DATAB
X[13] => output.DATAB
X[14] => output.DATAB
X[15] => output.DATAB
Y[0] => output.DATAA
Y[1] => output.DATAA
Y[2] => output.DATAA
Y[3] => output.DATAA
Y[4] => output.DATAA
Y[5] => output.DATAA
Y[6] => output.DATAA
Y[7] => output.DATAA
Y[8] => output.DATAA
Y[9] => output.DATAA
Y[10] => output.DATAA
Y[11] => output.DATAA
Y[12] => output.DATAA
Y[13] => output.DATAA
Y[14] => output.DATAA
Y[15] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|EV20|RegisterBank:RegBank
A[0] => Mux0.IN4
A[0] => Mux1.IN4
A[0] => Mux2.IN4
A[0] => Mux3.IN4
A[0] => Mux4.IN4
A[0] => Mux5.IN4
A[0] => Mux6.IN4
A[0] => Mux7.IN4
A[0] => Mux8.IN4
A[0] => Mux9.IN4
A[0] => Mux10.IN4
A[0] => Mux11.IN4
A[0] => Mux12.IN4
A[0] => Mux13.IN4
A[0] => Mux14.IN4
A[0] => Mux15.IN4
A[1] => Mux0.IN3
A[1] => Mux1.IN3
A[1] => Mux2.IN3
A[1] => Mux3.IN3
A[1] => Mux4.IN3
A[1] => Mux5.IN3
A[1] => Mux6.IN3
A[1] => Mux7.IN3
A[1] => Mux8.IN3
A[1] => Mux9.IN3
A[1] => Mux10.IN3
A[1] => Mux11.IN3
A[1] => Mux12.IN3
A[1] => Mux13.IN3
A[1] => Mux14.IN3
A[1] => Mux15.IN3
A[2] => Mux0.IN2
A[2] => Mux1.IN2
A[2] => Mux2.IN2
A[2] => Mux3.IN2
A[2] => Mux4.IN2
A[2] => Mux5.IN2
A[2] => Mux6.IN2
A[2] => Mux7.IN2
A[2] => Mux8.IN2
A[2] => Mux9.IN2
A[2] => Mux10.IN2
A[2] => Mux11.IN2
A[2] => Mux12.IN2
A[2] => Mux13.IN2
A[2] => Mux14.IN2
A[2] => Mux15.IN2
A[3] => Mux0.IN1
A[3] => Mux1.IN1
A[3] => Mux2.IN1
A[3] => Mux3.IN1
A[3] => Mux4.IN1
A[3] => Mux5.IN1
A[3] => Mux6.IN1
A[3] => Mux7.IN1
A[3] => Mux8.IN1
A[3] => Mux9.IN1
A[3] => Mux10.IN1
A[3] => Mux11.IN1
A[3] => Mux12.IN1
A[3] => Mux13.IN1
A[3] => Mux14.IN1
A[3] => Mux15.IN1
A[4] => Mux0.IN0
A[4] => Mux1.IN0
A[4] => Mux2.IN0
A[4] => Mux3.IN0
A[4] => Mux4.IN0
A[4] => Mux5.IN0
A[4] => Mux6.IN0
A[4] => Mux7.IN0
A[4] => Mux8.IN0
A[4] => Mux9.IN0
A[4] => Mux10.IN0
A[4] => Mux11.IN0
A[4] => Mux12.IN0
A[4] => Mux13.IN0
A[4] => Mux14.IN0
A[4] => Mux15.IN0
B[0] => LessThan0.IN12
B[0] => Mux16.IN34
B[0] => Mux17.IN34
B[0] => Mux18.IN34
B[0] => Mux19.IN34
B[0] => Mux20.IN34
B[0] => Mux21.IN34
B[0] => Mux22.IN34
B[0] => Mux23.IN34
B[0] => Mux24.IN34
B[0] => Mux25.IN34
B[0] => Mux26.IN34
B[0] => Mux27.IN34
B[0] => Mux28.IN34
B[0] => Mux29.IN34
B[0] => Mux30.IN34
B[0] => Mux31.IN34
B[1] => LessThan0.IN11
B[1] => Mux16.IN33
B[1] => Mux17.IN33
B[1] => Mux18.IN33
B[1] => Mux19.IN33
B[1] => Mux20.IN33
B[1] => Mux21.IN33
B[1] => Mux22.IN33
B[1] => Mux23.IN33
B[1] => Mux24.IN33
B[1] => Mux25.IN33
B[1] => Mux26.IN33
B[1] => Mux27.IN33
B[1] => Mux28.IN33
B[1] => Mux29.IN33
B[1] => Mux30.IN33
B[1] => Mux31.IN33
B[2] => LessThan0.IN10
B[2] => Mux16.IN32
B[2] => Mux17.IN32
B[2] => Mux18.IN32
B[2] => Mux19.IN32
B[2] => Mux20.IN32
B[2] => Mux21.IN32
B[2] => Mux22.IN32
B[2] => Mux23.IN32
B[2] => Mux24.IN32
B[2] => Mux25.IN32
B[2] => Mux26.IN32
B[2] => Mux27.IN32
B[2] => Mux28.IN32
B[2] => Mux29.IN32
B[2] => Mux30.IN32
B[2] => Mux31.IN32
B[3] => LessThan0.IN9
B[3] => Mux16.IN31
B[3] => Mux17.IN31
B[3] => Mux18.IN31
B[3] => Mux19.IN31
B[3] => Mux20.IN31
B[3] => Mux21.IN31
B[3] => Mux22.IN31
B[3] => Mux23.IN31
B[3] => Mux24.IN31
B[3] => Mux25.IN31
B[3] => Mux26.IN31
B[3] => Mux27.IN31
B[3] => Mux28.IN31
B[3] => Mux29.IN31
B[3] => Mux30.IN31
B[3] => Mux31.IN31
B[4] => LessThan0.IN8
B[4] => Mux16.IN30
B[4] => Mux17.IN30
B[4] => Mux18.IN30
B[4] => Mux19.IN30
B[4] => Mux20.IN30
B[4] => Mux21.IN30
B[4] => Mux22.IN30
B[4] => Mux23.IN30
B[4] => Mux24.IN30
B[4] => Mux25.IN30
B[4] => Mux26.IN30
B[4] => Mux27.IN30
B[4] => Mux28.IN30
B[4] => Mux29.IN30
B[4] => Mux30.IN30
B[4] => Mux31.IN30
B[5] => LessThan0.IN7
B[5] => Mux16.IN29
B[5] => Mux17.IN29
B[5] => Mux18.IN29
B[5] => Mux19.IN29
B[5] => Mux20.IN29
B[5] => Mux21.IN29
B[5] => Mux22.IN29
B[5] => Mux23.IN29
B[5] => Mux24.IN29
B[5] => Mux25.IN29
B[5] => Mux26.IN29
B[5] => Mux27.IN29
B[5] => Mux28.IN29
B[5] => Mux29.IN29
B[5] => Mux30.IN29
B[5] => Mux31.IN29
C[0] => LessThan1.IN12
C[0] => Decoder0.IN5
C[1] => LessThan1.IN11
C[1] => Decoder0.IN4
C[2] => LessThan1.IN10
C[2] => Decoder0.IN3
C[3] => LessThan1.IN9
C[3] => Decoder0.IN2
C[4] => LessThan1.IN8
C[4] => Decoder0.IN1
C[5] => LessThan1.IN7
C[5] => Decoder0.IN0
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[0] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[1] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[2] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[3] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[4] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[5] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[6] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[7] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[8] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[9] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[10] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[11] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[12] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[13] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[14] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
From_C[15] => reg_map.DATAB
sys_clk => reg_map[34][0].CLK
sys_clk => reg_map[34][1].CLK
sys_clk => reg_map[34][2].CLK
sys_clk => reg_map[34][3].CLK
sys_clk => reg_map[34][4].CLK
sys_clk => reg_map[34][5].CLK
sys_clk => reg_map[34][6].CLK
sys_clk => reg_map[34][7].CLK
sys_clk => reg_map[34][8].CLK
sys_clk => reg_map[34][9].CLK
sys_clk => reg_map[34][10].CLK
sys_clk => reg_map[34][11].CLK
sys_clk => reg_map[34][12].CLK
sys_clk => reg_map[34][13].CLK
sys_clk => reg_map[34][14].CLK
sys_clk => reg_map[34][15].CLK
sys_clk => reg_map[33][0].CLK
sys_clk => reg_map[33][1].CLK
sys_clk => reg_map[33][2].CLK
sys_clk => reg_map[33][3].CLK
sys_clk => reg_map[33][4].CLK
sys_clk => reg_map[33][5].CLK
sys_clk => reg_map[33][6].CLK
sys_clk => reg_map[33][7].CLK
sys_clk => reg_map[33][8].CLK
sys_clk => reg_map[33][9].CLK
sys_clk => reg_map[33][10].CLK
sys_clk => reg_map[33][11].CLK
sys_clk => reg_map[33][12].CLK
sys_clk => reg_map[33][13].CLK
sys_clk => reg_map[33][14].CLK
sys_clk => reg_map[33][15].CLK
sys_clk => reg_map[32][0].CLK
sys_clk => reg_map[32][1].CLK
sys_clk => reg_map[32][2].CLK
sys_clk => reg_map[32][3].CLK
sys_clk => reg_map[32][4].CLK
sys_clk => reg_map[32][5].CLK
sys_clk => reg_map[32][6].CLK
sys_clk => reg_map[32][7].CLK
sys_clk => reg_map[32][8].CLK
sys_clk => reg_map[32][9].CLK
sys_clk => reg_map[32][10].CLK
sys_clk => reg_map[32][11].CLK
sys_clk => reg_map[32][12].CLK
sys_clk => reg_map[32][13].CLK
sys_clk => reg_map[32][14].CLK
sys_clk => reg_map[32][15].CLK
sys_clk => reg_map[31][0].CLK
sys_clk => reg_map[31][1].CLK
sys_clk => reg_map[31][2].CLK
sys_clk => reg_map[31][3].CLK
sys_clk => reg_map[31][4].CLK
sys_clk => reg_map[31][5].CLK
sys_clk => reg_map[31][6].CLK
sys_clk => reg_map[31][7].CLK
sys_clk => reg_map[31][8].CLK
sys_clk => reg_map[31][9].CLK
sys_clk => reg_map[31][10].CLK
sys_clk => reg_map[31][11].CLK
sys_clk => reg_map[31][12].CLK
sys_clk => reg_map[31][13].CLK
sys_clk => reg_map[31][14].CLK
sys_clk => reg_map[31][15].CLK
sys_clk => reg_map[30][0].CLK
sys_clk => reg_map[30][1].CLK
sys_clk => reg_map[30][2].CLK
sys_clk => reg_map[30][3].CLK
sys_clk => reg_map[30][4].CLK
sys_clk => reg_map[30][5].CLK
sys_clk => reg_map[30][6].CLK
sys_clk => reg_map[30][7].CLK
sys_clk => reg_map[30][8].CLK
sys_clk => reg_map[30][9].CLK
sys_clk => reg_map[30][10].CLK
sys_clk => reg_map[30][11].CLK
sys_clk => reg_map[30][12].CLK
sys_clk => reg_map[30][13].CLK
sys_clk => reg_map[30][14].CLK
sys_clk => reg_map[30][15].CLK
sys_clk => reg_map[29][0].CLK
sys_clk => reg_map[29][1].CLK
sys_clk => reg_map[29][2].CLK
sys_clk => reg_map[29][3].CLK
sys_clk => reg_map[29][4].CLK
sys_clk => reg_map[29][5].CLK
sys_clk => reg_map[29][6].CLK
sys_clk => reg_map[29][7].CLK
sys_clk => reg_map[29][8].CLK
sys_clk => reg_map[29][9].CLK
sys_clk => reg_map[29][10].CLK
sys_clk => reg_map[29][11].CLK
sys_clk => reg_map[29][12].CLK
sys_clk => reg_map[29][13].CLK
sys_clk => reg_map[29][14].CLK
sys_clk => reg_map[29][15].CLK
sys_clk => reg_map[28][0].CLK
sys_clk => reg_map[28][1].CLK
sys_clk => reg_map[28][2].CLK
sys_clk => reg_map[28][3].CLK
sys_clk => reg_map[28][4].CLK
sys_clk => reg_map[28][5].CLK
sys_clk => reg_map[28][6].CLK
sys_clk => reg_map[28][7].CLK
sys_clk => reg_map[28][8].CLK
sys_clk => reg_map[28][9].CLK
sys_clk => reg_map[28][10].CLK
sys_clk => reg_map[28][11].CLK
sys_clk => reg_map[28][12].CLK
sys_clk => reg_map[28][13].CLK
sys_clk => reg_map[28][14].CLK
sys_clk => reg_map[28][15].CLK
sys_clk => reg_map[27][0].CLK
sys_clk => reg_map[27][1].CLK
sys_clk => reg_map[27][2].CLK
sys_clk => reg_map[27][3].CLK
sys_clk => reg_map[27][4].CLK
sys_clk => reg_map[27][5].CLK
sys_clk => reg_map[27][6].CLK
sys_clk => reg_map[27][7].CLK
sys_clk => reg_map[27][8].CLK
sys_clk => reg_map[27][9].CLK
sys_clk => reg_map[27][10].CLK
sys_clk => reg_map[27][11].CLK
sys_clk => reg_map[27][12].CLK
sys_clk => reg_map[27][13].CLK
sys_clk => reg_map[27][14].CLK
sys_clk => reg_map[27][15].CLK
sys_clk => reg_map[26][0].CLK
sys_clk => reg_map[26][1].CLK
sys_clk => reg_map[26][2].CLK
sys_clk => reg_map[26][3].CLK
sys_clk => reg_map[26][4].CLK
sys_clk => reg_map[26][5].CLK
sys_clk => reg_map[26][6].CLK
sys_clk => reg_map[26][7].CLK
sys_clk => reg_map[26][8].CLK
sys_clk => reg_map[26][9].CLK
sys_clk => reg_map[26][10].CLK
sys_clk => reg_map[26][11].CLK
sys_clk => reg_map[26][12].CLK
sys_clk => reg_map[26][13].CLK
sys_clk => reg_map[26][14].CLK
sys_clk => reg_map[26][15].CLK
sys_clk => reg_map[25][0].CLK
sys_clk => reg_map[25][1].CLK
sys_clk => reg_map[25][2].CLK
sys_clk => reg_map[25][3].CLK
sys_clk => reg_map[25][4].CLK
sys_clk => reg_map[25][5].CLK
sys_clk => reg_map[25][6].CLK
sys_clk => reg_map[25][7].CLK
sys_clk => reg_map[25][8].CLK
sys_clk => reg_map[25][9].CLK
sys_clk => reg_map[25][10].CLK
sys_clk => reg_map[25][11].CLK
sys_clk => reg_map[25][12].CLK
sys_clk => reg_map[25][13].CLK
sys_clk => reg_map[25][14].CLK
sys_clk => reg_map[25][15].CLK
sys_clk => reg_map[24][0].CLK
sys_clk => reg_map[24][1].CLK
sys_clk => reg_map[24][2].CLK
sys_clk => reg_map[24][3].CLK
sys_clk => reg_map[24][4].CLK
sys_clk => reg_map[24][5].CLK
sys_clk => reg_map[24][6].CLK
sys_clk => reg_map[24][7].CLK
sys_clk => reg_map[24][8].CLK
sys_clk => reg_map[24][9].CLK
sys_clk => reg_map[24][10].CLK
sys_clk => reg_map[24][11].CLK
sys_clk => reg_map[24][12].CLK
sys_clk => reg_map[24][13].CLK
sys_clk => reg_map[24][14].CLK
sys_clk => reg_map[24][15].CLK
sys_clk => reg_map[23][0].CLK
sys_clk => reg_map[23][1].CLK
sys_clk => reg_map[23][2].CLK
sys_clk => reg_map[23][3].CLK
sys_clk => reg_map[23][4].CLK
sys_clk => reg_map[23][5].CLK
sys_clk => reg_map[23][6].CLK
sys_clk => reg_map[23][7].CLK
sys_clk => reg_map[23][8].CLK
sys_clk => reg_map[23][9].CLK
sys_clk => reg_map[23][10].CLK
sys_clk => reg_map[23][11].CLK
sys_clk => reg_map[23][12].CLK
sys_clk => reg_map[23][13].CLK
sys_clk => reg_map[23][14].CLK
sys_clk => reg_map[23][15].CLK
sys_clk => reg_map[22][0].CLK
sys_clk => reg_map[22][1].CLK
sys_clk => reg_map[22][2].CLK
sys_clk => reg_map[22][3].CLK
sys_clk => reg_map[22][4].CLK
sys_clk => reg_map[22][5].CLK
sys_clk => reg_map[22][6].CLK
sys_clk => reg_map[22][7].CLK
sys_clk => reg_map[22][8].CLK
sys_clk => reg_map[22][9].CLK
sys_clk => reg_map[22][10].CLK
sys_clk => reg_map[22][11].CLK
sys_clk => reg_map[22][12].CLK
sys_clk => reg_map[22][13].CLK
sys_clk => reg_map[22][14].CLK
sys_clk => reg_map[22][15].CLK
sys_clk => reg_map[21][0].CLK
sys_clk => reg_map[21][1].CLK
sys_clk => reg_map[21][2].CLK
sys_clk => reg_map[21][3].CLK
sys_clk => reg_map[21][4].CLK
sys_clk => reg_map[21][5].CLK
sys_clk => reg_map[21][6].CLK
sys_clk => reg_map[21][7].CLK
sys_clk => reg_map[21][8].CLK
sys_clk => reg_map[21][9].CLK
sys_clk => reg_map[21][10].CLK
sys_clk => reg_map[21][11].CLK
sys_clk => reg_map[21][12].CLK
sys_clk => reg_map[21][13].CLK
sys_clk => reg_map[21][14].CLK
sys_clk => reg_map[21][15].CLK
sys_clk => reg_map[20][0].CLK
sys_clk => reg_map[20][1].CLK
sys_clk => reg_map[20][2].CLK
sys_clk => reg_map[20][3].CLK
sys_clk => reg_map[20][4].CLK
sys_clk => reg_map[20][5].CLK
sys_clk => reg_map[20][6].CLK
sys_clk => reg_map[20][7].CLK
sys_clk => reg_map[20][8].CLK
sys_clk => reg_map[20][9].CLK
sys_clk => reg_map[20][10].CLK
sys_clk => reg_map[20][11].CLK
sys_clk => reg_map[20][12].CLK
sys_clk => reg_map[20][13].CLK
sys_clk => reg_map[20][14].CLK
sys_clk => reg_map[20][15].CLK
sys_clk => reg_map[19][0].CLK
sys_clk => reg_map[19][1].CLK
sys_clk => reg_map[19][2].CLK
sys_clk => reg_map[19][3].CLK
sys_clk => reg_map[19][4].CLK
sys_clk => reg_map[19][5].CLK
sys_clk => reg_map[19][6].CLK
sys_clk => reg_map[19][7].CLK
sys_clk => reg_map[19][8].CLK
sys_clk => reg_map[19][9].CLK
sys_clk => reg_map[19][10].CLK
sys_clk => reg_map[19][11].CLK
sys_clk => reg_map[19][12].CLK
sys_clk => reg_map[19][13].CLK
sys_clk => reg_map[19][14].CLK
sys_clk => reg_map[19][15].CLK
sys_clk => reg_map[18][0].CLK
sys_clk => reg_map[18][1].CLK
sys_clk => reg_map[18][2].CLK
sys_clk => reg_map[18][3].CLK
sys_clk => reg_map[18][4].CLK
sys_clk => reg_map[18][5].CLK
sys_clk => reg_map[18][6].CLK
sys_clk => reg_map[18][7].CLK
sys_clk => reg_map[18][8].CLK
sys_clk => reg_map[18][9].CLK
sys_clk => reg_map[18][10].CLK
sys_clk => reg_map[18][11].CLK
sys_clk => reg_map[18][12].CLK
sys_clk => reg_map[18][13].CLK
sys_clk => reg_map[18][14].CLK
sys_clk => reg_map[18][15].CLK
sys_clk => reg_map[17][0].CLK
sys_clk => reg_map[17][1].CLK
sys_clk => reg_map[17][2].CLK
sys_clk => reg_map[17][3].CLK
sys_clk => reg_map[17][4].CLK
sys_clk => reg_map[17][5].CLK
sys_clk => reg_map[17][6].CLK
sys_clk => reg_map[17][7].CLK
sys_clk => reg_map[17][8].CLK
sys_clk => reg_map[17][9].CLK
sys_clk => reg_map[17][10].CLK
sys_clk => reg_map[17][11].CLK
sys_clk => reg_map[17][12].CLK
sys_clk => reg_map[17][13].CLK
sys_clk => reg_map[17][14].CLK
sys_clk => reg_map[17][15].CLK
sys_clk => reg_map[16][0].CLK
sys_clk => reg_map[16][1].CLK
sys_clk => reg_map[16][2].CLK
sys_clk => reg_map[16][3].CLK
sys_clk => reg_map[16][4].CLK
sys_clk => reg_map[16][5].CLK
sys_clk => reg_map[16][6].CLK
sys_clk => reg_map[16][7].CLK
sys_clk => reg_map[16][8].CLK
sys_clk => reg_map[16][9].CLK
sys_clk => reg_map[16][10].CLK
sys_clk => reg_map[16][11].CLK
sys_clk => reg_map[16][12].CLK
sys_clk => reg_map[16][13].CLK
sys_clk => reg_map[16][14].CLK
sys_clk => reg_map[16][15].CLK
sys_clk => reg_map[15][0].CLK
sys_clk => reg_map[15][1].CLK
sys_clk => reg_map[15][2].CLK
sys_clk => reg_map[15][3].CLK
sys_clk => reg_map[15][4].CLK
sys_clk => reg_map[15][5].CLK
sys_clk => reg_map[15][6].CLK
sys_clk => reg_map[15][7].CLK
sys_clk => reg_map[15][8].CLK
sys_clk => reg_map[15][9].CLK
sys_clk => reg_map[15][10].CLK
sys_clk => reg_map[15][11].CLK
sys_clk => reg_map[15][12].CLK
sys_clk => reg_map[15][13].CLK
sys_clk => reg_map[15][14].CLK
sys_clk => reg_map[15][15].CLK
sys_clk => reg_map[14][0].CLK
sys_clk => reg_map[14][1].CLK
sys_clk => reg_map[14][2].CLK
sys_clk => reg_map[14][3].CLK
sys_clk => reg_map[14][4].CLK
sys_clk => reg_map[14][5].CLK
sys_clk => reg_map[14][6].CLK
sys_clk => reg_map[14][7].CLK
sys_clk => reg_map[14][8].CLK
sys_clk => reg_map[14][9].CLK
sys_clk => reg_map[14][10].CLK
sys_clk => reg_map[14][11].CLK
sys_clk => reg_map[14][12].CLK
sys_clk => reg_map[14][13].CLK
sys_clk => reg_map[14][14].CLK
sys_clk => reg_map[14][15].CLK
sys_clk => reg_map[13][0].CLK
sys_clk => reg_map[13][1].CLK
sys_clk => reg_map[13][2].CLK
sys_clk => reg_map[13][3].CLK
sys_clk => reg_map[13][4].CLK
sys_clk => reg_map[13][5].CLK
sys_clk => reg_map[13][6].CLK
sys_clk => reg_map[13][7].CLK
sys_clk => reg_map[13][8].CLK
sys_clk => reg_map[13][9].CLK
sys_clk => reg_map[13][10].CLK
sys_clk => reg_map[13][11].CLK
sys_clk => reg_map[13][12].CLK
sys_clk => reg_map[13][13].CLK
sys_clk => reg_map[13][14].CLK
sys_clk => reg_map[13][15].CLK
sys_clk => reg_map[12][0].CLK
sys_clk => reg_map[12][1].CLK
sys_clk => reg_map[12][2].CLK
sys_clk => reg_map[12][3].CLK
sys_clk => reg_map[12][4].CLK
sys_clk => reg_map[12][5].CLK
sys_clk => reg_map[12][6].CLK
sys_clk => reg_map[12][7].CLK
sys_clk => reg_map[12][8].CLK
sys_clk => reg_map[12][9].CLK
sys_clk => reg_map[12][10].CLK
sys_clk => reg_map[12][11].CLK
sys_clk => reg_map[12][12].CLK
sys_clk => reg_map[12][13].CLK
sys_clk => reg_map[12][14].CLK
sys_clk => reg_map[12][15].CLK
sys_clk => reg_map[11][0].CLK
sys_clk => reg_map[11][1].CLK
sys_clk => reg_map[11][2].CLK
sys_clk => reg_map[11][3].CLK
sys_clk => reg_map[11][4].CLK
sys_clk => reg_map[11][5].CLK
sys_clk => reg_map[11][6].CLK
sys_clk => reg_map[11][7].CLK
sys_clk => reg_map[11][8].CLK
sys_clk => reg_map[11][9].CLK
sys_clk => reg_map[11][10].CLK
sys_clk => reg_map[11][11].CLK
sys_clk => reg_map[11][12].CLK
sys_clk => reg_map[11][13].CLK
sys_clk => reg_map[11][14].CLK
sys_clk => reg_map[11][15].CLK
sys_clk => reg_map[10][0].CLK
sys_clk => reg_map[10][1].CLK
sys_clk => reg_map[10][2].CLK
sys_clk => reg_map[10][3].CLK
sys_clk => reg_map[10][4].CLK
sys_clk => reg_map[10][5].CLK
sys_clk => reg_map[10][6].CLK
sys_clk => reg_map[10][7].CLK
sys_clk => reg_map[10][8].CLK
sys_clk => reg_map[10][9].CLK
sys_clk => reg_map[10][10].CLK
sys_clk => reg_map[10][11].CLK
sys_clk => reg_map[10][12].CLK
sys_clk => reg_map[10][13].CLK
sys_clk => reg_map[10][14].CLK
sys_clk => reg_map[10][15].CLK
sys_clk => reg_map[9][0].CLK
sys_clk => reg_map[9][1].CLK
sys_clk => reg_map[9][2].CLK
sys_clk => reg_map[9][3].CLK
sys_clk => reg_map[9][4].CLK
sys_clk => reg_map[9][5].CLK
sys_clk => reg_map[9][6].CLK
sys_clk => reg_map[9][7].CLK
sys_clk => reg_map[9][8].CLK
sys_clk => reg_map[9][9].CLK
sys_clk => reg_map[9][10].CLK
sys_clk => reg_map[9][11].CLK
sys_clk => reg_map[9][12].CLK
sys_clk => reg_map[9][13].CLK
sys_clk => reg_map[9][14].CLK
sys_clk => reg_map[9][15].CLK
sys_clk => reg_map[8][0].CLK
sys_clk => reg_map[8][1].CLK
sys_clk => reg_map[8][2].CLK
sys_clk => reg_map[8][3].CLK
sys_clk => reg_map[8][4].CLK
sys_clk => reg_map[8][5].CLK
sys_clk => reg_map[8][6].CLK
sys_clk => reg_map[8][7].CLK
sys_clk => reg_map[8][8].CLK
sys_clk => reg_map[8][9].CLK
sys_clk => reg_map[8][10].CLK
sys_clk => reg_map[8][11].CLK
sys_clk => reg_map[8][12].CLK
sys_clk => reg_map[8][13].CLK
sys_clk => reg_map[8][14].CLK
sys_clk => reg_map[8][15].CLK
sys_clk => reg_map[7][0].CLK
sys_clk => reg_map[7][1].CLK
sys_clk => reg_map[7][2].CLK
sys_clk => reg_map[7][3].CLK
sys_clk => reg_map[7][4].CLK
sys_clk => reg_map[7][5].CLK
sys_clk => reg_map[7][6].CLK
sys_clk => reg_map[7][7].CLK
sys_clk => reg_map[7][8].CLK
sys_clk => reg_map[7][9].CLK
sys_clk => reg_map[7][10].CLK
sys_clk => reg_map[7][11].CLK
sys_clk => reg_map[7][12].CLK
sys_clk => reg_map[7][13].CLK
sys_clk => reg_map[7][14].CLK
sys_clk => reg_map[7][15].CLK
sys_clk => reg_map[6][0].CLK
sys_clk => reg_map[6][1].CLK
sys_clk => reg_map[6][2].CLK
sys_clk => reg_map[6][3].CLK
sys_clk => reg_map[6][4].CLK
sys_clk => reg_map[6][5].CLK
sys_clk => reg_map[6][6].CLK
sys_clk => reg_map[6][7].CLK
sys_clk => reg_map[6][8].CLK
sys_clk => reg_map[6][9].CLK
sys_clk => reg_map[6][10].CLK
sys_clk => reg_map[6][11].CLK
sys_clk => reg_map[6][12].CLK
sys_clk => reg_map[6][13].CLK
sys_clk => reg_map[6][14].CLK
sys_clk => reg_map[6][15].CLK
sys_clk => reg_map[5][0].CLK
sys_clk => reg_map[5][1].CLK
sys_clk => reg_map[5][2].CLK
sys_clk => reg_map[5][3].CLK
sys_clk => reg_map[5][4].CLK
sys_clk => reg_map[5][5].CLK
sys_clk => reg_map[5][6].CLK
sys_clk => reg_map[5][7].CLK
sys_clk => reg_map[5][8].CLK
sys_clk => reg_map[5][9].CLK
sys_clk => reg_map[5][10].CLK
sys_clk => reg_map[5][11].CLK
sys_clk => reg_map[5][12].CLK
sys_clk => reg_map[5][13].CLK
sys_clk => reg_map[5][14].CLK
sys_clk => reg_map[5][15].CLK
sys_clk => reg_map[4][0].CLK
sys_clk => reg_map[4][1].CLK
sys_clk => reg_map[4][2].CLK
sys_clk => reg_map[4][3].CLK
sys_clk => reg_map[4][4].CLK
sys_clk => reg_map[4][5].CLK
sys_clk => reg_map[4][6].CLK
sys_clk => reg_map[4][7].CLK
sys_clk => reg_map[4][8].CLK
sys_clk => reg_map[4][9].CLK
sys_clk => reg_map[4][10].CLK
sys_clk => reg_map[4][11].CLK
sys_clk => reg_map[4][12].CLK
sys_clk => reg_map[4][13].CLK
sys_clk => reg_map[4][14].CLK
sys_clk => reg_map[4][15].CLK
sys_clk => reg_map[3][0].CLK
sys_clk => reg_map[3][1].CLK
sys_clk => reg_map[3][2].CLK
sys_clk => reg_map[3][3].CLK
sys_clk => reg_map[3][4].CLK
sys_clk => reg_map[3][5].CLK
sys_clk => reg_map[3][6].CLK
sys_clk => reg_map[3][7].CLK
sys_clk => reg_map[3][8].CLK
sys_clk => reg_map[3][9].CLK
sys_clk => reg_map[3][10].CLK
sys_clk => reg_map[3][11].CLK
sys_clk => reg_map[3][12].CLK
sys_clk => reg_map[3][13].CLK
sys_clk => reg_map[3][14].CLK
sys_clk => reg_map[3][15].CLK
sys_clk => reg_map[2][0].CLK
sys_clk => reg_map[2][1].CLK
sys_clk => reg_map[2][2].CLK
sys_clk => reg_map[2][3].CLK
sys_clk => reg_map[2][4].CLK
sys_clk => reg_map[2][5].CLK
sys_clk => reg_map[2][6].CLK
sys_clk => reg_map[2][7].CLK
sys_clk => reg_map[2][8].CLK
sys_clk => reg_map[2][9].CLK
sys_clk => reg_map[2][10].CLK
sys_clk => reg_map[2][11].CLK
sys_clk => reg_map[2][12].CLK
sys_clk => reg_map[2][13].CLK
sys_clk => reg_map[2][14].CLK
sys_clk => reg_map[2][15].CLK
sys_clk => reg_map[1][0].CLK
sys_clk => reg_map[1][1].CLK
sys_clk => reg_map[1][2].CLK
sys_clk => reg_map[1][3].CLK
sys_clk => reg_map[1][4].CLK
sys_clk => reg_map[1][5].CLK
sys_clk => reg_map[1][6].CLK
sys_clk => reg_map[1][7].CLK
sys_clk => reg_map[1][8].CLK
sys_clk => reg_map[1][9].CLK
sys_clk => reg_map[1][10].CLK
sys_clk => reg_map[1][11].CLK
sys_clk => reg_map[1][12].CLK
sys_clk => reg_map[1][13].CLK
sys_clk => reg_map[1][14].CLK
sys_clk => reg_map[1][15].CLK
sys_clk => reg_map[0][0].CLK
sys_clk => reg_map[0][1].CLK
sys_clk => reg_map[0][2].CLK
sys_clk => reg_map[0][3].CLK
sys_clk => reg_map[0][4].CLK
sys_clk => reg_map[0][5].CLK
sys_clk => reg_map[0][6].CLK
sys_clk => reg_map[0][7].CLK
sys_clk => reg_map[0][8].CLK
sys_clk => reg_map[0][9].CLK
sys_clk => reg_map[0][10].CLK
sys_clk => reg_map[0][11].CLK
sys_clk => reg_map[0][12].CLK
sys_clk => reg_map[0][13].CLK
sys_clk => reg_map[0][14].CLK
sys_clk => reg_map[0][15].CLK
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map.OUTPUTSELECT
M_read => reg_map[33][0].ENA
M_read => reg_map[33][1].ENA
M_read => reg_map[33][2].ENA
M_read => reg_map[33][3].ENA
M_read => reg_map[33][4].ENA
M_read => reg_map[33][5].ENA
M_read => reg_map[33][6].ENA
M_read => reg_map[33][7].ENA
M_read => reg_map[33][8].ENA
M_read => reg_map[33][9].ENA
M_read => reg_map[33][10].ENA
M_read => reg_map[33][11].ENA
M_read => reg_map[33][12].ENA
M_read => reg_map[33][13].ENA
M_read => reg_map[33][14].ENA
M_read => reg_map[33][15].ENA
M_read => reg_map[32][0].ENA
M_read => reg_map[32][1].ENA
M_read => reg_map[32][2].ENA
M_read => reg_map[32][3].ENA
M_read => reg_map[32][4].ENA
M_read => reg_map[32][5].ENA
M_read => reg_map[32][6].ENA
M_read => reg_map[32][7].ENA
M_read => reg_map[32][8].ENA
M_read => reg_map[32][9].ENA
M_read => reg_map[32][10].ENA
M_read => reg_map[32][11].ENA
M_read => reg_map[32][12].ENA
M_read => reg_map[32][13].ENA
M_read => reg_map[32][14].ENA
M_read => reg_map[32][15].ENA
M_read => reg_map[31][0].ENA
M_read => reg_map[31][1].ENA
M_read => reg_map[31][2].ENA
M_read => reg_map[31][3].ENA
M_read => reg_map[31][4].ENA
M_read => reg_map[31][5].ENA
M_read => reg_map[31][6].ENA
M_read => reg_map[31][7].ENA
M_read => reg_map[31][8].ENA
M_read => reg_map[31][9].ENA
M_read => reg_map[31][10].ENA
M_read => reg_map[31][11].ENA
M_read => reg_map[31][12].ENA
M_read => reg_map[31][13].ENA
M_read => reg_map[31][14].ENA
M_read => reg_map[31][15].ENA
M_read => reg_map[30][0].ENA
M_read => reg_map[30][1].ENA
M_read => reg_map[30][2].ENA
M_read => reg_map[30][3].ENA
M_read => reg_map[30][4].ENA
M_read => reg_map[30][5].ENA
M_read => reg_map[30][6].ENA
M_read => reg_map[30][7].ENA
M_read => reg_map[30][8].ENA
M_read => reg_map[30][9].ENA
M_read => reg_map[30][10].ENA
M_read => reg_map[30][11].ENA
M_read => reg_map[30][12].ENA
M_read => reg_map[30][13].ENA
M_read => reg_map[30][14].ENA
M_read => reg_map[30][15].ENA
M_read => reg_map[29][0].ENA
M_read => reg_map[29][1].ENA
M_read => reg_map[29][2].ENA
M_read => reg_map[29][3].ENA
M_read => reg_map[29][4].ENA
M_read => reg_map[29][5].ENA
M_read => reg_map[29][6].ENA
M_read => reg_map[29][7].ENA
M_read => reg_map[29][8].ENA
M_read => reg_map[29][9].ENA
M_read => reg_map[29][10].ENA
M_read => reg_map[29][11].ENA
M_read => reg_map[29][12].ENA
M_read => reg_map[29][13].ENA
M_read => reg_map[29][14].ENA
M_read => reg_map[29][15].ENA
M_read => reg_map[28][0].ENA
M_read => reg_map[28][1].ENA
M_read => reg_map[28][2].ENA
M_read => reg_map[28][3].ENA
M_read => reg_map[28][4].ENA
M_read => reg_map[28][5].ENA
M_read => reg_map[28][6].ENA
M_read => reg_map[28][7].ENA
M_read => reg_map[28][8].ENA
M_read => reg_map[28][9].ENA
M_read => reg_map[28][10].ENA
M_read => reg_map[28][11].ENA
M_read => reg_map[28][12].ENA
M_read => reg_map[28][13].ENA
M_read => reg_map[28][14].ENA
M_read => reg_map[28][15].ENA
M_read => reg_map[27][0].ENA
M_read => reg_map[27][1].ENA
M_read => reg_map[27][2].ENA
M_read => reg_map[27][3].ENA
M_read => reg_map[27][4].ENA
M_read => reg_map[27][5].ENA
M_read => reg_map[27][6].ENA
M_read => reg_map[27][7].ENA
M_read => reg_map[27][8].ENA
M_read => reg_map[27][9].ENA
M_read => reg_map[27][10].ENA
M_read => reg_map[27][11].ENA
M_read => reg_map[27][12].ENA
M_read => reg_map[27][13].ENA
M_read => reg_map[27][14].ENA
M_read => reg_map[27][15].ENA
M_read => reg_map[26][0].ENA
M_read => reg_map[26][1].ENA
M_read => reg_map[26][2].ENA
M_read => reg_map[26][3].ENA
M_read => reg_map[26][4].ENA
M_read => reg_map[26][5].ENA
M_read => reg_map[26][6].ENA
M_read => reg_map[26][7].ENA
M_read => reg_map[26][8].ENA
M_read => reg_map[26][9].ENA
M_read => reg_map[26][10].ENA
M_read => reg_map[26][11].ENA
M_read => reg_map[26][12].ENA
M_read => reg_map[26][13].ENA
M_read => reg_map[26][14].ENA
M_read => reg_map[26][15].ENA
M_read => reg_map[25][0].ENA
M_read => reg_map[25][1].ENA
M_read => reg_map[25][2].ENA
M_read => reg_map[25][3].ENA
M_read => reg_map[25][4].ENA
M_read => reg_map[25][5].ENA
M_read => reg_map[25][6].ENA
M_read => reg_map[25][7].ENA
M_read => reg_map[25][8].ENA
M_read => reg_map[25][9].ENA
M_read => reg_map[25][10].ENA
M_read => reg_map[25][11].ENA
M_read => reg_map[25][12].ENA
M_read => reg_map[25][13].ENA
M_read => reg_map[25][14].ENA
M_read => reg_map[25][15].ENA
M_read => reg_map[24][0].ENA
M_read => reg_map[24][1].ENA
M_read => reg_map[24][2].ENA
M_read => reg_map[24][3].ENA
M_read => reg_map[24][4].ENA
M_read => reg_map[24][5].ENA
M_read => reg_map[24][6].ENA
M_read => reg_map[24][7].ENA
M_read => reg_map[24][8].ENA
M_read => reg_map[24][9].ENA
M_read => reg_map[24][10].ENA
M_read => reg_map[24][11].ENA
M_read => reg_map[24][12].ENA
M_read => reg_map[24][13].ENA
M_read => reg_map[24][14].ENA
M_read => reg_map[24][15].ENA
M_read => reg_map[23][0].ENA
M_read => reg_map[23][1].ENA
M_read => reg_map[23][2].ENA
M_read => reg_map[23][3].ENA
M_read => reg_map[23][4].ENA
M_read => reg_map[23][5].ENA
M_read => reg_map[23][6].ENA
M_read => reg_map[23][7].ENA
M_read => reg_map[23][8].ENA
M_read => reg_map[23][9].ENA
M_read => reg_map[23][10].ENA
M_read => reg_map[23][11].ENA
M_read => reg_map[23][12].ENA
M_read => reg_map[23][13].ENA
M_read => reg_map[23][14].ENA
M_read => reg_map[23][15].ENA
M_read => reg_map[22][0].ENA
M_read => reg_map[22][1].ENA
M_read => reg_map[22][2].ENA
M_read => reg_map[22][3].ENA
M_read => reg_map[22][4].ENA
M_read => reg_map[22][5].ENA
M_read => reg_map[22][6].ENA
M_read => reg_map[22][7].ENA
M_read => reg_map[22][8].ENA
M_read => reg_map[22][9].ENA
M_read => reg_map[22][10].ENA
M_read => reg_map[22][11].ENA
M_read => reg_map[22][12].ENA
M_read => reg_map[22][13].ENA
M_read => reg_map[22][14].ENA
M_read => reg_map[22][15].ENA
M_read => reg_map[21][0].ENA
M_read => reg_map[21][1].ENA
M_read => reg_map[21][2].ENA
M_read => reg_map[21][3].ENA
M_read => reg_map[21][4].ENA
M_read => reg_map[21][5].ENA
M_read => reg_map[21][6].ENA
M_read => reg_map[21][7].ENA
M_read => reg_map[21][8].ENA
M_read => reg_map[21][9].ENA
M_read => reg_map[21][10].ENA
M_read => reg_map[21][11].ENA
M_read => reg_map[21][12].ENA
M_read => reg_map[21][13].ENA
M_read => reg_map[21][14].ENA
M_read => reg_map[21][15].ENA
M_read => reg_map[20][0].ENA
M_read => reg_map[20][1].ENA
M_read => reg_map[20][2].ENA
M_read => reg_map[20][3].ENA
M_read => reg_map[20][4].ENA
M_read => reg_map[20][5].ENA
M_read => reg_map[20][6].ENA
M_read => reg_map[20][7].ENA
M_read => reg_map[20][8].ENA
M_read => reg_map[20][9].ENA
M_read => reg_map[20][10].ENA
M_read => reg_map[20][11].ENA
M_read => reg_map[20][12].ENA
M_read => reg_map[20][13].ENA
M_read => reg_map[20][14].ENA
M_read => reg_map[20][15].ENA
M_read => reg_map[19][0].ENA
M_read => reg_map[19][1].ENA
M_read => reg_map[19][2].ENA
M_read => reg_map[19][3].ENA
M_read => reg_map[19][4].ENA
M_read => reg_map[19][5].ENA
M_read => reg_map[19][6].ENA
M_read => reg_map[19][7].ENA
M_read => reg_map[19][8].ENA
M_read => reg_map[19][9].ENA
M_read => reg_map[19][10].ENA
M_read => reg_map[19][11].ENA
M_read => reg_map[19][12].ENA
M_read => reg_map[19][13].ENA
M_read => reg_map[19][14].ENA
M_read => reg_map[19][15].ENA
M_read => reg_map[18][0].ENA
M_read => reg_map[18][1].ENA
M_read => reg_map[18][2].ENA
M_read => reg_map[18][3].ENA
M_read => reg_map[18][4].ENA
M_read => reg_map[18][5].ENA
M_read => reg_map[18][6].ENA
M_read => reg_map[18][7].ENA
M_read => reg_map[18][8].ENA
M_read => reg_map[18][9].ENA
M_read => reg_map[18][10].ENA
M_read => reg_map[18][11].ENA
M_read => reg_map[18][12].ENA
M_read => reg_map[18][13].ENA
M_read => reg_map[18][14].ENA
M_read => reg_map[18][15].ENA
M_read => reg_map[17][0].ENA
M_read => reg_map[17][1].ENA
M_read => reg_map[17][2].ENA
M_read => reg_map[17][3].ENA
M_read => reg_map[17][4].ENA
M_read => reg_map[17][5].ENA
M_read => reg_map[17][6].ENA
M_read => reg_map[17][7].ENA
M_read => reg_map[17][8].ENA
M_read => reg_map[17][9].ENA
M_read => reg_map[17][10].ENA
M_read => reg_map[17][11].ENA
M_read => reg_map[17][12].ENA
M_read => reg_map[17][13].ENA
M_read => reg_map[17][14].ENA
M_read => reg_map[17][15].ENA
M_read => reg_map[16][0].ENA
M_read => reg_map[16][1].ENA
M_read => reg_map[16][2].ENA
M_read => reg_map[16][3].ENA
M_read => reg_map[16][4].ENA
M_read => reg_map[16][5].ENA
M_read => reg_map[16][6].ENA
M_read => reg_map[16][7].ENA
M_read => reg_map[16][8].ENA
M_read => reg_map[16][9].ENA
M_read => reg_map[16][10].ENA
M_read => reg_map[16][11].ENA
M_read => reg_map[16][12].ENA
M_read => reg_map[16][13].ENA
M_read => reg_map[16][14].ENA
M_read => reg_map[16][15].ENA
M_read => reg_map[15][0].ENA
M_read => reg_map[15][1].ENA
M_read => reg_map[15][2].ENA
M_read => reg_map[15][3].ENA
M_read => reg_map[15][4].ENA
M_read => reg_map[15][5].ENA
M_read => reg_map[15][6].ENA
M_read => reg_map[15][7].ENA
M_read => reg_map[15][8].ENA
M_read => reg_map[15][9].ENA
M_read => reg_map[15][10].ENA
M_read => reg_map[15][11].ENA
M_read => reg_map[15][12].ENA
M_read => reg_map[15][13].ENA
M_read => reg_map[15][14].ENA
M_read => reg_map[15][15].ENA
M_read => reg_map[14][0].ENA
M_read => reg_map[14][1].ENA
M_read => reg_map[14][2].ENA
M_read => reg_map[14][3].ENA
M_read => reg_map[14][4].ENA
M_read => reg_map[14][5].ENA
M_read => reg_map[14][6].ENA
M_read => reg_map[14][7].ENA
M_read => reg_map[14][8].ENA
M_read => reg_map[14][9].ENA
M_read => reg_map[14][10].ENA
M_read => reg_map[14][11].ENA
M_read => reg_map[14][12].ENA
M_read => reg_map[14][13].ENA
M_read => reg_map[14][14].ENA
M_read => reg_map[14][15].ENA
M_read => reg_map[13][0].ENA
M_read => reg_map[13][1].ENA
M_read => reg_map[13][2].ENA
M_read => reg_map[13][3].ENA
M_read => reg_map[13][4].ENA
M_read => reg_map[13][5].ENA
M_read => reg_map[13][6].ENA
M_read => reg_map[13][7].ENA
M_read => reg_map[13][8].ENA
M_read => reg_map[13][9].ENA
M_read => reg_map[13][10].ENA
M_read => reg_map[13][11].ENA
M_read => reg_map[13][12].ENA
M_read => reg_map[13][13].ENA
M_read => reg_map[13][14].ENA
M_read => reg_map[13][15].ENA
M_read => reg_map[12][0].ENA
M_read => reg_map[12][1].ENA
M_read => reg_map[12][2].ENA
M_read => reg_map[12][3].ENA
M_read => reg_map[12][4].ENA
M_read => reg_map[12][5].ENA
M_read => reg_map[12][6].ENA
M_read => reg_map[12][7].ENA
M_read => reg_map[12][8].ENA
M_read => reg_map[12][9].ENA
M_read => reg_map[12][10].ENA
M_read => reg_map[12][11].ENA
M_read => reg_map[12][12].ENA
M_read => reg_map[12][13].ENA
M_read => reg_map[12][14].ENA
M_read => reg_map[12][15].ENA
M_read => reg_map[11][0].ENA
M_read => reg_map[11][1].ENA
M_read => reg_map[11][2].ENA
M_read => reg_map[11][3].ENA
M_read => reg_map[11][4].ENA
M_read => reg_map[11][5].ENA
M_read => reg_map[11][6].ENA
M_read => reg_map[11][7].ENA
M_read => reg_map[11][8].ENA
M_read => reg_map[11][9].ENA
M_read => reg_map[11][10].ENA
M_read => reg_map[11][11].ENA
M_read => reg_map[11][12].ENA
M_read => reg_map[11][13].ENA
M_read => reg_map[11][14].ENA
M_read => reg_map[11][15].ENA
M_read => reg_map[10][0].ENA
M_read => reg_map[10][1].ENA
M_read => reg_map[10][2].ENA
M_read => reg_map[10][3].ENA
M_read => reg_map[10][4].ENA
M_read => reg_map[10][5].ENA
M_read => reg_map[10][6].ENA
M_read => reg_map[10][7].ENA
M_read => reg_map[10][8].ENA
M_read => reg_map[10][9].ENA
M_read => reg_map[10][10].ENA
M_read => reg_map[10][11].ENA
M_read => reg_map[10][12].ENA
M_read => reg_map[10][13].ENA
M_read => reg_map[10][14].ENA
M_read => reg_map[10][15].ENA
M_read => reg_map[9][0].ENA
M_read => reg_map[9][1].ENA
M_read => reg_map[9][2].ENA
M_read => reg_map[9][3].ENA
M_read => reg_map[9][4].ENA
M_read => reg_map[9][5].ENA
M_read => reg_map[9][6].ENA
M_read => reg_map[9][7].ENA
M_read => reg_map[9][8].ENA
M_read => reg_map[9][9].ENA
M_read => reg_map[9][10].ENA
M_read => reg_map[9][11].ENA
M_read => reg_map[9][12].ENA
M_read => reg_map[9][13].ENA
M_read => reg_map[9][14].ENA
M_read => reg_map[9][15].ENA
M_read => reg_map[8][0].ENA
M_read => reg_map[8][1].ENA
M_read => reg_map[8][2].ENA
M_read => reg_map[8][3].ENA
M_read => reg_map[8][4].ENA
M_read => reg_map[8][5].ENA
M_read => reg_map[8][6].ENA
M_read => reg_map[8][7].ENA
M_read => reg_map[8][8].ENA
M_read => reg_map[8][9].ENA
M_read => reg_map[8][10].ENA
M_read => reg_map[8][11].ENA
M_read => reg_map[8][12].ENA
M_read => reg_map[8][13].ENA
M_read => reg_map[8][14].ENA
M_read => reg_map[8][15].ENA
M_read => reg_map[7][0].ENA
M_read => reg_map[7][1].ENA
M_read => reg_map[7][2].ENA
M_read => reg_map[7][3].ENA
M_read => reg_map[7][4].ENA
M_read => reg_map[7][5].ENA
M_read => reg_map[7][6].ENA
M_read => reg_map[7][7].ENA
M_read => reg_map[7][8].ENA
M_read => reg_map[7][9].ENA
M_read => reg_map[7][10].ENA
M_read => reg_map[7][11].ENA
M_read => reg_map[7][12].ENA
M_read => reg_map[7][13].ENA
M_read => reg_map[7][14].ENA
M_read => reg_map[7][15].ENA
M_read => reg_map[6][0].ENA
M_read => reg_map[6][1].ENA
M_read => reg_map[6][2].ENA
M_read => reg_map[6][3].ENA
M_read => reg_map[6][4].ENA
M_read => reg_map[6][5].ENA
M_read => reg_map[6][6].ENA
M_read => reg_map[6][7].ENA
M_read => reg_map[6][8].ENA
M_read => reg_map[6][9].ENA
M_read => reg_map[6][10].ENA
M_read => reg_map[6][11].ENA
M_read => reg_map[6][12].ENA
M_read => reg_map[6][13].ENA
M_read => reg_map[6][14].ENA
M_read => reg_map[6][15].ENA
M_read => reg_map[5][0].ENA
M_read => reg_map[5][1].ENA
M_read => reg_map[5][2].ENA
M_read => reg_map[5][3].ENA
M_read => reg_map[5][4].ENA
M_read => reg_map[5][5].ENA
M_read => reg_map[5][6].ENA
M_read => reg_map[5][7].ENA
M_read => reg_map[5][8].ENA
M_read => reg_map[5][9].ENA
M_read => reg_map[5][10].ENA
M_read => reg_map[5][11].ENA
M_read => reg_map[5][12].ENA
M_read => reg_map[5][13].ENA
M_read => reg_map[5][14].ENA
M_read => reg_map[5][15].ENA
M_read => reg_map[4][0].ENA
M_read => reg_map[4][1].ENA
M_read => reg_map[4][2].ENA
M_read => reg_map[4][3].ENA
M_read => reg_map[4][4].ENA
M_read => reg_map[4][5].ENA
M_read => reg_map[4][6].ENA
M_read => reg_map[4][7].ENA
M_read => reg_map[4][8].ENA
M_read => reg_map[4][9].ENA
M_read => reg_map[4][10].ENA
M_read => reg_map[4][11].ENA
M_read => reg_map[4][12].ENA
M_read => reg_map[4][13].ENA
M_read => reg_map[4][14].ENA
M_read => reg_map[4][15].ENA
M_read => reg_map[3][0].ENA
M_read => reg_map[3][1].ENA
M_read => reg_map[3][2].ENA
M_read => reg_map[3][3].ENA
M_read => reg_map[3][4].ENA
M_read => reg_map[3][5].ENA
M_read => reg_map[3][6].ENA
M_read => reg_map[3][7].ENA
M_read => reg_map[3][8].ENA
M_read => reg_map[3][9].ENA
M_read => reg_map[3][10].ENA
M_read => reg_map[3][11].ENA
M_read => reg_map[3][12].ENA
M_read => reg_map[3][13].ENA
M_read => reg_map[3][14].ENA
M_read => reg_map[3][15].ENA
M_read => reg_map[2][0].ENA
M_read => reg_map[2][1].ENA
M_read => reg_map[2][2].ENA
M_read => reg_map[2][3].ENA
M_read => reg_map[2][4].ENA
M_read => reg_map[2][5].ENA
M_read => reg_map[2][6].ENA
M_read => reg_map[2][7].ENA
M_read => reg_map[2][8].ENA
M_read => reg_map[2][9].ENA
M_read => reg_map[2][10].ENA
M_read => reg_map[2][11].ENA
M_read => reg_map[2][12].ENA
M_read => reg_map[2][13].ENA
M_read => reg_map[2][14].ENA
M_read => reg_map[2][15].ENA
M_read => reg_map[1][0].ENA
M_read => reg_map[1][1].ENA
M_read => reg_map[1][2].ENA
M_read => reg_map[1][3].ENA
M_read => reg_map[1][4].ENA
M_read => reg_map[1][5].ENA
M_read => reg_map[1][6].ENA
M_read => reg_map[1][7].ENA
M_read => reg_map[1][8].ENA
M_read => reg_map[1][9].ENA
M_read => reg_map[1][10].ENA
M_read => reg_map[1][11].ENA
M_read => reg_map[1][12].ENA
M_read => reg_map[1][13].ENA
M_read => reg_map[1][14].ENA
M_read => reg_map[1][15].ENA
M_read => reg_map[0][0].ENA
M_read => reg_map[0][1].ENA
M_read => reg_map[0][2].ENA
M_read => reg_map[0][3].ENA
M_read => reg_map[0][4].ENA
M_read => reg_map[0][5].ENA
M_read => reg_map[0][6].ENA
M_read => reg_map[0][7].ENA
M_read => reg_map[0][8].ENA
M_read => reg_map[0][9].ENA
M_read => reg_map[0][10].ENA
M_read => reg_map[0][11].ENA
M_read => reg_map[0][12].ENA
M_read => reg_map[0][13].ENA
M_read => reg_map[0][14].ENA
M_read => reg_map[0][15].ENA
To_W[0] => reg_map.DATAB
To_W[1] => reg_map.DATAB
To_W[2] => reg_map.DATAB
To_W[3] => reg_map.DATAB
To_W[4] => reg_map.DATAB
To_W[5] => reg_map.DATAB
To_W[6] => reg_map.DATAB
To_W[7] => reg_map.DATAB
To_W[8] => reg_map.DATAB
To_W[9] => reg_map.DATAB
To_W[10] => reg_map.DATAB
To_W[11] => reg_map.DATAB
To_W[12] => reg_map.DATAB
To_W[13] => reg_map.DATAB
To_W[14] => reg_map.DATAB
To_W[15] => reg_map.DATAB
R0[0] <= reg_map[0][0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= reg_map[0][1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= reg_map[0][2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= reg_map[0][3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= reg_map[0][4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= reg_map[0][5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= reg_map[0][6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= reg_map[0][7].DB_MAX_OUTPUT_PORT_TYPE
R0[8] <= reg_map[0][8].DB_MAX_OUTPUT_PORT_TYPE
R0[9] <= reg_map[0][9].DB_MAX_OUTPUT_PORT_TYPE
R0[10] <= reg_map[0][10].DB_MAX_OUTPUT_PORT_TYPE
R0[11] <= reg_map[0][11].DB_MAX_OUTPUT_PORT_TYPE
R0[12] <= reg_map[0][12].DB_MAX_OUTPUT_PORT_TYPE
R0[13] <= reg_map[0][13].DB_MAX_OUTPUT_PORT_TYPE
R0[14] <= reg_map[0][14].DB_MAX_OUTPUT_PORT_TYPE
R0[15] <= reg_map[0][15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= reg_map[1][0].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= reg_map[1][1].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= reg_map[1][2].DB_MAX_OUTPUT_PORT_TYPE
R1[3] <= reg_map[1][3].DB_MAX_OUTPUT_PORT_TYPE
R1[4] <= reg_map[1][4].DB_MAX_OUTPUT_PORT_TYPE
R1[5] <= reg_map[1][5].DB_MAX_OUTPUT_PORT_TYPE
R1[6] <= reg_map[1][6].DB_MAX_OUTPUT_PORT_TYPE
R1[7] <= reg_map[1][7].DB_MAX_OUTPUT_PORT_TYPE
R1[8] <= reg_map[1][8].DB_MAX_OUTPUT_PORT_TYPE
R1[9] <= reg_map[1][9].DB_MAX_OUTPUT_PORT_TYPE
R1[10] <= reg_map[1][10].DB_MAX_OUTPUT_PORT_TYPE
R1[11] <= reg_map[1][11].DB_MAX_OUTPUT_PORT_TYPE
R1[12] <= reg_map[1][12].DB_MAX_OUTPUT_PORT_TYPE
R1[13] <= reg_map[1][13].DB_MAX_OUTPUT_PORT_TYPE
R1[14] <= reg_map[1][14].DB_MAX_OUTPUT_PORT_TYPE
R1[15] <= reg_map[1][15].DB_MAX_OUTPUT_PORT_TYPE
W[0] <= reg_map[34][0].DB_MAX_OUTPUT_PORT_TYPE
W[1] <= reg_map[34][1].DB_MAX_OUTPUT_PORT_TYPE
W[2] <= reg_map[34][2].DB_MAX_OUTPUT_PORT_TYPE
W[3] <= reg_map[34][3].DB_MAX_OUTPUT_PORT_TYPE
W[4] <= reg_map[34][4].DB_MAX_OUTPUT_PORT_TYPE
W[5] <= reg_map[34][5].DB_MAX_OUTPUT_PORT_TYPE
W[6] <= reg_map[34][6].DB_MAX_OUTPUT_PORT_TYPE
W[7] <= reg_map[34][7].DB_MAX_OUTPUT_PORT_TYPE
W[8] <= reg_map[34][8].DB_MAX_OUTPUT_PORT_TYPE
W[9] <= reg_map[34][9].DB_MAX_OUTPUT_PORT_TYPE
W[10] <= reg_map[34][10].DB_MAX_OUTPUT_PORT_TYPE
W[11] <= reg_map[34][11].DB_MAX_OUTPUT_PORT_TYPE
W[12] <= reg_map[34][12].DB_MAX_OUTPUT_PORT_TYPE
W[13] <= reg_map[34][13].DB_MAX_OUTPUT_PORT_TYPE
W[14] <= reg_map[34][14].DB_MAX_OUTPUT_PORT_TYPE
W[15] <= reg_map[34][15].DB_MAX_OUTPUT_PORT_TYPE
To_A[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
To_A[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
To_A[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
To_A[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
To_A[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
To_A[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
To_A[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
To_A[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
To_A[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
To_A[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
To_A[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
To_A[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
To_A[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
To_A[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
To_A[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
To_A[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
To_B[0] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[1] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[2] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[3] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[4] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[5] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[6] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[7] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[8] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[9] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[10] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[11] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[12] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[13] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[14] <= To_B.DB_MAX_OUTPUT_PORT_TYPE
To_B[15] <= To_B.DB_MAX_OUTPUT_PORT_TYPE


|EV20|Data:DataRAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|EV20|Data:DataRAM|altsyncram:altsyncram_component
wren_a => altsyncram_23q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_23q3:auto_generated.data_a[0]
data_a[1] => altsyncram_23q3:auto_generated.data_a[1]
data_a[2] => altsyncram_23q3:auto_generated.data_a[2]
data_a[3] => altsyncram_23q3:auto_generated.data_a[3]
data_a[4] => altsyncram_23q3:auto_generated.data_a[4]
data_a[5] => altsyncram_23q3:auto_generated.data_a[5]
data_a[6] => altsyncram_23q3:auto_generated.data_a[6]
data_a[7] => altsyncram_23q3:auto_generated.data_a[7]
data_a[8] => altsyncram_23q3:auto_generated.data_a[8]
data_a[9] => altsyncram_23q3:auto_generated.data_a[9]
data_a[10] => altsyncram_23q3:auto_generated.data_a[10]
data_a[11] => altsyncram_23q3:auto_generated.data_a[11]
data_a[12] => altsyncram_23q3:auto_generated.data_a[12]
data_a[13] => altsyncram_23q3:auto_generated.data_a[13]
data_a[14] => altsyncram_23q3:auto_generated.data_a[14]
data_a[15] => altsyncram_23q3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_23q3:auto_generated.address_a[0]
address_a[1] => altsyncram_23q3:auto_generated.address_a[1]
address_a[2] => altsyncram_23q3:auto_generated.address_a[2]
address_a[3] => altsyncram_23q3:auto_generated.address_a[3]
address_a[4] => altsyncram_23q3:auto_generated.address_a[4]
address_a[5] => altsyncram_23q3:auto_generated.address_a[5]
address_a[6] => altsyncram_23q3:auto_generated.address_a[6]
address_a[7] => altsyncram_23q3:auto_generated.address_a[7]
address_a[8] => altsyncram_23q3:auto_generated.address_a[8]
address_a[9] => altsyncram_23q3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_23q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_23q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_23q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_23q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_23q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_23q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_23q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_23q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_23q3:auto_generated.q_a[7]
q_a[8] <= altsyncram_23q3:auto_generated.q_a[8]
q_a[9] <= altsyncram_23q3:auto_generated.q_a[9]
q_a[10] <= altsyncram_23q3:auto_generated.q_a[10]
q_a[11] <= altsyncram_23q3:auto_generated.q_a[11]
q_a[12] <= altsyncram_23q3:auto_generated.q_a[12]
q_a[13] <= altsyncram_23q3:auto_generated.q_a[13]
q_a[14] <= altsyncram_23q3:auto_generated.q_a[14]
q_a[15] <= altsyncram_23q3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV20|Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|EV20|IndexManager:Index
DAddrOut[0] <= MuxR:inst1.result[0]
DAddrOut[1] <= MuxR:inst1.result[1]
DAddrOut[2] <= MuxR:inst1.result[2]
DAddrOut[3] <= MuxR:inst1.result[3]
DAddrOut[4] <= MuxR:inst1.result[4]
DAddrOut[5] <= MuxR:inst1.result[5]
DAddrOut[6] <= MuxR:inst1.result[6]
DAddrOut[7] <= MuxR:inst1.result[7]
DAddrOut[8] <= MuxR:inst1.result[8]
DAddrOut[9] <= MuxR:inst1.result[9]
I[0] => MuxR:inst1.sel
I[1] => MuxR:inst.sel
DAddr[0] => MuxR:inst1.data0x[0]
DAddr[0] => Add10b:inst2.datab[0]
DAddr[1] => MuxR:inst1.data0x[1]
DAddr[1] => Add10b:inst2.datab[1]
DAddr[2] => MuxR:inst1.data0x[2]
DAddr[2] => Add10b:inst2.datab[2]
DAddr[3] => MuxR:inst1.data0x[3]
DAddr[3] => Add10b:inst2.datab[3]
DAddr[4] => MuxR:inst1.data0x[4]
DAddr[4] => Add10b:inst2.datab[4]
DAddr[5] => MuxR:inst1.data0x[5]
DAddr[5] => Add10b:inst2.datab[5]
DAddr[6] => MuxR:inst1.data0x[6]
DAddr[6] => Add10b:inst2.datab[6]
DAddr[7] => MuxR:inst1.data0x[7]
DAddr[7] => Add10b:inst2.datab[7]
DAddr[8] => MuxR:inst1.data0x[8]
DAddr[8] => Add10b:inst2.datab[8]
DAddr[9] => MuxR:inst1.data0x[9]
DAddr[9] => Add10b:inst2.datab[9]
R0[0] => MuxR:inst.data0x[0]
R0[1] => MuxR:inst.data0x[1]
R0[2] => MuxR:inst.data0x[2]
R0[3] => MuxR:inst.data0x[3]
R0[4] => MuxR:inst.data0x[4]
R0[5] => MuxR:inst.data0x[5]
R0[6] => MuxR:inst.data0x[6]
R0[7] => MuxR:inst.data0x[7]
R0[8] => MuxR:inst.data0x[8]
R0[9] => MuxR:inst.data0x[9]
R0[10] => ~NO_FANOUT~
R0[11] => ~NO_FANOUT~
R0[12] => ~NO_FANOUT~
R0[13] => ~NO_FANOUT~
R0[14] => ~NO_FANOUT~
R0[15] => ~NO_FANOUT~
R1[0] => MuxR:inst.data1x[0]
R1[1] => MuxR:inst.data1x[1]
R1[2] => MuxR:inst.data1x[2]
R1[3] => MuxR:inst.data1x[3]
R1[4] => MuxR:inst.data1x[4]
R1[5] => MuxR:inst.data1x[5]
R1[6] => MuxR:inst.data1x[6]
R1[7] => MuxR:inst.data1x[7]
R1[8] => MuxR:inst.data1x[8]
R1[9] => MuxR:inst.data1x[9]
R1[10] => ~NO_FANOUT~
R1[11] => ~NO_FANOUT~
R1[12] => ~NO_FANOUT~
R1[13] => ~NO_FANOUT~
R1[14] => ~NO_FANOUT~
R1[15] => ~NO_FANOUT~


|EV20|IndexManager:Index|MuxR:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]


|EV20|IndexManager:Index|MuxR:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_29e:auto_generated.data[0]
data[0][1] => mux_29e:auto_generated.data[1]
data[0][2] => mux_29e:auto_generated.data[2]
data[0][3] => mux_29e:auto_generated.data[3]
data[0][4] => mux_29e:auto_generated.data[4]
data[0][5] => mux_29e:auto_generated.data[5]
data[0][6] => mux_29e:auto_generated.data[6]
data[0][7] => mux_29e:auto_generated.data[7]
data[0][8] => mux_29e:auto_generated.data[8]
data[0][9] => mux_29e:auto_generated.data[9]
data[1][0] => mux_29e:auto_generated.data[10]
data[1][1] => mux_29e:auto_generated.data[11]
data[1][2] => mux_29e:auto_generated.data[12]
data[1][3] => mux_29e:auto_generated.data[13]
data[1][4] => mux_29e:auto_generated.data[14]
data[1][5] => mux_29e:auto_generated.data[15]
data[1][6] => mux_29e:auto_generated.data[16]
data[1][7] => mux_29e:auto_generated.data[17]
data[1][8] => mux_29e:auto_generated.data[18]
data[1][9] => mux_29e:auto_generated.data[19]
sel[0] => mux_29e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_29e:auto_generated.result[0]
result[1] <= mux_29e:auto_generated.result[1]
result[2] <= mux_29e:auto_generated.result[2]
result[3] <= mux_29e:auto_generated.result[3]
result[4] <= mux_29e:auto_generated.result[4]
result[5] <= mux_29e:auto_generated.result[5]
result[6] <= mux_29e:auto_generated.result[6]
result[7] <= mux_29e:auto_generated.result[7]
result[8] <= mux_29e:auto_generated.result[8]
result[9] <= mux_29e:auto_generated.result[9]


|EV20|IndexManager:Index|MuxR:inst1|LPM_MUX:LPM_MUX_component|mux_29e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|EV20|IndexManager:Index|Add10b:inst2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]


|EV20|IndexManager:Index|Add10b:inst2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_4jh:auto_generated.dataa[0]
dataa[1] => add_sub_4jh:auto_generated.dataa[1]
dataa[2] => add_sub_4jh:auto_generated.dataa[2]
dataa[3] => add_sub_4jh:auto_generated.dataa[3]
dataa[4] => add_sub_4jh:auto_generated.dataa[4]
dataa[5] => add_sub_4jh:auto_generated.dataa[5]
dataa[6] => add_sub_4jh:auto_generated.dataa[6]
dataa[7] => add_sub_4jh:auto_generated.dataa[7]
dataa[8] => add_sub_4jh:auto_generated.dataa[8]
dataa[9] => add_sub_4jh:auto_generated.dataa[9]
datab[0] => add_sub_4jh:auto_generated.datab[0]
datab[1] => add_sub_4jh:auto_generated.datab[1]
datab[2] => add_sub_4jh:auto_generated.datab[2]
datab[3] => add_sub_4jh:auto_generated.datab[3]
datab[4] => add_sub_4jh:auto_generated.datab[4]
datab[5] => add_sub_4jh:auto_generated.datab[5]
datab[6] => add_sub_4jh:auto_generated.datab[6]
datab[7] => add_sub_4jh:auto_generated.datab[7]
datab[8] => add_sub_4jh:auto_generated.datab[8]
datab[9] => add_sub_4jh:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4jh:auto_generated.result[0]
result[1] <= add_sub_4jh:auto_generated.result[1]
result[2] <= add_sub_4jh:auto_generated.result[2]
result[3] <= add_sub_4jh:auto_generated.result[3]
result[4] <= add_sub_4jh:auto_generated.result[4]
result[5] <= add_sub_4jh:auto_generated.result[5]
result[6] <= add_sub_4jh:auto_generated.result[6]
result[7] <= add_sub_4jh:auto_generated.result[7]
result[8] <= add_sub_4jh:auto_generated.result[8]
result[9] <= add_sub_4jh:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|EV20|IndexManager:Index|Add10b:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4jh:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|EV20|IndexManager:Index|MuxR:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]


|EV20|IndexManager:Index|MuxR:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_29e:auto_generated.data[0]
data[0][1] => mux_29e:auto_generated.data[1]
data[0][2] => mux_29e:auto_generated.data[2]
data[0][3] => mux_29e:auto_generated.data[3]
data[0][4] => mux_29e:auto_generated.data[4]
data[0][5] => mux_29e:auto_generated.data[5]
data[0][6] => mux_29e:auto_generated.data[6]
data[0][7] => mux_29e:auto_generated.data[7]
data[0][8] => mux_29e:auto_generated.data[8]
data[0][9] => mux_29e:auto_generated.data[9]
data[1][0] => mux_29e:auto_generated.data[10]
data[1][1] => mux_29e:auto_generated.data[11]
data[1][2] => mux_29e:auto_generated.data[12]
data[1][3] => mux_29e:auto_generated.data[13]
data[1][4] => mux_29e:auto_generated.data[14]
data[1][5] => mux_29e:auto_generated.data[15]
data[1][6] => mux_29e:auto_generated.data[16]
data[1][7] => mux_29e:auto_generated.data[17]
data[1][8] => mux_29e:auto_generated.data[18]
data[1][9] => mux_29e:auto_generated.data[19]
sel[0] => mux_29e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_29e:auto_generated.result[0]
result[1] <= mux_29e:auto_generated.result[1]
result[2] <= mux_29e:auto_generated.result[2]
result[3] <= mux_29e:auto_generated.result[3]
result[4] <= mux_29e:auto_generated.result[4]
result[5] <= mux_29e:auto_generated.result[5]
result[6] <= mux_29e:auto_generated.result[6]
result[7] <= mux_29e:auto_generated.result[7]
result[8] <= mux_29e:auto_generated.result[8]
result[9] <= mux_29e:auto_generated.result[9]


|EV20|IndexManager:Index|MuxR:inst|LPM_MUX:LPM_MUX_component|mux_29e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|EV20|LatchK:LatchK
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
sys_clk => output[0]~reg0.CLK
sys_clk => output[1]~reg0.CLK
sys_clk => output[2]~reg0.CLK
sys_clk => output[3]~reg0.CLK
sys_clk => output[4]~reg0.CLK
sys_clk => output[5]~reg0.CLK
sys_clk => output[6]~reg0.CLK
sys_clk => output[7]~reg0.CLK
sys_clk => output[8]~reg0.CLK
sys_clk => output[9]~reg0.CLK
sys_clk => output[10]~reg0.CLK
sys_clk => output[11]~reg0.CLK
sys_clk => output[12]~reg0.CLK
sys_clk => output[13]~reg0.CLK
sys_clk => output[14]~reg0.CLK
sys_clk => output[15]~reg0.CLK
hold => output[0]~reg0.ENA
hold => output[1]~reg0.ENA
hold => output[2]~reg0.ENA
hold => output[3]~reg0.ENA
hold => output[4]~reg0.ENA
hold => output[5]~reg0.ENA
hold => output[6]~reg0.ENA
hold => output[7]~reg0.ENA
hold => output[8]~reg0.ENA
hold => output[9]~reg0.ENA
hold => output[10]~reg0.ENA
hold => output[11]~reg0.ENA
hold => output[12]~reg0.ENA
hold => output[13]~reg0.ENA
hold => output[14]~reg0.ENA
hold => output[15]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV20|uIROM:uIROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|EV20|uIROM:uIROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ls3:auto_generated.address_a[0]
address_a[1] => altsyncram_2ls3:auto_generated.address_a[1]
address_a[2] => altsyncram_2ls3:auto_generated.address_a[2]
address_a[3] => altsyncram_2ls3:auto_generated.address_a[3]
address_a[4] => altsyncram_2ls3:auto_generated.address_a[4]
address_a[5] => altsyncram_2ls3:auto_generated.address_a[5]
address_a[6] => altsyncram_2ls3:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ls3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2ls3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ls3:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ls3:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ls3:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ls3:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ls3:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ls3:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ls3:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ls3:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ls3:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ls3:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ls3:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ls3:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ls3:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ls3:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ls3:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ls3:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ls3:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ls3:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ls3:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ls3:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ls3:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ls3:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ls3:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ls3:auto_generated.q_a[23]
q_a[24] <= altsyncram_2ls3:auto_generated.q_a[24]
q_a[25] <= altsyncram_2ls3:auto_generated.q_a[25]
q_a[26] <= altsyncram_2ls3:auto_generated.q_a[26]
q_a[27] <= altsyncram_2ls3:auto_generated.q_a[27]
q_a[28] <= altsyncram_2ls3:auto_generated.q_a[28]
q_a[29] <= altsyncram_2ls3:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV20|uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_2ls3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


