Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Thu Sep 19 18:43:53 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[16]:D
  Delay (ns):              0.169
  Slack (ns):              0.029
  Arrival (ns):            3.772
  Required (ns):           3.743

Path 2
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[1]:D
  Delay (ns):              0.174
  Slack (ns):              0.032
  Arrival (ns):            1.920
  Required (ns):           1.888

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:D
  Delay (ns):              0.180
  Slack (ns):              0.044
  Arrival (ns):            3.773
  Required (ns):           3.729

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[93]:D
  Delay (ns):              0.181
  Slack (ns):              0.044
  Arrival (ns):            3.774
  Required (ns):           3.730

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[84]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[84]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.775
  Required (ns):           3.730

Path 6
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[30]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[30]:D
  Delay (ns):              0.184
  Slack (ns):              0.046
  Arrival (ns):            1.917
  Required (ns):           1.871

Path 7
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[0]:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            1.934
  Required (ns):           1.888

Path 8
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[2]:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            1.934
  Required (ns):           1.888

Path 9
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/to_boundary_master_pre[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/to_boundary_master_reg[1]:D
  Delay (ns):              0.184
  Slack (ns):              0.047
  Arrival (ns):            1.920
  Required (ns):           1.873

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[86]:D
  Delay (ns):              0.184
  Slack (ns):              0.048
  Arrival (ns):            3.777
  Required (ns):           3.729

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[88]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[88]:D
  Delay (ns):              0.184
  Slack (ns):              0.048
  Arrival (ns):            3.777
  Required (ns):           3.729

Path 12
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[18]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            1.941
  Required (ns):           1.891

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[22]:D
  Delay (ns):              0.189
  Slack (ns):              0.052
  Arrival (ns):            1.943
  Required (ns):           1.891

Path 14
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[3]:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[4]:D
  Delay (ns):              0.186
  Slack (ns):              0.056
  Arrival (ns):            1.933
  Required (ns):           1.877

Path 15
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[5]:D
  Delay (ns):              0.188
  Slack (ns):              0.058
  Arrival (ns):            1.937
  Required (ns):           1.879

Path 16
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[4]:D
  Delay (ns):              0.189
  Slack (ns):              0.059
  Arrival (ns):            1.938
  Required (ns):           1.879

Path 17
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[45]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[45]:D
  Delay (ns):              0.202
  Slack (ns):              0.062
  Arrival (ns):            1.960
  Required (ns):           1.898

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[64]:D
  Delay (ns):              0.168
  Slack (ns):              0.063
  Arrival (ns):            3.762
  Required (ns):           3.699

Path 19
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[22]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[22]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            1.873
  Required (ns):           1.810

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.747
  Required (ns):           3.683

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[83]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.724
  Required (ns):           3.660

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.717
  Required (ns):           3.652

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[8]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.734
  Required (ns):           3.669

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[23]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.751
  Required (ns):           3.686

Path 25
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/ssel_rx_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/ssel_rx_q2:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            1.877
  Required (ns):           1.812

Path 26
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.726
  Required (ns):           3.660

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][91]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.747
  Required (ns):           3.681

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_wr_data_fm_mp[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[28]:D
  Delay (ns):              0.203
  Slack (ns):              0.066
  Arrival (ns):            3.800
  Required (ns):           3.734

Path 30
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/mask_wrap_addr_pre[7]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/mask_wrap_addr_reg[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            1.871
  Required (ns):           1.804

Path 31
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.885
  Required (ns):           1.818

Path 32
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.720
  Required (ns):           3.653

Path 33
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.727
  Required (ns):           3.660

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.746
  Required (ns):           3.679

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][23]:D
  Delay (ns):              0.171
  Slack (ns):              0.067
  Arrival (ns):            3.769
  Required (ns):           3.702

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[119]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.718
  Required (ns):           3.651

Path 38
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[15]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[15]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.863
  Required (ns):           1.796

Path 39
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/mem_reg_rs2[20]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/a_data_Z[20]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.881
  Required (ns):           1.814

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.747
  Required (ns):           3.679

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_53/d2[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_addr_1[21]:D
  Delay (ns):              0.206
  Slack (ns):              0.068
  Arrival (ns):            3.809
  Required (ns):           3.741

Path 42
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.894
  Required (ns):           1.826

Path 43
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[16]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[16]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            1.884
  Required (ns):           1.815

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.754
  Required (ns):           3.685

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p0_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p1_r2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.748
  Required (ns):           3.679

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][47]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_49/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_49/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.734
  Required (ns):           3.665

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[34]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[34]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.742
  Required (ns):           3.673

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[86]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[19]:D
  Delay (ns):              0.208
  Slack (ns):              0.069
  Arrival (ns):            3.808
  Required (ns):           3.739

Path 51
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[11]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[11]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.884
  Required (ns):           1.814

Path 52
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.879
  Required (ns):           1.809

Path 53
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[27]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[27]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.873
  Required (ns):           1.803

Path 54
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[28]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[28]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.874
  Required (ns):           1.804

Path 55
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.884
  Required (ns):           1.814

Path 56
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/to_boundary_master_pre[3]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/to_boundary_master_reg[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.861
  Required (ns):           1.791

Path 57
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.720
  Required (ns):           3.650

Path 58
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.869
  Required (ns):           1.799

Path 59
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.720
  Required (ns):           3.650

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.725
  Required (ns):           3.655

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.738
  Required (ns):           3.668

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.720
  Required (ns):           3.650

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.742
  Required (ns):           3.672

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.742
  Required (ns):           3.672

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][8]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[24]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.756
  Required (ns):           3.686

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_132/s0:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.726
  Required (ns):           3.656

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[82]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[82]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.730
  Required (ns):           3.660

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[125]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.719
  Required (ns):           3.649

Path 70
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.893
  Required (ns):           1.823

Path 71
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_29:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_28:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            4.024
  Required (ns):           3.954

Path 72
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.880
  Required (ns):           1.810

Path 73
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[28]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[28]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.881
  Required (ns):           1.811

Path 74
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[21]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.885
  Required (ns):           1.814

Path 75
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[31]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[31]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.861
  Required (ns):           1.790

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[27]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[27]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.885
  Required (ns):           1.814

Path 77
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.866
  Required (ns):           1.795

Path 78
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.720
  Required (ns):           3.649

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.904
  Required (ns):           1.833

Path 80
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 81
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 82
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.704
  Required (ns):           3.633

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[118]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.747
  Required (ns):           3.676

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[108]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.744
  Required (ns):           3.673

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[1].data_shifter[1][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/rd_start_attr_assignment[1].rd_start_attr_sr[1][3]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.756
  Required (ns):           3.685

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.733
  Required (ns):           3.662

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.734
  Required (ns):           3.663

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[4]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.743
  Required (ns):           3.672

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_211/MSC_i_212/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_211/MSC_i_212/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.752
  Required (ns):           3.681

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s1:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.716
  Required (ns):           3.645

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_100/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_100/s1:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s1:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.749
  Required (ns):           3.678

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[73]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[73]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.729
  Required (ns):           3.658

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[27]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.744
  Required (ns):           3.673

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[75]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[75]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[23]:D
  Delay (ns):              0.210
  Slack (ns):              0.071
  Arrival (ns):            3.810
  Required (ns):           3.739

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w2_r[27]:D
  Delay (ns):              0.210
  Slack (ns):              0.071
  Arrival (ns):            3.789
  Required (ns):           3.718

Path 100
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[16]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[16]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.868
  Required (ns):           1.797

