// Seed: 4119678532
module module_0 (
    output tri1 id_0
    , id_45,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wor id_11,
    input uwire id_12,
    input wire id_13,
    output tri id_14,
    output supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input wire id_19,
    input supply1 id_20,
    output supply1 id_21,
    input tri0 id_22,
    input supply0 id_23
    , id_46,
    input wand id_24,
    output tri1 id_25,
    output tri0 id_26,
    input supply0 id_27,
    output tri0 id_28,
    output tri id_29,
    input supply0 id_30,
    output tri id_31,
    input wand id_32,
    input tri1 id_33,
    input tri0 id_34,
    input supply0 id_35,
    output wire id_36,
    input supply0 id_37,
    input uwire id_38,
    input supply1 id_39,
    input wire id_40,
    output tri id_41,
    input tri id_42,
    input supply1 id_43
);
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd25
) (
    output wand  id_0,
    output wire  id_1,
    input  tri0  _id_2,
    input  uwire _id_3,
    input  wire  id_4,
    output wand  id_5,
    output wor   id_6,
    input  wire  id_7,
    input  wor   id_8
);
  module_0 modCall_1 (
      id_5,
      id_1,
      id_8,
      id_4,
      id_7,
      id_0,
      id_7,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_8,
      id_8,
      id_1,
      id_1,
      id_4,
      id_7,
      id_4,
      id_8,
      id_7,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_0,
      id_7,
      id_6,
      id_6,
      id_7,
      id_1,
      id_7,
      id_4,
      id_8,
      id_7,
      id_1,
      id_8,
      id_8,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_37 = 0;
  reg [~  id_3 : id_2] id_10;
  logic id_11 = id_11 - 1'b0;
  wire id_12;
  logic [id_2 : 1] id_13;
  assign id_0 = id_11;
  initial id_10 = -1;
  if (1) begin : LABEL_0
    wire id_14;
  end
endmodule
