// Seed: 2672307425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  id_13 :
  assert property (@(1) id_12) id_3 = id_9;
  else id_6 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_1, id_1
  );
endmodule
