# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do CCSS_PROCESSOR_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/Mem_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:50 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/Mem_state.v 
# -- Compiling module Mem_state
# ** Warning: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/Mem_state.v(59): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/Mem_state.v(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/Mem_state.v(61): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Mem_state
# End time: 10:22:50 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/WTR_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:50 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/WTR_Decoder.v 
# -- Compiling module WTR_Decoder
# 
# Top level modules:
# 	WTR_Decoder
# End time: 10:22:50 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/WTA_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:51 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/WTA_mux.v 
# -- Compiling module WTA_mux
# 
# Top level modules:
# 	WTA_mux
# End time: 10:22:51 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/scaledclock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:51 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/scaledclock.v 
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# End time: 10:22:51 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:51 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v 
# -- Compiling module RST_Decoder
# 
# Top level modules:
# 	RST_Decoder
# End time: 10:22:51 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_z.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:51 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_z.v 
# -- Compiling module reg_z
# 
# Top level modules:
# 	reg_z
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:52 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v 
# -- Compiling module reg_type3_16bit
# 
# Top level modules:
# 	reg_type3_16bit
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:52 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v 
# -- Compiling module reg_type2_16bit
# 
# Top level modules:
# 	reg_type2_16bit
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:52 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v 
# -- Compiling module reg_type1_16bit
# 
# Top level modules:
# 	reg_type1_16bit
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:52 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v 
# -- Compiling module reg_SUM
# 
# Top level modules:
# 	reg_SUM
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:52 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v 
# -- Compiling module reg_ac
# 
# Top level modules:
# 	reg_ac
# End time: 10:22:52 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:53 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v 
# -- Compiling module read_buffer_16bit
# 
# Top level modules:
# 	read_buffer_16bit
# End time: 10:22:53 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:53 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v 
# -- Compiling module phase_6
# 
# Top level modules:
# 	phase_6
# End time: 10:22:53 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:53 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v 
# -- Compiling module OPR_demux
# 
# Top level modules:
# 	OPR_demux
# End time: 10:22:53 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:54 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v 
# -- Compiling module INC_Decoder
# 
# Top level modules:
# 	INC_Decoder
# End time: 10:22:54 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:54 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:22:54 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:54 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 10:22:54 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:54 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:22:54 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:54 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 10:22:54 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:55 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 10:22:55 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:55 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v 
# -- Compiling module multicore1
# 
# Top level modules:
# 	multicore1
# End time: 10:22:55 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:55 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v 
# -- Compiling module mem_control
# 
# Top level modules:
# 	mem_control
# End time: 10:22:55 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/outputmux_simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:55 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/outputmux_simulation.v 
# -- Compiling module outputmux_simulation
# 
# Top level modules:
# 	outputmux_simulation
# End time: 10:22:55 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documents_fpga_project/FPGA/Working\ codes/SIMULATION\ MULTICORE3/3.Quartus\ Files\ with\ sub\ instruction {D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:55 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction" D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore_tb.v 
# -- Compiling module multicore_tb
# 
# Top level modules:
# 	multicore_tb
# End time: 10:22:56 on Jul 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  multicore_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" multicore_tb 
# Start time: 10:22:56 on Jul 03,2021
# Loading work.multicore_tb
# Loading work.multicore1
# Loading work.scaledclock
# Loading work.instruction_memory
# Loading altera_mf_ver.altsyncram
# Loading work.mem_control
# Loading work.reg_type1_16bit
# Loading work.read_buffer_16bit
# Loading work.data_memory
# Loading work.Mem_state
# Loading work.outputmux_simulation
# Loading work.phase_6
# Loading work.control
# Loading work.alu
# Loading work.INC_Decoder
# Loading work.RST_Decoder
# Loading work.WTR_Decoder
# Loading work.OPR_demux
# Loading work.WTA_mux
# Loading work.BUS
# Loading work.reg_type3_16bit
# Loading work.reg_ac
# Loading work.reg_z
# Loading work.reg_type2_16bit
# Loading work.reg_SUM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(77): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/IRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'address1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'data_in1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'mem_bus1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(49): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(50): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(51): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(71): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/DRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(159): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(174): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(189): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(205): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/multicore_tb/UUT/clock/clk
restart
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(77): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/IRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'address1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'data_in1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'mem_bus1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(49): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(50): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(51): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(71): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/DRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(159): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(174): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(189): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(205): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
run -all
restart
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(77): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/IRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/instruction_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'address1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'data_in1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(80): [PCDPC] - Port size (16) does not match connection size (1) for port 'mem_bus1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(49): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(50): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(51): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/AR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(58): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(59): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(60): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(61): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readAR4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(63): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(64): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(65): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(66): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/readDATA4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/mem_control.v(71): [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/MEMCU/DRAM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/data_memory.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(159): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core1/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(174): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core2/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(189): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core3/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/multicore1.v(205): [PCDPC] - Port size (25) does not match connection size (24) for port 'memout1'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(132): [PCDPC] - Port size (16) does not match connection size (24) for port 'in2'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/ALU File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/alu.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(135): [PCDPC] - Port size (7) does not match connection size (8) for port 'INC_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/inc File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/INC_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(137): [PCDPC] - Port size (4) does not match connection size (8) for port 'RST_sel'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/rst File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/RST_Decoder.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(141): [PCDPC] - Port size (8) does not match connection size (16) for port 'operand'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/demux1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/OPR_demux.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(149): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CoreID File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(150): [PCDPC] - Port size (16) does not match connection size (8) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_IR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(151): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(152): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_PC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(153): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_DR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(154): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_AC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_ac.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(158): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_N File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(159): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_M File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(160): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_P File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(161): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R1 File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(162): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_ROW File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(163): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_COL File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(164): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_CURR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type3_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(165): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/SUM File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_SUM.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(166): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STA File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(167): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STB File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(168): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_STC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type2_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(169): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_A File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(170): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_B File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(171): [PCDPC] - Port size (16) does not match connection size (24) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/reg_R File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/reg_type1_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(174): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readmem File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(176): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readAC File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'datain'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
# ** Warning: (vsim-3015) D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/phase_6.v(177): [PCDPC] - Port size (24) does not match connection size (16) for port 'dataout'. The port definition is at: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/UUT/core4/readDR File: D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files with sub instruction/read_buffer_16bit.v
run -all
# End time: 12:41:05 on Jul 03,2021, Elapsed time: 2:18:09
# Errors: 0, Warnings: 459
