<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Projects — Md Mudassir Ahmed</title>
  <meta name="description" content="VLSI and electronics projects by Md Mudassir Ahmed." />
  <link rel="stylesheet" href="../css/style.css" />
  <style>
    .filter-bar { display:flex; gap:0.75rem; flex-wrap:wrap; margin-top:2.5rem; margin-bottom:0.5rem; }
    .filter-btn {
      font-family: var(--font-body);
      font-size: 0.72rem;
      letter-spacing: 0.12em;
      text-transform: uppercase;
      padding: 0.5rem 1.2rem;
      border: 1px solid var(--border);
      background: transparent;
      color: var(--muted);
      border-radius: 100px;
      cursor: pointer;
      transition: all var(--transition);
    }
    .filter-btn:hover, .filter-btn.active { border-color: var(--accent); color: var(--accent); background: rgba(0,200,255,0.06); }
    .project-card[data-hidden="true"] { display: none; }
    .project-img {
      width: 100%; height: 160px;
      background: var(--bg3);
      border: 1px solid var(--border);
      border-radius: 2px;
      margin-bottom: 1.5rem;
      display: flex;
      align-items: center;
      justify-content: center;
      color: var(--muted);
      font-size: 0.72rem;
      letter-spacing: 0.15em;
      text-transform: uppercase;
      overflow: hidden;
      position: relative;
    }
    .project-img-code {
      font-family: var(--font-body);
      font-size: 0.65rem;
      color: var(--accent);
      opacity: 0.5;
      text-align: left;
      padding: 1rem;
      line-height: 1.8;
      width: 100%;
      user-select: none;
    }
  </style>
</head>
<body>
  <div class="grid-bg"></div>

  <nav>
    <a href="../index.html" class="nav-logo">M<span>.</span>Mudassir</a>
    <div class="nav-links">
      <a href="../index.html">Home</a>
      <a href="about.html">About</a>
      <a href="projects.html">Projects</a>
      <a href="blog.html">Blog</a>
      <a href="contact.html">Contact</a>
      <a href="contact.html" class="nav-cta">Get in Touch</a>
    </div>
    <div class="hamburger"><span></span><span></span><span></span></div>
  </nav>

  <div class="page">

    <div class="page-hero">
      <div class="page-hero-glow"></div>
      <div class="container">
        <div class="section-label fade-up">My Work</div>
        <h1 class="section-title fade-up" style="font-size: clamp(2.5rem, 6vw, 4.5rem);">
          Projects &<br><span style="color:var(--accent);">Builds.</span>
        </h1>
        <p class="fade-up" style="color:var(--muted); font-size:0.9rem; max-width:520px; margin-top:1rem;">
          A collection of my VLSI, digital design, and embedded systems projects — from transistor-level circuits to RTL implementations.
        </p>

        <!-- Filter -->
        <div class="filter-bar">
          <button class="filter-btn active" data-filter="all">All</button>
          <button class="filter-btn" data-filter="vlsi">VLSI</button>
          <button class="filter-btn" data-filter="digital">Digital Design</button>
          <button class="filter-btn" data-filter="embedded">Embedded</button>
          <button class="filter-btn" data-filter="other">Other</button>
        </div>
      </div>
    </div>

    <section>
      <div class="container">
        <div class="projects-grid" id="projects-grid">

          <!-- Project 1 -->
          <div class="card project-card fade-up" data-category="vlsi">
            <div class="project-img">
              <div class="project-img-code">
                module alu_4bit(<br>
                &nbsp;&nbsp;input [3:0] A, B,<br>
                &nbsp;&nbsp;input [2:0] op,<br>
                &nbsp;&nbsp;output [3:0] result<br>
                );
              </div>
            </div>
            <span class="project-tag">VLSI Design</span>
            <h3 class="project-title">4-bit ALU in CMOS</h3>
            <p class="project-desc">Designed a fully functional 4-bit Arithmetic Logic Unit using CMOS logic gates. Implemented static CMOS, transmission gate, and pass transistor logic styles. Verified through SPICE simulation with power-delay product optimization.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">SPICE</span>
                <span class="tech-badge">Cadence</span>
                <span class="tech-badge">CMOS</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

          <!-- Project 2 -->
          <div class="card project-card fade-up" data-category="digital">
            <div class="project-img">
              <div class="project-img-code">
                // 5-stage pipeline<br>
                // IF | ID | EX | MEM | WB<br>
                always @(posedge clk)<br>
                &nbsp;&nbsp;if (stall) PC &lt;= PC;<br>
                &nbsp;&nbsp;else PC &lt;= PC + 4;
              </div>
            </div>
            <span class="project-tag">Digital Design</span>
            <h3 class="project-title">RISC-V Processor Core</h3>
            <p class="project-desc">Implemented a simplified 5-stage pipelined RISC-V (RV32I) core in Verilog. Includes hazard detection unit, data forwarding, branch prediction, and an instruction cache model. Synthesized and verified on Basys3 FPGA.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">Verilog</span>
                <span class="tech-badge">Vivado</span>
                <span class="tech-badge">FPGA</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

          <!-- Project 3 -->
          <div class="card project-card fade-up" data-category="embedded">
            <div class="project-img">
              <div class="project-img-code">
                void deep_sleep_mode() {<br>
                &nbsp;&nbsp;HAL_PWR_EnterSTOPMode(<br>
                &nbsp;&nbsp;&nbsp;&nbsp;PWR_LOWPOWERREGULATOR,<br>
                &nbsp;&nbsp;&nbsp;&nbsp;PWR_STOPENTRY_WFI);<br>
                }
              </div>
            </div>
            <span class="project-tag">Embedded Systems</span>
            <h3 class="project-title">IoT Smart Sensor Node</h3>
            <p class="project-desc">Low-power wireless sensor node on ARM Cortex-M0+ microcontroller. Transmits temperature, humidity, and air quality data via MQTT over Wi-Fi with aggressive sleep-mode power management achieving &lt;10μA standby.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">ARM</span>
                <span class="tech-badge">C</span>
                <span class="tech-badge">MQTT</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

          <!-- Project 4 -->
          <div class="card project-card fade-up" data-category="vlsi">
            <div class="project-img">
              <div class="project-img-code">
                * CMOS Inverter SPICE<br>
                M1 out in VDD VDD pmos<br>
                + W=1u L=180n<br>
                M2 out in GND GND nmos<br>
                + W=500n L=180n
              </div>
            </div>
            <span class="project-tag">VLSI Design</span>
            <h3 class="project-title">Ring Oscillator Analysis</h3>
            <p class="project-desc">Built and analysed a 5-stage and 11-stage ring oscillator in 180nm technology node. Extracted propagation delay, power consumption, and frequency response across supply voltages. Corner analysis for PVT variation.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">NGSpice</span>
                <span class="tech-badge">180nm</span>
                <span class="tech-badge">CMOS</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

          <!-- Project 5 -->
          <div class="card project-card fade-up" data-category="digital">
            <div class="project-img">
              <div class="project-img-code">
                entity uart_tx is<br>
                &nbsp;&nbsp;port(<br>
                &nbsp;&nbsp;&nbsp;&nbsp;clk, reset : in std_logic;<br>
                &nbsp;&nbsp;&nbsp;&nbsp;data_in : in std_logic_vector<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(7 downto 0);<br>
                &nbsp;&nbsp;&nbsp;&nbsp;tx : out std_logic);
              </div>
            </div>
            <span class="project-tag">Digital Design</span>
            <h3 class="project-title">UART Communication Core</h3>
            <p class="project-desc">Full-duplex UART transceiver implemented in VHDL with configurable baud rate, parity, and stop bits. Includes a FIFO buffer for both TX and RX paths. Tested via loopback and verified with logic analyser.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">VHDL</span>
                <span class="tech-badge">ModelSim</span>
                <span class="tech-badge">FPGA</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

          <!-- Project 6 -->
          <div class="card project-card fade-up" data-category="other">
            <div class="project-img">
              <div class="project-img-code">
                import numpy as np<br>
                import matplotlib.pyplot as plt<br>
                # Simulate eye diagram<br>
                for bit in data_stream:<br>
                &nbsp;&nbsp;plot_waveform(bit, noise)
              </div>
            </div>
            <span class="project-tag">Signal Processing</span>
            <h3 class="project-title">Eye Diagram Simulator</h3>
            <p class="project-desc">Python-based tool to simulate and visualize eye diagrams for digital communication signals. Models inter-symbol interference (ISI), noise, and jitter. Used to analyse bit-error rate (BER) vs SNR performance.</p>
            <div class="project-footer">
              <div class="project-tech">
                <span class="tech-badge">Python</span>
                <span class="tech-badge">NumPy</span>
                <span class="tech-badge">Matplotlib</span>
              </div>
              <a href="#" class="project-link">GitHub →</a>
            </div>
          </div>

        </div>
      </div>
    </section>

  </div>

  <footer>
    <div class="container">
      <div class="footer-inner">
        <div class="footer-brand">M<span>.</span>Mudassir</div>
        <p class="footer-copy">© 2025 Md Mudassir Ahmed. Built with passion.</p>
        <div class="footer-socials">
          <a href="#" class="social-link" aria-label="GitHub">
            <svg width="16" height="16" viewBox="0 0 24 24" fill="currentColor"><path d="M12 0C5.37 0 0 5.37 0 12c0 5.31 3.435 9.795 8.205 11.385.6.105.825-.255.825-.57 0-.285-.015-1.23-.015-2.235-3.015.555-3.795-.735-4.035-1.41-.135-.345-.72-1.41-1.23-1.695-.42-.225-1.02-.78-.015-.795.945-.015 1.62.87 1.845 1.23 1.08 1.815 2.805 1.305 3.495.99.105-.78.42-1.305.765-1.605-2.67-.3-5.46-1.335-5.46-5.925 0-1.305.465-2.385 1.23-3.225-.12-.3-.54-1.53.12-3.18 0 0 1.005-.315 3.3 1.23.96-.27 1.98-.405 3-.405s2.04.135 3 .405c2.295-1.56 3.3-1.23 3.3-1.23.66 1.65.24 2.88.12 3.18.765.84 1.23 1.905 1.23 3.225 0 4.605-2.805 5.625-5.475 5.925.435.375.81 1.095.81 2.22 0 1.605-.015 2.895-.015 3.3 0 .315.225.69.825.57A12.02 12.02 0 0 0 24 12c0-6.63-5.37-12-12-12z"/></svg>
          </a>
          <a href="#" class="social-link" aria-label="LinkedIn">
            <svg width="16" height="16" viewBox="0 0 24 24" fill="currentColor"><path d="M20.447 20.452h-3.554v-5.569c0-1.328-.027-3.037-1.852-3.037-1.853 0-2.136 1.445-2.136 2.939v5.667H9.351V9h3.414v1.561h.046c.477-.9 1.637-1.85 3.37-1.85 3.601 0 4.267 2.37 4.267 5.455v6.286zM5.337 7.433a2.062 2.062 0 0 1-2.063-2.065 2.064 2.064 0 1 1 2.063 2.065zm1.782 13.019H3.555V9h3.564v11.452zM22.225 0H1.771C.792 0 0 .774 0 1.729v20.542C0 23.227.792 24 1.771 24h20.451C23.2 24 24 23.227 24 22.271V1.729C24 .774 23.2 0 22.222 0h.003z"/></svg>
          </a>
        </div>
      </div>
    </div>
  </footer>

  <script src="../js/main.js"></script>
  <script>
    // Filter functionality
    const filterBtns = document.querySelectorAll('.filter-btn');
    const cards = document.querySelectorAll('.project-card');
    filterBtns.forEach(btn => {
      btn.addEventListener('click', () => {
        filterBtns.forEach(b => b.classList.remove('active'));
        btn.classList.add('active');
        const filter = btn.dataset.filter;
        cards.forEach(card => {
          if (filter === 'all' || card.dataset.category === filter) {
            card.removeAttribute('data-hidden');
            card.style.display = '';
          } else {
            card.style.display = 'none';
          }
        });
      });
    });
  </script>
</body>
</html>
