<div id="pf47" class="pf w0 h0" data-page-no="47"><div class="pc pc47 w0 h0"><img class="bi xf y6fb w18 ha1" alt="" src="bg47.png"/><div class="t m0 xf hd ye2 ff6 fs8 fc0 sc0 ls0 ws0">Chapter<span class="_ _1f"> </span>5</div><div class="t m0 xf ha ye3 ff6 fs5 fc0 sc0 ls0 ws0">The<span class="_ _14"> </span>R<span class="_ _9e"></span>V32I<span class="_ _14"> </span>ISA</div><div class="t m0 xf h8 y8c8 ff3 fs4 fc0 sc0 ls0 ws0">RISC-V<span class="_ _b"> </span>is<span class="_ _b"> </span>a<span class="_ _34"> </span>mo<span class="_ _5"></span>dular<span class="_ _b"> </span>Instruction<span class="_ _34"> </span>Set<span class="_ _b"> </span>Architecture,<span class="_ _b"> </span>allowing<span class="_ _b"> </span>the<span class="_ _b"> </span>design<span class="_ _b"> </span>of<span class="_ _34"> </span>a<span class="_ _b"> </span>wide<span class="_ _34"> </span>v<span class="_ _27"></span>ariet<span class="_ _1"></span>y<span class="_ _b"> </span>of<span class="_ _b"> </span>micropro-</div><div class="t m0 xf h8 yabb ff3 fs4 fc0 sc0 ls0 ws0">cessors.<span class="_ _7"> </span>This<span class="_ _3"> </span>ﬂexibilit<span class="_ _1"></span>y<span class="_ _2"> </span>allows<span class="_ _6"> </span>industry<span class="_ _2"> </span>play<span class="_ _27"></span>ers<span class="_ _2"> </span>to<span class="_ _3"> </span>design<span class="_ _2"> </span>micropro<span class="_ _5"></span>cessors<span class="_ _2"> </span>for<span class="_ _2"> </span>applications<span class="_ _3"> </span>with<span class="_ _2"> </span>diﬀerent</div><div class="t m0 xf h8 yabc ff3 fs4 fc0 sc0 ls0 ws0">requiremen<span class="_ _1"></span>ts,<span class="_ _b"> </span>including<span class="_ _b"> </span>ultra-lo<span class="_ _1"></span>w-p<span class="_ _5"></span>o<span class="_ _1"></span>w<span class="_ _1"></span>er<span class="_ _b"> </span>and<span class="_ _3"> </span>compact<span class="_ _b"> </span>micropro<span class="_ _5"></span>cessors<span class="_ _b"> </span>for<span class="_ _b"> </span>em<span class="_ _1"></span>b<span class="_ _5"></span>edded<span class="_ _3"> </span>devices<span class="_ _b"> </span>and<span class="_ _b"> </span>high-</div><div class="t m0 xf h8 yabd ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _5"></span>erforming<span class="_ _6"> </span>micropro<span class="_ _5"></span>cessors<span class="_ _2"> </span>for<span class="_ _2"> </span>p<span class="_ _5"></span>ow<span class="_ _27"></span>erful<span class="_ _2"> </span>servers<span class="_ _6"> </span>running<span class="_ _2"> </span>on<span class="_ _2"> </span>data<span class="_ _2"> </span>centers.</div><div class="t m0 xc h8 yabe ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>o<span class="_ _2"> </span>ac<span class="_ _1"></span>hieve<span class="_ _6"> </span>this<span class="_ _2"> </span>ﬂexibility<span class="_ _12"></span>,<span class="_ _2"> </span>the<span class="_ _2"> </span>R<span class="_ _12"></span>V32I<span class="_ _2"> </span>Instruction<span class="_ _2"> </span>Set<span class="_ _2"> </span>Architecture<span class="_ _6"> </span>relies<span class="_ _3"> </span>on<span class="_ _2"> </span>four<span class="_ _2"> </span>base<span class="_ _2"> </span>Instruction<span class="_ _2"> </span>Set</div><div class="t m0 xf h8 yabf ff3 fs4 fc0 sc0 ls0 ws0">Arc<span class="_ _1"></span>hitectures and sev<span class="_ _27"></span>eral extensions that can<span class="_ _a"> </span>b<span class="_ _5"></span>e com<span class="_ _1"></span>bined with the<span class="_ _a"> </span>base Instruction Set Arc<span class="_ _27"></span>hitectures to</div><div class="t m0 xf h8 yac0 ff3 fs4 fc0 sc0 ls0 ws0">implemen<span class="_ _1"></span>t<span class="_ _35"> </span>sp<span class="_ _5"></span>ecialized<span class="_ _a"> </span>versions<span class="_ _35"> </span>of<span class="_ _a"> </span>the<span class="_ _a"> </span>Instruction<span class="_ _a"> </span>Set<span class="_ _a"> </span>Architecture.<span class="_ _b"> </span>T<span class="_ _12"></span>able<span class="_ _a"> </span>5.1<span class="_ _a"> </span>presents<span class="_ _35"> </span>the<span class="_ _a"> </span>base<span class="_ _a"> </span>Instruction</div><div class="t m0 xf h8 yac1 ff3 fs4 fc0 sc0 ls0 ws0">Set<span class="_ _2"> </span>Arc<span class="_ _1"></span>hitectures<span class="_ _2"> </span>and<span class="_ _6"> </span>some<span class="_ _3"> </span>of<span class="_ _6"> </span>its<span class="_ _2"> </span>extensions</div><div class="t m0 xda h12 yac2 ffc fs7 fc0 sc0 ls0 ws0">1</div><div class="t m0 x1 h8 yac1 ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 x80 h8 yac3 ff3 fs4 fc0 sc0 ls0 ws0">Base<span class="_ _2"> </span>ISAs</div><div class="t m0 x10e h8 yac4 ff3 fs4 fc0 sc0 ls0 ws0">Name<span class="_ _3f"> </span>Description</div><div class="t m0 x29 h8 yac5 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V32I<span class="_ _19"> </span>32-bit<span class="_ _2"> </span>in<span class="_ _1"></span>teger<span class="_ _2"> </span>instruction<span class="_ _2"> </span>set</div><div class="t m0 xa h8 yac6 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V32E<span class="_ _11"> </span>32-bit<span class="_ _6"> </span>integer<span class="_ _6"> </span>instruction<span class="_ _2"> </span>set<span class="_ _2"> </span>for<span class="_ _2"> </span>embedded<span class="_ _2"> </span>micropro<span class="_ _5"></span>cessors</div><div class="t m0 x29 h8 yac7 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V64I<span class="_ _19"> </span>64-bit<span class="_ _2"> </span>in<span class="_ _1"></span>teger<span class="_ _2"> </span>instruction<span class="_ _2"> </span>set</div><div class="t m0 xd2 h8 yac8 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V128I<span class="_ _5c"> </span>128-bit<span class="_ _2"> </span>integer<span class="_ _6"> </span>instruction<span class="_ _2"> </span>set</div><div class="t m0 x13f h8 yac9 ff3 fs4 fc0 sc0 ls0 ws0">Extensions</div><div class="t m0 x10e h8 yaca ff3 fs4 fc0 sc0 ls0 ws0">Suﬃx<span class="_ _37"> </span>Description</div><div class="t m0 xb7 h8 yacb ff3 fs4 fc0 sc0 ls0 ws0">M<span class="_ _9f"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>integer<span class="_ _6"> </span>multiplication<span class="_ _6"> </span>and<span class="_ _2"> </span>division</div><div class="t m0 xb3 h8 yacc ff3 fs4 fc0 sc0 ls0 ws0">A<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>atomic<span class="_ _2"> </span>instructions</div><div class="t m0 xb3 h8 yacd ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _7b"> </span>Standard<span class="_ _6"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>single-precision<span class="_ _2"> </span>Floating-P<span class="_ _1"></span>oin<span class="_ _1"></span>t</div><div class="t m0 xb3 h8 yace ff3 fs4 fc0 sc0 ls0 ws0">D<span class="_ _a0"> </span>Standard<span class="_ _6"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>double-precision<span class="_ _2"> </span>Floating-Poin<span class="_ _27"></span>t</div><div class="t m0 xb3 h8 yacf ff3 fs4 fc0 sc0 ls0 ws0">G<span class="_ _a0"> </span>Shorthand<span class="_ _6"> </span>for<span class="_ _2"> </span>the<span class="_ _2"> </span>base<span class="_ _2"> </span>and<span class="_ _2"> </span>ab<span class="_ _5"></span>ov<span class="_ _27"></span>e<span class="_ _2"> </span>extensions</div><div class="t m0 xb3 h8 yad0 ff3 fs4 fc0 sc0 ls0 ws0">Q<span class="_ _a0"> </span>Standard<span class="_ _6"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>quad-precision<span class="_ _2"> </span>ﬂoating-p<span class="_ _5"></span>oint</div><div class="t m0 xb3 h8 yad1 ff3 fs4 fc0 sc0 ls0 ws0">L<span class="_ _7b"> </span>Standard<span class="_ _6"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>decimal<span class="_ _2"> </span>ﬂoating-p<span class="_ _5"></span>oint</div><div class="t m0 xb3 h8 yad2 ff3 fs4 fc0 sc0 ls0 ws0">C<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>compressed<span class="_ _2"> </span>instructions</div><div class="t m0 xb3 h8 yad3 ff3 fs4 fc0 sc0 ls0 ws0">B<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>bit<span class="_ _2"> </span>manipulation</div><div class="t m0 x140 h8 yad4 ff3 fs4 fc0 sc0 ls0 ws0">J<span class="_ _8c"> </span>Standard<span class="_ _6"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>dynamically<span class="_ _2"> </span>translated<span class="_ _2"> </span>languages</div><div class="t m0 xb3 h8 yad5 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _2"> </span>for<span class="_ _2"> </span>transactional<span class="_ _2"> </span>memory</div><div class="t m0 xb3 h8 yad6 ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _a1"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>pack<span class="_ _27"></span>ed-SIMD<span class="_ _2"> </span>instructions</div><div class="t m0 xb3 h8 yad7 ff3 fs4 fc0 sc0 ls0 ws0">V<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>vector<span class="_ _6"> </span>op<span class="_ _5"></span>erations</div><div class="t m0 xb3 h8 yad8 ff3 fs4 fc0 sc0 ls0 ws0">N<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>user-level<span class="_ _6"> </span>interrupts</div><div class="t m0 xb3 h8 yad9 ff3 fs4 fc0 sc0 ls0 ws0">H<span class="_ _a0"> </span>Standard<span class="_ _2"> </span>extension<span class="_ _6"> </span>for<span class="_ _2"> </span>hypervisor</div><div class="t m0 x84 h8 yada ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>able<span class="_ _2"> </span>5.1:<span class="_ _34"> </span>RISC-V<span class="_ _3"> </span>base<span class="_ _6"> </span>ISAs<span class="_ _2"> </span>and<span class="_ _2"> </span>extensions.</div><div class="t m0 x2b h1e yadb fff fsd fc0 sc0 ls0 ws0">1</div><div class="t m0 xc h1f yadc ff10 fse fc0 sc0 ls0 ws0">Some<span class="_ _6"> </span>of<span class="_ _6"> </span>these<span class="_ _2"> </span>extensions<span class="_ _6"> </span>are<span class="_ _2"> </span>still<span class="_ _6"> </span>under<span class="_ _6"> </span>developmen<span class="_ _1"></span>t.<span class="_ _24"> </span>Refer<span class="_ _6"> </span>to<span class="_ _2"> </span>the<span class="_ _6"> </span>oﬃcial<span class="_ _2"> </span>RISC-V<span class="_ _6"> </span>consortium<span class="_ _6"> </span>(<span class="ff28">https://riscv.org</span>)</div><div class="t m0 xf h1f yadd ff10 fse fc0 sc0 ls0 ws0">for<span class="_ _38"> </span>up-to-date<span class="_ _38"> </span>information<span class="_ _38"> </span>on<span class="_ _38"> </span>current<span class="_ _8b"> </span>base<span class="_ _38"> </span>ISAs<span class="_ _38"> </span>and<span class="_ _38"> </span>extensions</div><div class="t m0 x14 h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">58</div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:169.522000px;bottom:543.793000px;width:126.139000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:248.503000px;bottom:495.972000px;width:124.789000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:457.132000px;bottom:495.972000px;width:67.140000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:485.954000px;width:60.218000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:385.414000px;bottom:485.954000px;width:127.340000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:230.639000px;bottom:472.062000px;width:122.639000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf47" data-dest-detail='[71,"XYZ",72,457.063,null]'><div class="d m1" style="border-style:none;position:absolute;left:384.487000px;bottom:472.062000px;width:14.722000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:474.320000px;bottom:472.062000px;width:49.952000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,138.203,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:462.044000px;width:77.376000px;height:10.102000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf47" data-dest-detail='[71,"XYZ",87.243,126.911,null]'><div class="d m1" style="border-style:none;position:absolute;left:263.947000px;bottom:462.044000px;width:6.462000px;height:10.102000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://riscv.org"><div class="d m1" style="border-style:none;position:absolute;left:447.005000px;bottom:114.458000px;width:73.974000px;height:10.650000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
