-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Tue Jul 10 17:50:54 2018
-- Host        : HEP-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_dac_controller_0_0/design_1_dac_controller_0_0_sim_netlist.vhdl
-- Design      : design_1_dac_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dac_controller_0_0 is
  port (
    dac_set_lines : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dac_controller_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dac_controller_0_0 : entity is "design_1_dac_controller_0_0,dac_controller,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_dac_controller_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_dac_controller_0_0 : entity is "dac_controller,Vivado 2018.1";
end design_1_dac_controller_0_0;

architecture STRUCTURE of design_1_dac_controller_0_0 is
  signal \<const0>\ : STD_LOGIC;
begin
  dac_set_lines(47) <= \<const0>\;
  dac_set_lines(46) <= \<const0>\;
  dac_set_lines(45) <= \<const0>\;
  dac_set_lines(44) <= \<const0>\;
  dac_set_lines(43) <= \<const0>\;
  dac_set_lines(42) <= \<const0>\;
  dac_set_lines(41) <= \<const0>\;
  dac_set_lines(40) <= \<const0>\;
  dac_set_lines(39) <= \<const0>\;
  dac_set_lines(38) <= \<const0>\;
  dac_set_lines(37) <= \<const0>\;
  dac_set_lines(36) <= \<const0>\;
  dac_set_lines(35) <= \<const0>\;
  dac_set_lines(34) <= \<const0>\;
  dac_set_lines(33) <= \<const0>\;
  dac_set_lines(32) <= \<const0>\;
  dac_set_lines(31) <= \<const0>\;
  dac_set_lines(30) <= \<const0>\;
  dac_set_lines(29) <= \<const0>\;
  dac_set_lines(28) <= \<const0>\;
  dac_set_lines(27) <= \<const0>\;
  dac_set_lines(26) <= \<const0>\;
  dac_set_lines(25) <= \<const0>\;
  dac_set_lines(24) <= \<const0>\;
  dac_set_lines(23) <= \<const0>\;
  dac_set_lines(22) <= \<const0>\;
  dac_set_lines(21) <= \<const0>\;
  dac_set_lines(20) <= \<const0>\;
  dac_set_lines(19) <= \<const0>\;
  dac_set_lines(18) <= \<const0>\;
  dac_set_lines(17) <= \<const0>\;
  dac_set_lines(16) <= \<const0>\;
  dac_set_lines(15) <= \<const0>\;
  dac_set_lines(14) <= \<const0>\;
  dac_set_lines(13) <= \<const0>\;
  dac_set_lines(12) <= \<const0>\;
  dac_set_lines(11) <= \<const0>\;
  dac_set_lines(10) <= \<const0>\;
  dac_set_lines(9) <= \<const0>\;
  dac_set_lines(8) <= \<const0>\;
  dac_set_lines(7) <= \<const0>\;
  dac_set_lines(6) <= \<const0>\;
  dac_set_lines(5) <= \<const0>\;
  dac_set_lines(4) <= \<const0>\;
  dac_set_lines(3) <= \<const0>\;
  dac_set_lines(2) <= \<const0>\;
  dac_set_lines(1) <= \<const0>\;
  dac_set_lines(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
