{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 10:20:38 2019 " "Info: Processing started: Tue Jul 09 10:20:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk Clk time1.v(2) " "Info (10281): Verilog HDL Declaration information at time1.v(2): object \"clk\" differs only in case from object \"Clk\" in the same scope" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file time1.v" { { "Info" "ISGN_ENTITY_NAME" "1 time1 " "Info: Found entity 1: time1" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Info: Found entity 1: counter60" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CNT_002.v(5) " "Warning (10268): Verilog HDL information at CNT_002.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT_002.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CNT_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_002 " "Info: Found entity 1: CNT_002" {  } { { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q1 q1 yima.v(3) " "Info (10281): Verilog HDL Declaration information at yima.v(3): object \"Q1\" differs only in case from object \"q1\" in the same scope" {  } { { "yima.v" "" { Text "C:/Users/27687/Desktop/test/yima.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q2 q2 yima.v(4) " "Info (10281): Verilog HDL Declaration information at yima.v(4): object \"Q2\" differs only in case from object \"q2\" in the same scope" {  } { { "yima.v" "" { Text "C:/Users/27687/Desktop/test/yima.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file yima.v" { { "Info" "ISGN_ENTITY_NAME" "1 yima " "Info: Found entity 1: yima" {  } { { "yima.v" "" { Text "C:/Users/27687/Desktop/test/yima.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CNT_003.v(5) " "Warning (10268): Verilog HDL information at CNT_003.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT_003.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CNT_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_003 " "Info: Found entity 1: CNT_003" {  } { { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(12): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(13): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(14): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(17): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(18): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(20): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time1.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at time1.v(21): instance has no name" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "time1 " "Info: Elaborating entity \"time1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT_002 CNT_002:comb_4 " "Info: Elaborating entity \"CNT_002\" for hierarchy \"CNT_002:comb_4\"" {  } { { "time1.v" "comb_4" { Text "C:/Users/27687/Desktop/test/time1.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNT_002.v(10) " "Warning (10230): Verilog HDL assignment warning at CNT_002.v(10): truncated value with size 32 to match size of target (4)" {  } { { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT_003 CNT_003:comb_5 " "Info: Elaborating entity \"CNT_003\" for hierarchy \"CNT_003:comb_5\"" {  } { { "time1.v" "comb_5" { Text "C:/Users/27687/Desktop/test/time1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CNT_003.v(10) " "Warning (10230): Verilog HDL assignment warning at CNT_003.v(10): truncated value with size 32 to match size of target (24)" {  } { { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 counter60:comb_6 " "Info: Elaborating entity \"counter60\" for hierarchy \"counter60:comb_6\"" {  } { { "time1.v" "comb_6" { Text "C:/Users/27687/Desktop/test/time1.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter60.v(19) " "Warning (10230): Verilog HDL assignment warning at counter60.v(19): truncated value with size 32 to match size of target (8)" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima yima:comb_12 " "Info: Elaborating entity \"yima\" for hierarchy \"yima:comb_12\"" {  } { { "time1.v" "comb_12" { Text "C:/Users/27687/Desktop/test/time1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:comb_16 " "Info: Elaborating entity \"counter24\" for hierarchy \"counter24:comb_16\"" {  } { { "time1.v" "comb_16" { Text "C:/Users/27687/Desktop/test/time1.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter24.v(16) " "Warning (10230): Verilog HDL assignment warning at counter24.v(16): truncated value with size 32 to match size of target (8)" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 10:20:39 2019 " "Info: Processing ended: Tue Jul 09 10:20:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
