-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "01000000000001001110000100000011", 
    1 => "00111111001110101111011000010110", 
    2 => "00111110110111011110111111000000", 
    3 => "10111100000110001001010100110001", 
    4 => "00111110110100000011100100011111", 
    5 => "00111111001010000011010100010100", 
    6 => "10111111100101001011000110000100", 
    7 => "11000000001110110100000111011111", 
    8 => "11000000100000010010100100110101", 
    9 => "00111111100000001001111111110000", 
    10 => "01000000000001010000001011110110", 
    11 => "01000000000011100010001100111100", 
    12 => "00111111011000011111101011010011", 
    13 => "00111110010100101111110000100010", 
    14 => "00111110110110111001100000011011", 
    15 => "10111101110000111011100110101101", 
    16 => "10111111001000101101010011110101", 
    17 => "10111111011101110101100011101010", 
    18 => "10111111010011110001111110101000", 
    19 => "10111111010010000101000110001010", 
    20 => "00111110001110010001011101000011", 
    21 => "00111111010000011111001110011111", 
    22 => "10111100101101110000100010100001", 
    23 => "00111110011001011101100110111011", 
    24 => "00111101110000110010101101011101", 
    25 => "00111110110110111001000011110000", 
    26 => "10111111000000110100010100110011", 
    27 => "10111111010100000100101001101100", 
    28 => "00111111000111010000011111101000", 
    29 => "00111110010010001100011011001000", 
    30 => "01000000000110000111010111111001", 
    31 => "10111110100110000101010110010011", 
    32 => "10111111000100001110110111011011", 
    33 => "10111110011111111110101011001010", 
    34 => "00111110111001010110111010111100", 
    35 => "00111111001110010001110000010111", 
    36 => "10111111010010101001011110101101", 
    37 => "10111111111110011010011010001011", 
    38 => "00111111100101001110111010100101", 
    39 => "00111111101010000011011010011011", 
    40 => "01000000000000111110111101110110", 
    41 => "00111111000101101000011101110001", 
    42 => "10111101000111010001001101001000", 
    43 => "00111101111111010011001111000001", 
    44 => "10111010111001010010000001110101", 
    45 => "00111110010100011100001010010111", 
    46 => "10111111000111100010110011000001", 
    47 => "10111111010101110011101111101101", 
    48 => "00111111010000010000111111010001", 
    49 => "00111110101110001101100101100011", 
    50 => "00111101001000110111110101001010", 
    51 => "10111101110010011010011001111100", 
    52 => "00111110001001010101011011001111", 
    53 => "00111110001101111101111000111011", 
    54 => "10111110010110110110001110010100", 
    55 => "10111110001010001100011111011001", 
    56 => "10111110100000111101001001111100", 
    57 => "00111110001011110001010110100001", 
    58 => "00111110011110100111001000101101", 
    59 => "10111110101101101100100100011001", 
    60 => "10111101110001110100110000011010", 
    61 => "00111111000111100100100100000001", 
    62 => "00111110100010010111000011110101", 
    63 => "00111101100000010100000100110111", 
    64 => "10111101100111100011100001111000", 
    65 => "00111101101101001010011110011011", 
    66 => "00111101110011111001000011011100", 
    67 => "00111110010100111010011111001100", 
    68 => "00111110110001101001011001101111", 
    69 => "00111110100100100010010001110100", 
    70 => "00111100101100111010010011110100", 
    71 => "10111111000110101100100000000101", 
    72 => "00111110100010100110001111010011", 
    73 => "10111110001101010100001001100110", 
    74 => "10111101100110000001010010011110", 
    75 => "00111110000100001110101010011101", 
    76 => "00111110000001001100001001010000", 
    77 => "10111110101010100011101001110001", 
    78 => "10111110100010010000001000000001", 
    79 => "00111111011100110001111001000101", 
    80 => "00111111011111001011101110100011", 
    81 => "10111110100110110001010111101010", 
    82 => "00111110100101100110101011011000", 
    83 => "00111100010001001010001010011110", 
    84 => "00111110001011110100010111101000", 
    85 => "10111101111011001111011111111101", 
    86 => "00111110100100011011011000001001", 
    87 => "00111110010001110111001101000001", 
    88 => "10111111111110011000101001101111", 
    89 => "10111111101001111110100010011100", 
    90 => "00111110101010110001001011111001", 
    91 => "00111111001111111001010101011001", 
    92 => "00111111101110111010011100000111", 
    93 => "00111110110011001110110000000000", 
    94 => "10111111011100110110110011101011", 
    95 => "10111110010111000111000010010100", 
    96 => "10111100001000001000001111000100", 
    97 => "00111111101100101001110001011010", 
    98 => "10111111001001111011011010001100", 
    99 => "00111101111111100110111100101000" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

