<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="testpano.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="cpu1/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="cpu1/__xps/ise/cpu1.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="cpu1/__xps/ise/cpu1.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="cpu1/__xps/ise/cpu1.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="cpu1/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="cpu1/cpu1.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="cpu1/data/cpu1.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_axi4_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi4_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_axi4lite_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi4lite_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi_bram_ctrl_0_bram_block_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi_bram_ctrl_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi_timebase_wdt_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_axi_timer_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_clock_generator_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_debug_module_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_generic_ethernet_10_100_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_generic_ethernet_10_100_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_generic_ethernet_10_100_wrapper_blk_mem_gen_v7_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_generic_ethernet_10_100_wrapper_fifo_generator_v9_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_generic_gpio_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_bram_block_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_d_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_dlmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_i_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_ilmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_microblaze_0_intc_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_intc_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="cpu1_microblaze_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_microblaze_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_proc_sys_reset_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cpu1_rs232_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="toplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="toplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="toplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="toplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="toplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="toplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="toplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="toplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="toplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="toplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="toplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="toplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="toplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="toplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="toplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="toplevel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toplevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="toplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="toplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="toplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="toplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="toplevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545190693" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545190693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545006937" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7241517408441506452" xil_pn:start_ts="1545006937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546631135" xil_pn:in_ck="2640053158466747617" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6201346859905824135" xil_pn:start_ts="1546631134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545006937" xil_pn:in_ck="-5111966139145079952" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545006937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545006937" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4317675295807855890" xil_pn:start_ts="1545006937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545192259" xil_pn:in_ck="-5111966139145079952" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1545192259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546598080" xil_pn:in_ck="-8486085297853736333" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8557659897397007023" xil_pn:start_ts="1546596444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu1.ngc"/>
      <outfile xil_pn:name="cpu1_axi4_0_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_axi4_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_axi4lite_0_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_axi4lite_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_axi_bram_ctrl_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_axi_bram_ctrl_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_axi_timebase_wdt_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_axi_timer_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_debug_module_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_generic_ethernet_10_100_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_generic_ethernet_10_100_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_generic_ethernet_10_100_wrapper_blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="cpu1_generic_ethernet_10_100_wrapper_fifo_generator_v9_3.ngc"/>
      <outfile xil_pn:name="cpu1_generic_gpio_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_d_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_microblaze_0_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_i_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_microblaze_0_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_intc_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_microblaze_0_intc_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="cpu1_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="cpu1_rs232_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1546682184" xil_pn:in_ck="-5694349886835287880" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="136526222606381472" xil_pn:start_ts="1546682170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="toplevel.lso"/>
      <outfile xil_pn:name="toplevel.ngc"/>
      <outfile xil_pn:name="toplevel.ngr"/>
      <outfile xil_pn:name="toplevel.prj"/>
      <outfile xil_pn:name="toplevel.stx"/>
      <outfile xil_pn:name="toplevel.syr"/>
      <outfile xil_pn:name="toplevel.xst"/>
      <outfile xil_pn:name="toplevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1546632048" xil_pn:in_ck="-3905682736282444404" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5047652341673475229" xil_pn:start_ts="1546632048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546682584" xil_pn:in_ck="8984736792299754840" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-636527288119566606" xil_pn:start_ts="1546682574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cpu1.ncf"/>
      <outfile xil_pn:name="toplevel.bld"/>
      <outfile xil_pn:name="toplevel.ngd"/>
      <outfile xil_pn:name="toplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546682625" xil_pn:in_ck="2441329043776194985" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1546682584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="toplevel.pcf"/>
      <outfile xil_pn:name="toplevel_map.map"/>
      <outfile xil_pn:name="toplevel_map.mrp"/>
      <outfile xil_pn:name="toplevel_map.ncd"/>
      <outfile xil_pn:name="toplevel_map.ngm"/>
      <outfile xil_pn:name="toplevel_map.xrpt"/>
      <outfile xil_pn:name="toplevel_summary.xml"/>
      <outfile xil_pn:name="toplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1546682700" xil_pn:in_ck="-8498806488820607806" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1546682625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="toplevel.ncd"/>
      <outfile xil_pn:name="toplevel.pad"/>
      <outfile xil_pn:name="toplevel.par"/>
      <outfile xil_pn:name="toplevel.ptwx"/>
      <outfile xil_pn:name="toplevel.unroutes"/>
      <outfile xil_pn:name="toplevel.xpi"/>
      <outfile xil_pn:name="toplevel_pad.csv"/>
      <outfile xil_pn:name="toplevel_pad.txt"/>
      <outfile xil_pn:name="toplevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546682831" xil_pn:in_ck="6038244062278944814" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1546682777">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toplevel.bgn"/>
      <outfile xil_pn:name="toplevel.bit"/>
      <outfile xil_pn:name="toplevel.drc"/>
      <outfile xil_pn:name="toplevel.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1546123257" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1546123255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1546682700" xil_pn:in_ck="3640841954496799525" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1546682674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="toplevel.twr"/>
      <outfile xil_pn:name="toplevel.twx"/>
    </transform>
  </transforms>

</generated_project>
