
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041204                       # Number of seconds simulated
sim_ticks                                 41204278000                       # Number of ticks simulated
final_tick                                41204278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113631                       # Simulator instruction rate (inst/s)
host_op_rate                                   215595                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              410224779                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735656                       # Number of bytes of host memory used
host_seconds                                   100.44                       # Real time elapsed on the host
sim_insts                                    11413496                       # Number of instructions simulated
sim_ops                                      21655090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         159744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23092224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23251968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4405184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4405184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          360816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              363312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68831                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68831                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3876879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         560432681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564309560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3876879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3876879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106910841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106910841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106910841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3876879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        560432681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            671220401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    359971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001771812500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              795549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      363312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68831                       # Number of write requests accepted
system.mem_ctrls.readBursts                    363312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68831                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23197888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4404032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23251968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4405184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4131                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41204166000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                363312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68831                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  349927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       308836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.370099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.244251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    72.754736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       232374     75.24%     75.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69357     22.46%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4746      1.54%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          817      0.26%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          266      0.09%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          170      0.06%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          101      0.03%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          139      0.05%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          866      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       308836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.980550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.405635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.032237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4202     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.21%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.786032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3567     84.61%     84.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      1.54%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              470     11.15%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              104      2.47%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4216                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       159744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23038144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4404032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3876878.997855514288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 559120196.208752870560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106882882.403618395329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       360816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68831                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     88329750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16997814250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292605658500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35388.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47109.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4251073.77                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  10289887750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             17086144000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1812335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28388.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47138.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       563.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    82928                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   39511                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95348.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    28.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1099817040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                584551440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1293096840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              177302520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3181991280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4485442860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             71928000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13425028170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       327657600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        225423720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24872239470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.632455                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          31179645000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     35484250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1346020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    886345000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    854056750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    8642944500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29439427500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1105307700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                587481180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1294917540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              181901340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3180147360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4471648290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             72540480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13426102620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       328254720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        228601320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24876902550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            603.745624                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          31208550000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     37703000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1345240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    911088750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    855626500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8612736750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29441883000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2810949                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2810949                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70458                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2204073                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  227707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2219                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2204073                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1418354                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           785719                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14140                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3308360                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1584591                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        264526                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33844                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1517773                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           488                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         82408557                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1598203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       15229595                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2810949                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1646061                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      80546317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  141540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1123                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1517589                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 21927                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           82216797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.358671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.568994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 77517340     94.28%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   182408      0.22%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   374084      0.45%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   539099      0.66%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   264101      0.32%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   104078      0.13%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   175764      0.21%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   169820      0.21%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2890103      3.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             82216797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034110                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.184806                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1116262                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              77022269                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2740695                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1266801                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  70770                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               28651508                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  70770                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1461191                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                69422456                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          21247                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3084441                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8156692                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               28299742                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                139644                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 938678                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21752                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6298831                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              491                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            39578915                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              73236436                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         49608647                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            215886                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              30292492                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9286423                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1041                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1024                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8219760                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3455558                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1698358                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            215647                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            97171                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27656988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1712                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25543447                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9315                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6003609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8060156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            851                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      82216797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.310684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.137471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            73699708     89.64%     89.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3248531      3.95%     93.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1034010      1.26%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1047116      1.27%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1194446      1.45%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              731832      0.89%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              495651      0.60%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              449326      0.55%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              316177      0.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82216797                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  185337     88.55%     88.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     88.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    12      0.01%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    141      0.07%     88.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    252      0.12%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   31      0.01%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12629      6.03%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9915      4.74%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               714      0.34%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              247      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            316664      1.24%      1.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18394401     72.01%     73.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                79572      0.31%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1748580      6.85%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5609      0.02%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1401      0.01%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8209      0.03%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18234      0.07%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17222      0.07%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8520      0.03%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2800      0.01%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3307315     12.95%     93.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1587197      6.21%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33361      0.13%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14351      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25543447                       # Type of FU issued
system.cpu.iq.rate                           0.309961                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      209291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008194                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          133298418                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          33468872                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25255138                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              223879                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             193620                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102693                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               25323892                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112182                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           929794                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       756852                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13587                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       412693                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  70770                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1774152                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4269789                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27658700                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1732                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3455558                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1698358                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8286                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               4229684                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33238                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                78052                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25425864                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3309233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            117583                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4893812                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2321528                       # Number of branches executed
system.cpu.iew.exec_stores                    1584579                       # Number of stores executed
system.cpu.iew.exec_rate                     0.308534                       # Inst execution rate
system.cpu.iew.wb_sent                       25376261                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25357831                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19356799                       # num instructions producing a value
system.cpu.iew.wb_consumers                  36853822                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.307709                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.525232                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6003805                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70625                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     81419793                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.265968                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.260768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     75985993     93.33%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1882452      2.31%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       591082      0.73%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       727312      0.89%     97.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       171317      0.21%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       199344      0.24%     97.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        26093      0.03%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       119608      0.15%     97.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1716592      2.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     81419793                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11413496                       # Number of instructions committed
system.cpu.commit.committedOps               21655090                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3984371                       # Number of memory references committed
system.cpu.commit.loads                       2698706                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    2095519                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77108                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  21331419                       # Number of committed integer instructions.
system.cpu.commit.function_calls               140580                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       287368      1.33%      1.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15775994     72.85%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           67447      0.31%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1496084      6.91%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.01%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.03%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.05%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.06%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.03%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2678577     12.37%     93.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1273282      5.88%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20129      0.09%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12383      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21655090                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1716592                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    107362096                       # The number of ROB reads
system.cpu.rob.rob_writes                    56117002                       # The number of ROB writes
system.cpu.timesIdled                            1614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11413496                       # Number of Instructions Simulated
system.cpu.committedOps                      21655090                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.220273                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.220273                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.138499                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.138499                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 43047860                       # number of integer regfile reads
system.cpu.int_regfile_writes                24945011                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143485                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81132                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11406613                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9702026                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8973837                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.513622                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3603200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            587474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.133378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.513622                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          790                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15241110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15241110                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1799845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1799845                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1215873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1215873                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3015718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3015718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3015718                       # number of overall hits
system.cpu.dcache.overall_hits::total         3015718                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       577895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        577895                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        69796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69796                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       647691                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         647691                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       647691                       # number of overall misses
system.cpu.dcache.overall_misses::total        647691                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  37565137000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37565137000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5422474498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5422474498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  42987611498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42987611498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42987611498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42987611498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2377740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2377740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1285669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1285669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3663409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3663409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3663409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3663409                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.243044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.243044                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.054288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054288                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.176800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.176800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176800                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65003.395080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65003.395080                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77690.333228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77690.333228                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66370.555555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66370.555555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66370.555555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66370.555555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.409178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122823                       # number of writebacks
system.cpu.dcache.writebacks::total            122823                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        60204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        60204                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        60213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60213                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       517691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       517691                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        69787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69787                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       587478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       587478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       587478                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  33471654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33471654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5352318498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5352318498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38823972998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38823972998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38823972998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38823972998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.217724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.217724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.054281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.054281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.160364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.160364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.160364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.160364                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64655.662355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64655.662355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76695.064955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76695.064955                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66085.832998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66085.832998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66085.832998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66085.832998                       # average overall mshr miss latency
system.cpu.dcache.replacements                 586450                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.963938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1516686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            507.252843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.963938                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3038162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3038162                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1513696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1513696                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1513696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1513696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1513696                       # number of overall hits
system.cpu.icache.overall_hits::total         1513696                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3890                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3890                       # number of overall misses
system.cpu.icache.overall_misses::total          3890                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    280792499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280792499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    280792499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280792499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    280792499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280792499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1517586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1517586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1517586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1517586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1517586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1517586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002563                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002563                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72183.161697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72183.161697                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72183.161697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72183.161697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72183.161697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72183.161697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1075                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.190476                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2477                       # number of writebacks
system.cpu.icache.writebacks::total              2477                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          900                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          900                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          900                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2990                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2990                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2990                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2990                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225770000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225770000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001970                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001970                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75508.361204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75508.361204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75508.361204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75508.361204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75508.361204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75508.361204                       # average overall mshr miss latency
system.cpu.icache.replacements                   2477                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.050979                       # Cycle average of tags in use
system.l2.tags.total_refs                     1179247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.234669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.286955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.585607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4057.178417                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19234165                       # Number of tag accesses
system.l2.tags.data_accesses                 19234165                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       122823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122823                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2459                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2459                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             18907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18907                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            489                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                489                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        207751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            207751                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               226658                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227147                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 489                       # number of overall hits
system.l2.overall_hits::.cpu.data              226658                       # number of overall hits
system.l2.overall_hits::total                  227147                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data           50876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50876                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2497                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       309940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309940                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             360816                       # number of demand (read+write) misses
system.l2.demand_misses::total                 363313                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2497                       # number of overall misses
system.l2.overall_misses::.cpu.data            360816                       # number of overall misses
system.l2.overall_misses::total                363313                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data   5025505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5025505000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216055000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216055000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  30513071500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30513071500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    216055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35538576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35754631500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216055000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35538576500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35754631500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       122823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2459                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         69783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       517691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        517691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           587474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               590460                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          587474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              590460                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.729060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729060                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.836236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.836236                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.598697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598697                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.836236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.614182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.615305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.836236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.614182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.615305                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98779.483450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98779.483450                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86525.830997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86525.830997                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98448.317416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98448.317416                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86525.830997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98495.012693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98412.750163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86525.830997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98495.012693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98412.750163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68831                       # number of writebacks
system.l2.writebacks::total                     68831                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           102                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        50876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50876                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2496                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       309940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309940                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        360816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            363312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       360816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           363312                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4516745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4516745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    191081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    191081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  27413671500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27413671500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    191081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  31930416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32121498000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    191081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  31930416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32121498000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.729060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.835901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.835901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598697                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.835901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.614182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.615303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.835901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.614182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.615303                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88779.483450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88779.483450                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76555.088141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76555.088141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88448.317416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88448.317416                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76555.088141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88495.012693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88412.983882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76555.088141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88495.012693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88412.983882                       # average overall mshr miss latency
system.l2.replacements                         360469                       # number of replacements
system.membus.snoop_filter.tot_requests        722357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       359051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             312436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68831                       # Transaction distribution
system.membus.trans_dist::CleanEvict           290210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50876                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        312436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1085669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1085669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1085669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27657152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27657152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27657152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            363316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  363316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              363316                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1117054500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2022710000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1179395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       588939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1534                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1533                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41204278000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            520681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       191654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          755265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69783                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2990                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       517691                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1761406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1769859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       349632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45459008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45808640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          360473                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4405440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           950937                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001671                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 949349     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1587      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             950937                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          714997500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4485998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         881213000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
