-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  2 23:23:48 2024
-- Host        : Winferior running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mb_block_hdmi_text_controller_0_1_sim_netlist.vhdl
-- Design      : mb_block_hdmi_text_controller_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of clkf_buf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute box_type of clkin1_ibufg : label is "PRIMITIVE";
  attribute box_type of clkout1_buf : label is "PRIMITIVE";
  attribute box_type of clkout2_buf : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      CCIO_EN => "TRUE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 40.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair2";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair20";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair33";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  port (
    axi_rvalid_reg_0 : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    rst : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_wea : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bram_dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_bvalid : out STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^axi_arready\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_bvalid\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \^axi_rresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_rresp1 : STD_LOGIC;
  signal axi_rresp18_in : STD_LOGIC;
  signal \axi_rresp1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_n_2\ : STD_LOGIC;
  signal \axi_rresp1_carry__0_n_3\ : STD_LOGIC;
  signal axi_rresp1_carry_i_1_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_2_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_3_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_4_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_5_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_6_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_7_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_i_8_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_n_0 : STD_LOGIC;
  signal axi_rresp1_carry_n_1 : STD_LOGIC;
  signal axi_rresp1_carry_n_2 : STD_LOGIC;
  signal axi_rresp1_carry_n_3 : STD_LOGIC;
  signal \axi_rresp[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rresp[0]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal bram_addra112_out : STD_LOGIC;
  signal bram_addra2 : STD_LOGIC;
  signal \bram_addra2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bram_addra2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bram_addra2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bram_addra2_carry__0_n_2\ : STD_LOGIC;
  signal \bram_addra2_carry__0_n_3\ : STD_LOGIC;
  signal bram_addra2_carry_i_1_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_2_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_3_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_4_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_5_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_6_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_7_n_0 : STD_LOGIC;
  signal bram_addra2_carry_i_8_n_0 : STD_LOGIC;
  signal bram_addra2_carry_n_0 : STD_LOGIC;
  signal bram_addra2_carry_n_1 : STD_LOGIC;
  signal bram_addra2_carry_n_2 : STD_LOGIC;
  signal bram_addra2_carry_n_3 : STD_LOGIC;
  signal \bram_addra[0]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[10]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[10]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addra[1]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[2]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[3]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[4]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[5]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[6]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[7]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[8]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addra[9]_i_1_n_0\ : STD_LOGIC;
  signal \bram_dina[31]_i_1_n_0\ : STD_LOGIC;
  signal bram_read_pending : STD_LOGIC;
  signal bram_read_pending_i_1_n_0 : STD_LOGIC;
  signal \bram_wea[0]_i_1_n_0\ : STD_LOGIC;
  signal \bram_wea[1]_i_1_n_0\ : STD_LOGIC;
  signal \bram_wea[2]_i_1_n_0\ : STD_LOGIC;
  signal \bram_wea[3]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_9_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal read_addr_handshake_done0 : STD_LOGIC;
  signal read_addr_handshake_done_i_1_n_0 : STD_LOGIC;
  signal read_addr_handshake_done_reg_n_0 : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_palette_regs[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][23]_i_3_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][23]_i_4_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][31]_i_4_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_palette_regs[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][28]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][29]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][30]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][31]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \slv_palette_regs_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \NLW_axi_rdata_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_rdata_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rdata_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_rresp1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rresp1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_rresp1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_addra2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bram_addra2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bram_addra2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_rdata_reg[31]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \axi_rdata_reg[31]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of axi_rresp1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \axi_rresp1_carry__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rresp[0]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair48";
  attribute COMPARATOR_THRESHOLD of bram_addra2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \bram_addra2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of bram_read_pending_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of read_addr_handshake_done_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \slv_palette_regs[0][31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \slv_palette_regs[1][31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \slv_palette_regs[2][31]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \slv_palette_regs[3][31]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \slv_palette_regs[4][31]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \slv_palette_regs[5][31]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \slv_palette_regs[6][31]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \slv_palette_regs[7][31]_i_2\ : label is "soft_lutpair53";
begin
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  axi_arready <= \^axi_arready\;
  axi_bvalid <= \^axi_bvalid\;
  axi_rresp(0) <= \^axi_rresp\(0);
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  rst <= \^rst\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88880FFF8888"
    )
        port map (
      I0 => \^axi_bvalid\,
      I1 => axi_bready,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => aw_en_reg_n_0,
      I5 => \^s_axi_awready\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^rst\
    );
\axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(8),
      Q => \axi_araddr_reg_n_0_[10]\,
      R => \^rst\
    );
\axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(9),
      Q => \axi_araddr_reg_n_0_[11]\,
      R => \^rst\
    );
\axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(10),
      Q => \axi_araddr_reg_n_0_[12]\,
      R => \^rst\
    );
\axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(11),
      Q => \axi_araddr_reg_n_0_[13]\,
      R => \^rst\
    );
\axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(12),
      Q => \axi_araddr_reg_n_0_[14]\,
      R => \^rst\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(0),
      Q => sel0(0),
      R => \^rst\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(1),
      Q => sel0(1),
      R => \^rst\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(2),
      Q => sel0(2),
      R => \^rst\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(3),
      Q => \axi_araddr_reg_n_0_[5]\,
      R => \^rst\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(4),
      Q => \axi_araddr_reg_n_0_[6]\,
      R => \^rst\
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(5),
      Q => \axi_araddr_reg_n_0_[7]\,
      R => \^rst\
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(6),
      Q => \axi_araddr_reg_n_0_[8]\,
      R => \^rst\
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => read_addr_handshake_done0,
      D => axi_araddr(7),
      Q => \axi_araddr_reg_n_0_[9]\,
      R => \^rst\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_arvalid,
      I1 => \^axi_arready\,
      O => read_addr_handshake_done0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => read_addr_handshake_done0,
      Q => \^axi_arready\,
      R => \^rst\
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(8),
      Q => p_9_in(8),
      R => \^rst\
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(9),
      Q => p_9_in(9),
      R => \^rst\
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(10),
      Q => p_9_in(10),
      R => \^rst\
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(11),
      Q => p_9_in(11),
      R => \^rst\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(0),
      Q => p_9_in(0),
      R => \^rst\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(1),
      Q => p_9_in(1),
      R => \^rst\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(2),
      Q => p_9_in(2),
      R => \^rst\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(3),
      Q => p_9_in(3),
      R => \^rst\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(4),
      Q => p_9_in(4),
      R => \^rst\
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(5),
      Q => p_9_in(5),
      R => \^rst\
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(6),
      Q => p_9_in(6),
      R => \^rst\
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(7),
      Q => p_9_in(7),
      R => \^rst\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => aw_en_reg_n_0,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \^rst\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555C0000000"
    )
        port map (
      I0 => axi_bready,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      I5 => \^axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid\,
      R => \^rst\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(0),
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][0]\,
      I1 => \slv_palette_regs_reg_n_0_[6][0]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][0]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][0]\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][0]\,
      I1 => \slv_palette_regs_reg_n_0_[2][0]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][0]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][0]\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(10),
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][10]\,
      I1 => \slv_palette_regs_reg_n_0_[6][10]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][10]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][10]\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][10]\,
      I1 => \slv_palette_regs_reg_n_0_[2][10]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][10]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][10]\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(11),
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][11]\,
      I1 => \slv_palette_regs_reg_n_0_[6][11]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][11]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][11]\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][11]\,
      I1 => \slv_palette_regs_reg_n_0_[2][11]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][11]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][11]\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(12),
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][12]\,
      I1 => \slv_palette_regs_reg_n_0_[6][12]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][12]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][12]\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][12]\,
      I1 => \slv_palette_regs_reg_n_0_[2][12]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][12]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][12]\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(13),
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][13]\,
      I1 => \slv_palette_regs_reg_n_0_[6][13]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][13]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][13]\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][13]\,
      I1 => \slv_palette_regs_reg_n_0_[2][13]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][13]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][13]\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(14),
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][14]\,
      I1 => \slv_palette_regs_reg_n_0_[6][14]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][14]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][14]\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][14]\,
      I1 => \slv_palette_regs_reg_n_0_[2][14]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][14]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][14]\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(15),
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][15]\,
      I1 => \slv_palette_regs_reg_n_0_[6][15]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][15]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][15]\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][15]\,
      I1 => \slv_palette_regs_reg_n_0_[2][15]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][15]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][15]\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(16),
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][16]\,
      I1 => \slv_palette_regs_reg_n_0_[6][16]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][16]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][16]\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][16]\,
      I1 => \slv_palette_regs_reg_n_0_[2][16]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][16]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][16]\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(17),
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][17]\,
      I1 => \slv_palette_regs_reg_n_0_[6][17]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][17]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][17]\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][17]\,
      I1 => \slv_palette_regs_reg_n_0_[2][17]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][17]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][17]\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(18),
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][18]\,
      I1 => \slv_palette_regs_reg_n_0_[6][18]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][18]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][18]\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][18]\,
      I1 => \slv_palette_regs_reg_n_0_[2][18]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][18]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][18]\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(19),
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][19]\,
      I1 => \slv_palette_regs_reg_n_0_[6][19]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][19]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][19]\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][19]\,
      I1 => \slv_palette_regs_reg_n_0_[2][19]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][19]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][19]\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(1),
      O => \axi_rdata[1]_i_1_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][1]\,
      I1 => \slv_palette_regs_reg_n_0_[6][1]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][1]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][1]\,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][1]\,
      I1 => \slv_palette_regs_reg_n_0_[2][1]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][1]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][1]\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(20),
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][20]\,
      I1 => \slv_palette_regs_reg_n_0_[6][20]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][20]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][20]\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][20]\,
      I1 => \slv_palette_regs_reg_n_0_[2][20]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][20]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][20]\,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(21),
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][21]\,
      I1 => \slv_palette_regs_reg_n_0_[6][21]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][21]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][21]\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][21]\,
      I1 => \slv_palette_regs_reg_n_0_[2][21]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][21]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][21]\,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(22),
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][22]\,
      I1 => \slv_palette_regs_reg_n_0_[6][22]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][22]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][22]\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][22]\,
      I1 => \slv_palette_regs_reg_n_0_[2][22]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][22]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][22]\,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(23),
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][23]\,
      I1 => \slv_palette_regs_reg_n_0_[6][23]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][23]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][23]\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][23]\,
      I1 => \slv_palette_regs_reg_n_0_[2][23]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][23]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][23]\,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(24),
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][24]\,
      I1 => \slv_palette_regs_reg_n_0_[6][24]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][24]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][24]\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][24]\,
      I1 => \slv_palette_regs_reg_n_0_[2][24]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][24]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][24]\,
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(25),
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][25]\,
      I1 => \slv_palette_regs_reg_n_0_[6][25]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][25]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][25]\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][25]\,
      I1 => \slv_palette_regs_reg_n_0_[2][25]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][25]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][25]\,
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(26),
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][26]\,
      I1 => \slv_palette_regs_reg_n_0_[6][26]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][26]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][26]\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][26]\,
      I1 => \slv_palette_regs_reg_n_0_[2][26]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][26]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][26]\,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(27),
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][27]\,
      I1 => \slv_palette_regs_reg_n_0_[6][27]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][27]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][27]\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][27]\,
      I1 => \slv_palette_regs_reg_n_0_[2][27]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][27]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][27]\,
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(28),
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][28]\,
      I1 => \slv_palette_regs_reg_n_0_[6][28]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][28]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][28]\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][28]\,
      I1 => \slv_palette_regs_reg_n_0_[2][28]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][28]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][28]\,
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(29),
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][29]\,
      I1 => \slv_palette_regs_reg_n_0_[6][29]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][29]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][29]\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][29]\,
      I1 => \slv_palette_regs_reg_n_0_[2][29]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][29]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][29]\,
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[2]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(2),
      O => \axi_rdata[2]_i_1_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][2]\,
      I1 => \slv_palette_regs_reg_n_0_[6][2]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][2]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][2]\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][2]\,
      I1 => \slv_palette_regs_reg_n_0_[2][2]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][2]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][2]\,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(30),
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][30]\,
      I1 => \slv_palette_regs_reg_n_0_[6][30]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][30]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][30]\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][30]\,
      I1 => \slv_palette_regs_reg_n_0_[2][30]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][30]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][30]\,
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => bram_addra2,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => axi_aresetn,
      I4 => axi_rresp18_in,
      I5 => axi_rresp1,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[13]\,
      I1 => \axi_araddr_reg_n_0_[12]\,
      O => \axi_rdata[31]_i_10_n_0\
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[10]\,
      I1 => \axi_araddr_reg_n_0_[11]\,
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => sel0(2),
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[8]\,
      I1 => \axi_araddr_reg_n_0_[9]\,
      O => \axi_rdata[31]_i_14_n_0\
    );
\axi_rdata[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[6]\,
      I1 => \axi_araddr_reg_n_0_[7]\,
      O => \axi_rdata[31]_i_15_n_0\
    );
\axi_rdata[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => \axi_araddr_reg_n_0_[5]\,
      O => \axi_rdata[31]_i_16_n_0\
    );
\axi_rdata[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => \axi_rdata[31]_i_17_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF100000"
    )
        port map (
      I0 => bram_addra2,
      I1 => \^axi_rvalid_reg_0\,
      I2 => read_addr_handshake_done_reg_n_0,
      I3 => bram_read_pending,
      I4 => axi_aresetn,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[31]_i_5_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[31]_i_6_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][31]\,
      I1 => \slv_palette_regs_reg_n_0_[6][31]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][31]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][31]\,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][31]\,
      I1 => \slv_palette_regs_reg_n_0_[2][31]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][31]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][31]\,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[13]\,
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[14]\,
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[3]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(3),
      O => \axi_rdata[3]_i_1_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][3]\,
      I1 => \slv_palette_regs_reg_n_0_[6][3]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][3]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][3]\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][3]\,
      I1 => \slv_palette_regs_reg_n_0_[2][3]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][3]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][3]\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(4),
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][4]\,
      I1 => \slv_palette_regs_reg_n_0_[6][4]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][4]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][4]\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][4]\,
      I1 => \slv_palette_regs_reg_n_0_[2][4]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][4]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][4]\,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(5),
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][5]\,
      I1 => \slv_palette_regs_reg_n_0_[6][5]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][5]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][5]\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][5]\,
      I1 => \slv_palette_regs_reg_n_0_[2][5]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][5]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][5]\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(6),
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][6]\,
      I1 => \slv_palette_regs_reg_n_0_[6][6]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][6]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][6]\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][6]\,
      I1 => \slv_palette_regs_reg_n_0_[2][6]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][6]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][6]\,
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(7),
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][7]\,
      I1 => \slv_palette_regs_reg_n_0_[6][7]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][7]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][7]\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][7]\,
      I1 => \slv_palette_regs_reg_n_0_[2][7]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][7]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][7]\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(8),
      O => \axi_rdata[8]_i_1_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][8]\,
      I1 => \slv_palette_regs_reg_n_0_[6][8]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][8]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][8]\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][8]\,
      I1 => \slv_palette_regs_reg_n_0_[2][8]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][8]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][8]\,
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      I5 => douta(9),
      O => \axi_rdata[9]_i_1_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[7][9]\,
      I1 => \slv_palette_regs_reg_n_0_[6][9]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[5][9]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[4][9]\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_palette_regs_reg_n_0_[3][9]\,
      I1 => \slv_palette_regs_reg_n_0_[2][9]\,
      I2 => sel0(1),
      I3 => \slv_palette_regs_reg_n_0_[1][9]\,
      I4 => sel0(0),
      I5 => \slv_palette_regs_reg_n_0_[0][9]\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[0]_i_1_n_0\,
      Q => axi_rdata(0),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => axi_rdata(10),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => axi_rdata(11),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => axi_rdata(12),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => axi_rdata(13),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => axi_rdata(14),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => axi_rdata(15),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => axi_rdata(16),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => axi_rdata(17),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => axi_rdata(18),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => axi_rdata(19),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[1]_i_1_n_0\,
      Q => axi_rdata(1),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => axi_rdata(20),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => axi_rdata(21),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => axi_rdata(22),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => axi_rdata(23),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => axi_rdata(24),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => axi_rdata(25),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => axi_rdata(26),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => axi_rdata(27),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => axi_rdata(28),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => axi_rdata(29),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[2]_i_1_n_0\,
      Q => axi_rdata(2),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => axi_rdata(30),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[31]_i_3_n_0\,
      Q => axi_rdata(31),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[31]_i_7_n_0\,
      CO(3) => \NLW_axi_rdata_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => axi_rresp1,
      CO(1) => \axi_rdata_reg[31]_i_4_n_2\,
      CO(0) => \axi_rdata_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \axi_rdata[31]_i_8_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_axi_rdata_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_rdata[31]_i_9_n_0\,
      S(1) => \axi_rdata[31]_i_10_n_0\,
      S(0) => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_rdata_reg[31]_i_7_n_0\,
      CO(2) => \axi_rdata_reg[31]_i_7_n_1\,
      CO(1) => \axi_rdata_reg[31]_i_7_n_2\,
      CO(0) => \axi_rdata_reg[31]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \axi_rdata[31]_i_12_n_0\,
      DI(0) => \axi_rdata[31]_i_13_n_0\,
      O(3 downto 0) => \NLW_axi_rdata_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_rdata[31]_i_14_n_0\,
      S(2) => \axi_rdata[31]_i_15_n_0\,
      S(1) => \axi_rdata[31]_i_16_n_0\,
      S(0) => \axi_rdata[31]_i_17_n_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[3]_i_1_n_0\,
      Q => axi_rdata(3),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => axi_rdata(4),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => axi_rdata(5),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => axi_rdata(6),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => axi_rdata(7),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[8]_i_1_n_0\,
      Q => axi_rdata(8),
      R => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_2_n_0\,
      D => \axi_rdata[9]_i_1_n_0\,
      Q => axi_rdata(9),
      R => \axi_rdata[31]_i_1_n_0\
    );
axi_rresp1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_rresp1_carry_n_0,
      CO(2) => axi_rresp1_carry_n_1,
      CO(1) => axi_rresp1_carry_n_2,
      CO(0) => axi_rresp1_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_rresp1_carry_i_1_n_0,
      DI(2) => axi_rresp1_carry_i_2_n_0,
      DI(1) => axi_rresp1_carry_i_3_n_0,
      DI(0) => axi_rresp1_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_rresp1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_rresp1_carry_i_5_n_0,
      S(2) => axi_rresp1_carry_i_6_n_0,
      S(1) => axi_rresp1_carry_i_7_n_0,
      S(0) => axi_rresp1_carry_i_8_n_0
    );
\axi_rresp1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axi_rresp1_carry_n_0,
      CO(3) => \NLW_axi_rresp1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => axi_rresp18_in,
      CO(1) => \axi_rresp1_carry__0_n_2\,
      CO(0) => \axi_rresp1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \axi_araddr_reg_n_0_[14]\,
      DI(1) => \axi_rresp1_carry__0_i_1_n_0\,
      DI(0) => \axi_rresp1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_axi_rresp1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_rresp1_carry__0_i_3_n_0\,
      S(1) => \axi_rresp1_carry__0_i_4_n_0\,
      S(0) => \axi_rresp1_carry__0_i_5_n_0\
    );
\axi_rresp1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[13]\,
      I1 => \axi_araddr_reg_n_0_[12]\,
      O => \axi_rresp1_carry__0_i_1_n_0\
    );
\axi_rresp1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[11]\,
      I1 => \axi_araddr_reg_n_0_[10]\,
      O => \axi_rresp1_carry__0_i_2_n_0\
    );
\axi_rresp1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[14]\,
      O => \axi_rresp1_carry__0_i_3_n_0\
    );
\axi_rresp1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[13]\,
      I1 => \axi_araddr_reg_n_0_[12]\,
      O => \axi_rresp1_carry__0_i_4_n_0\
    );
\axi_rresp1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[10]\,
      I1 => \axi_araddr_reg_n_0_[11]\,
      O => \axi_rresp1_carry__0_i_5_n_0\
    );
axi_rresp1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[9]\,
      I1 => \axi_araddr_reg_n_0_[8]\,
      O => axi_rresp1_carry_i_1_n_0
    );
axi_rresp1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[7]\,
      I1 => \axi_araddr_reg_n_0_[6]\,
      O => axi_rresp1_carry_i_2_n_0
    );
axi_rresp1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(2),
      I1 => \axi_araddr_reg_n_0_[5]\,
      O => axi_rresp1_carry_i_3_n_0
    );
axi_rresp1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => axi_rresp1_carry_i_4_n_0
    );
axi_rresp1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[8]\,
      I1 => \axi_araddr_reg_n_0_[9]\,
      O => axi_rresp1_carry_i_5_n_0
    );
axi_rresp1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[6]\,
      I1 => \axi_araddr_reg_n_0_[7]\,
      O => axi_rresp1_carry_i_6_n_0
    );
axi_rresp1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => sel0(2),
      O => axi_rresp1_carry_i_7_n_0
    );
axi_rresp1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => axi_rresp1_carry_i_8_n_0
    );
\axi_rresp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F353005000000000"
    )
        port map (
      I0 => \axi_rresp[0]_i_2_n_0\,
      I1 => bram_read_pending,
      I2 => bram_addra112_out,
      I3 => bram_addra2,
      I4 => \^axi_rresp\(0),
      I5 => axi_aresetn,
      O => \axi_rresp[0]_i_1_n_0\
    );
\axi_rresp[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_rresp18_in,
      I1 => axi_rresp1,
      O => \axi_rresp[0]_i_2_n_0\
    );
\axi_rresp[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_addr_handshake_done_reg_n_0,
      I1 => \^axi_rvalid_reg_0\,
      O => bram_addra112_out
    );
\axi_rresp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \axi_rresp[0]_i_1_n_0\,
      Q => \^axi_rresp\(0),
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF7474"
    )
        port map (
      I0 => bram_addra2,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => bram_read_pending,
      I3 => axi_rready,
      I4 => \^axi_rvalid_reg_0\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => \^rst\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => aw_en_reg_n_0,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \^rst\
    );
bram_addra2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bram_addra2_carry_n_0,
      CO(2) => bram_addra2_carry_n_1,
      CO(1) => bram_addra2_carry_n_2,
      CO(0) => bram_addra2_carry_n_3,
      CYINIT => '1',
      DI(3) => bram_addra2_carry_i_1_n_0,
      DI(2) => bram_addra2_carry_i_2_n_0,
      DI(1) => bram_addra2_carry_i_3_n_0,
      DI(0) => bram_addra2_carry_i_4_n_0,
      O(3 downto 0) => NLW_bram_addra2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bram_addra2_carry_i_5_n_0,
      S(2) => bram_addra2_carry_i_6_n_0,
      S(1) => bram_addra2_carry_i_7_n_0,
      S(0) => bram_addra2_carry_i_8_n_0
    );
\bram_addra2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bram_addra2_carry_n_0,
      CO(3) => \NLW_bram_addra2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => bram_addra2,
      CO(1) => \bram_addra2_carry__0_n_2\,
      CO(0) => \bram_addra2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bram_addra2_carry__0_i_1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_bram_addra2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bram_addra2_carry__0_i_2_n_0\,
      S(1) => \bram_addra2_carry__0_i_3_n_0\,
      S(0) => \bram_addra2_carry__0_i_4_n_0\
    );
\bram_addra2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[13]\,
      I1 => \axi_araddr_reg_n_0_[12]\,
      O => \bram_addra2_carry__0_i_1_n_0\
    );
\bram_addra2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[14]\,
      O => \bram_addra2_carry__0_i_2_n_0\
    );
\bram_addra2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[12]\,
      I1 => \axi_araddr_reg_n_0_[13]\,
      O => \bram_addra2_carry__0_i_3_n_0\
    );
\bram_addra2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[10]\,
      I1 => \axi_araddr_reg_n_0_[11]\,
      O => \bram_addra2_carry__0_i_4_n_0\
    );
bram_addra2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[9]\,
      O => bram_addra2_carry_i_1_n_0
    );
bram_addra2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[7]\,
      O => bram_addra2_carry_i_2_n_0
    );
bram_addra2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(2),
      I1 => \axi_araddr_reg_n_0_[5]\,
      O => bram_addra2_carry_i_3_n_0
    );
bram_addra2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => bram_addra2_carry_i_4_n_0
    );
bram_addra2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[9]\,
      I1 => \axi_araddr_reg_n_0_[8]\,
      O => bram_addra2_carry_i_5_n_0
    );
bram_addra2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[7]\,
      I1 => \axi_araddr_reg_n_0_[6]\,
      O => bram_addra2_carry_i_6_n_0
    );
bram_addra2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => sel0(2),
      O => bram_addra2_carry_i_7_n_0
    );
bram_addra2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => bram_addra2_carry_i_8_n_0
    );
\bram_addra[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => sel0(0),
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(0),
      O => \bram_addra[0]_i_1_n_0\
    );
\bram_addra[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => \bram_dina[31]_i_1_n_0\,
      I1 => axi_aresetn,
      I2 => bram_addra2,
      I3 => \^axi_rvalid_reg_0\,
      I4 => read_addr_handshake_done_reg_n_0,
      O => \bram_addra[10]_i_1_n_0\
    );
\bram_addra[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[12]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(10),
      O => \bram_addra[10]_i_2_n_0\
    );
\bram_addra[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => sel0(1),
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(1),
      O => \bram_addra[1]_i_1_n_0\
    );
\bram_addra[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => sel0(2),
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(2),
      O => \bram_addra[2]_i_1_n_0\
    );
\bram_addra[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(3),
      O => \bram_addra[3]_i_1_n_0\
    );
\bram_addra[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[6]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(4),
      O => \bram_addra[4]_i_1_n_0\
    );
\bram_addra[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[7]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(5),
      O => \bram_addra[5]_i_1_n_0\
    );
\bram_addra[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[8]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(6),
      O => \bram_addra[6]_i_1_n_0\
    );
\bram_addra[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[9]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(7),
      O => \bram_addra[7]_i_1_n_0\
    );
\bram_addra[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[10]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(8),
      O => \bram_addra[8]_i_1_n_0\
    );
\bram_addra[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[11]\,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      I4 => axi_aresetn,
      I5 => p_9_in(9),
      O => \bram_addra[9]_i_1_n_0\
    );
\bram_addra_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[0]_i_1_n_0\,
      Q => bram_addra(0),
      R => '0'
    );
\bram_addra_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[10]_i_2_n_0\,
      Q => bram_addra(10),
      R => '0'
    );
\bram_addra_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[1]_i_1_n_0\,
      Q => bram_addra(1),
      R => '0'
    );
\bram_addra_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[2]_i_1_n_0\,
      Q => bram_addra(2),
      R => '0'
    );
\bram_addra_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[3]_i_1_n_0\,
      Q => bram_addra(3),
      R => '0'
    );
\bram_addra_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[4]_i_1_n_0\,
      Q => bram_addra(4),
      R => '0'
    );
\bram_addra_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[5]_i_1_n_0\,
      Q => bram_addra(5),
      R => '0'
    );
\bram_addra_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[6]_i_1_n_0\,
      Q => bram_addra(6),
      R => '0'
    );
\bram_addra_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[7]_i_1_n_0\,
      Q => bram_addra(7),
      R => '0'
    );
\bram_addra_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[8]_i_1_n_0\,
      Q => bram_addra(8),
      R => '0'
    );
\bram_addra_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_addra[10]_i_1_n_0\,
      D => \bram_addra[9]_i_1_n_0\,
      Q => bram_addra(9),
      R => '0'
    );
\bram_dina[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \slv_palette_regs[7][23]_i_3_n_0\,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => axi_wvalid,
      I5 => axi_awvalid,
      O => \bram_dina[31]_i_1_n_0\
    );
\bram_dina_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(0),
      Q => bram_dina(0),
      R => '0'
    );
\bram_dina_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(10),
      Q => bram_dina(10),
      R => '0'
    );
\bram_dina_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(11),
      Q => bram_dina(11),
      R => '0'
    );
\bram_dina_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(12),
      Q => bram_dina(12),
      R => '0'
    );
\bram_dina_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(13),
      Q => bram_dina(13),
      R => '0'
    );
\bram_dina_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(14),
      Q => bram_dina(14),
      R => '0'
    );
\bram_dina_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(15),
      Q => bram_dina(15),
      R => '0'
    );
\bram_dina_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(16),
      Q => bram_dina(16),
      R => '0'
    );
\bram_dina_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(17),
      Q => bram_dina(17),
      R => '0'
    );
\bram_dina_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(18),
      Q => bram_dina(18),
      R => '0'
    );
\bram_dina_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(19),
      Q => bram_dina(19),
      R => '0'
    );
\bram_dina_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(1),
      Q => bram_dina(1),
      R => '0'
    );
\bram_dina_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(20),
      Q => bram_dina(20),
      R => '0'
    );
\bram_dina_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(21),
      Q => bram_dina(21),
      R => '0'
    );
\bram_dina_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(22),
      Q => bram_dina(22),
      R => '0'
    );
\bram_dina_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(23),
      Q => bram_dina(23),
      R => '0'
    );
\bram_dina_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => bram_dina(24),
      R => '0'
    );
\bram_dina_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => bram_dina(25),
      R => '0'
    );
\bram_dina_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => bram_dina(26),
      R => '0'
    );
\bram_dina_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => bram_dina(27),
      R => '0'
    );
\bram_dina_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => bram_dina(28),
      R => '0'
    );
\bram_dina_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => bram_dina(29),
      R => '0'
    );
\bram_dina_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(2),
      Q => bram_dina(2),
      R => '0'
    );
\bram_dina_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => bram_dina(30),
      R => '0'
    );
\bram_dina_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => bram_dina(31),
      R => '0'
    );
\bram_dina_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(3),
      Q => bram_dina(3),
      R => '0'
    );
\bram_dina_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(4),
      Q => bram_dina(4),
      R => '0'
    );
\bram_dina_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(5),
      Q => bram_dina(5),
      R => '0'
    );
\bram_dina_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(6),
      Q => bram_dina(6),
      R => '0'
    );
\bram_dina_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(7),
      Q => bram_dina(7),
      R => '0'
    );
\bram_dina_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(8),
      Q => bram_dina(8),
      R => '0'
    );
\bram_dina_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \bram_dina[31]_i_1_n_0\,
      D => axi_wdata(9),
      Q => bram_dina(9),
      R => '0'
    );
bram_read_pending_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C08"
    )
        port map (
      I0 => bram_read_pending,
      I1 => read_addr_handshake_done_reg_n_0,
      I2 => \^axi_rvalid_reg_0\,
      I3 => bram_addra2,
      O => bram_read_pending_i_1_n_0
    );
bram_read_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => bram_read_pending_i_1_n_0,
      Q => bram_read_pending,
      R => \^rst\
    );
\bram_wea[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_palette_regs[7][23]_i_3_n_0\,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      I5 => axi_wstrb(0),
      O => \bram_wea[0]_i_1_n_0\
    );
\bram_wea[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_palette_regs[7][23]_i_3_n_0\,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      I5 => axi_wstrb(1),
      O => \bram_wea[1]_i_1_n_0\
    );
\bram_wea[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_palette_regs[7][23]_i_3_n_0\,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      I5 => axi_wstrb(2),
      O => \bram_wea[2]_i_1_n_0\
    );
\bram_wea[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => \slv_palette_regs[7][23]_i_3_n_0\,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => axi_wvalid,
      I5 => axi_awvalid,
      O => \bram_wea[3]_i_1_n_0\
    );
\bram_wea_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \bram_wea[0]_i_1_n_0\,
      Q => bram_wea(0),
      R => \^rst\
    );
\bram_wea_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \bram_wea[1]_i_1_n_0\,
      Q => bram_wea(1),
      R => \^rst\
    );
\bram_wea_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \bram_wea[2]_i_1_n_0\,
      Q => bram_wea(2),
      R => \^rst\
    );
\bram_wea_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \bram_wea[3]_i_1_n_0\,
      Q => bram_wea(3),
      R => \^rst\
    );
read_addr_handshake_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0404040"
    )
        port map (
      I0 => \^axi_arready\,
      I1 => axi_arvalid,
      I2 => axi_aresetn,
      I3 => read_addr_handshake_done_reg_n_0,
      I4 => \^axi_rvalid_reg_0\,
      O => read_addr_handshake_done_i_1_n_0
    );
read_addr_handshake_done_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => read_addr_handshake_done_i_1_n_0,
      Q => read_addr_handshake_done_reg_n_0,
      R => '0'
    );
\slv_palette_regs[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[0][31]_i_2_n_0\,
      O => p_1_in(15)
    );
\slv_palette_regs[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[0][31]_i_2_n_0\,
      O => p_1_in(23)
    );
\slv_palette_regs[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[0][31]_i_2_n_0\,
      O => p_1_in(31)
    );
\slv_palette_regs[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_9_in(0),
      I1 => p_9_in(1),
      I2 => \slv_palette_regs[7][31]_i_3_n_0\,
      I3 => p_9_in(2),
      O => \slv_palette_regs[0][31]_i_2_n_0\
    );
\slv_palette_regs[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[0][31]_i_2_n_0\,
      O => p_1_in(7)
    );
\slv_palette_regs[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[1][31]_i_2_n_0\,
      O => \slv_palette_regs[1][15]_i_1_n_0\
    );
\slv_palette_regs[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[1][31]_i_2_n_0\,
      O => \slv_palette_regs[1][23]_i_1_n_0\
    );
\slv_palette_regs[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[1][31]_i_2_n_0\,
      O => \slv_palette_regs[1][31]_i_1_n_0\
    );
\slv_palette_regs[1][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_3_n_0\,
      I1 => p_9_in(2),
      I2 => p_9_in(0),
      I3 => p_9_in(1),
      O => \slv_palette_regs[1][31]_i_2_n_0\
    );
\slv_palette_regs[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[1][31]_i_2_n_0\,
      O => \slv_palette_regs[1][7]_i_1_n_0\
    );
\slv_palette_regs[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[2][31]_i_2_n_0\,
      O => \slv_palette_regs[2][15]_i_1_n_0\
    );
\slv_palette_regs[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[2][31]_i_2_n_0\,
      O => \slv_palette_regs[2][23]_i_1_n_0\
    );
\slv_palette_regs[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[2][31]_i_2_n_0\,
      O => \slv_palette_regs[2][31]_i_1_n_0\
    );
\slv_palette_regs[2][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_9_in(1),
      I1 => p_9_in(0),
      I2 => \slv_palette_regs[7][31]_i_3_n_0\,
      I3 => p_9_in(2),
      O => \slv_palette_regs[2][31]_i_2_n_0\
    );
\slv_palette_regs[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[2][31]_i_2_n_0\,
      O => \slv_palette_regs[2][7]_i_1_n_0\
    );
\slv_palette_regs[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[3][31]_i_2_n_0\,
      O => \slv_palette_regs[3][15]_i_1_n_0\
    );
\slv_palette_regs[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[3][31]_i_2_n_0\,
      O => \slv_palette_regs[3][23]_i_1_n_0\
    );
\slv_palette_regs[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[3][31]_i_2_n_0\,
      O => \slv_palette_regs[3][31]_i_1_n_0\
    );
\slv_palette_regs[3][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_3_n_0\,
      I1 => p_9_in(1),
      I2 => p_9_in(2),
      I3 => p_9_in(0),
      O => \slv_palette_regs[3][31]_i_2_n_0\
    );
\slv_palette_regs[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[3][31]_i_2_n_0\,
      O => \slv_palette_regs[3][7]_i_1_n_0\
    );
\slv_palette_regs[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[4][31]_i_2_n_0\,
      O => \slv_palette_regs[4][15]_i_1_n_0\
    );
\slv_palette_regs[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[4][31]_i_2_n_0\,
      O => \slv_palette_regs[4][23]_i_1_n_0\
    );
\slv_palette_regs[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[4][31]_i_2_n_0\,
      O => \slv_palette_regs[4][31]_i_1_n_0\
    );
\slv_palette_regs[4][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_9_in(2),
      I1 => \slv_palette_regs[7][31]_i_3_n_0\,
      I2 => p_9_in(0),
      I3 => p_9_in(1),
      O => \slv_palette_regs[4][31]_i_2_n_0\
    );
\slv_palette_regs[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[4][31]_i_2_n_0\,
      O => \slv_palette_regs[4][7]_i_1_n_0\
    );
\slv_palette_regs[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[5][31]_i_2_n_0\,
      O => \slv_palette_regs[5][15]_i_1_n_0\
    );
\slv_palette_regs[5][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[5][31]_i_2_n_0\,
      O => \slv_palette_regs[5][23]_i_1_n_0\
    );
\slv_palette_regs[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[5][31]_i_2_n_0\,
      O => \slv_palette_regs[5][31]_i_1_n_0\
    );
\slv_palette_regs[5][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => p_9_in(1),
      I1 => p_9_in(2),
      I2 => p_9_in(0),
      I3 => \slv_palette_regs[7][31]_i_3_n_0\,
      O => \slv_palette_regs[5][31]_i_2_n_0\
    );
\slv_palette_regs[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[5][31]_i_2_n_0\,
      O => \slv_palette_regs[5][7]_i_1_n_0\
    );
\slv_palette_regs[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(1),
      I5 => \slv_palette_regs[6][31]_i_2_n_0\,
      O => \slv_palette_regs[6][15]_i_1_n_0\
    );
\slv_palette_regs[6][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(2),
      I5 => \slv_palette_regs[6][31]_i_2_n_0\,
      O => \slv_palette_regs[6][23]_i_1_n_0\
    );
\slv_palette_regs[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(3),
      I5 => \slv_palette_regs[6][31]_i_2_n_0\,
      O => \slv_palette_regs[6][31]_i_1_n_0\
    );
\slv_palette_regs[6][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_9_in(1),
      I1 => p_9_in(0),
      I2 => p_9_in(2),
      I3 => \slv_palette_regs[7][31]_i_3_n_0\,
      O => \slv_palette_regs[6][31]_i_2_n_0\
    );
\slv_palette_regs[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => axi_wstrb(0),
      I5 => \slv_palette_regs[6][31]_i_2_n_0\,
      O => \slv_palette_regs[6][7]_i_1_n_0\
    );
\slv_palette_regs[7][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_2_n_0\,
      I1 => \slv_palette_regs[7][15]_i_2_n_0\,
      I2 => \slv_palette_regs[7][23]_i_3_n_0\,
      O => \slv_palette_regs[7][15]_i_1_n_0\
    );
\slv_palette_regs[7][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      O => \slv_palette_regs[7][15]_i_2_n_0\
    );
\slv_palette_regs[7][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_2_n_0\,
      I1 => \slv_palette_regs[7][23]_i_2_n_0\,
      I2 => \slv_palette_regs[7][23]_i_3_n_0\,
      O => \slv_palette_regs[7][23]_i_1_n_0\
    );
\slv_palette_regs[7][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      O => \slv_palette_regs[7][23]_i_2_n_0\
    );
\slv_palette_regs[7][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => p_9_in(10),
      I1 => \slv_palette_regs[7][23]_i_4_n_0\,
      I2 => p_9_in(11),
      O => \slv_palette_regs[7][23]_i_3_n_0\
    );
\slv_palette_regs[7][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001F3F"
    )
        port map (
      I0 => p_9_in(4),
      I1 => p_9_in(6),
      I2 => p_9_in(7),
      I3 => p_9_in(5),
      I4 => p_9_in(8),
      I5 => p_9_in(9),
      O => \slv_palette_regs[7][23]_i_4_n_0\
    );
\slv_palette_regs[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_2_n_0\,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      I5 => axi_wstrb(3),
      O => \slv_palette_regs[7][31]_i_1_n_0\
    );
\slv_palette_regs[7][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => p_9_in(1),
      I1 => p_9_in(2),
      I2 => p_9_in(0),
      I3 => \slv_palette_regs[7][31]_i_3_n_0\,
      O => \slv_palette_regs[7][31]_i_2_n_0\
    );
\slv_palette_regs[7][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => p_9_in(5),
      I1 => p_9_in(11),
      I2 => p_9_in(3),
      I3 => \slv_palette_regs[7][31]_i_4_n_0\,
      O => \slv_palette_regs[7][31]_i_3_n_0\
    );
\slv_palette_regs[7][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_9_in(8),
      I1 => p_9_in(9),
      I2 => p_9_in(7),
      I3 => p_9_in(10),
      I4 => p_9_in(4),
      I5 => p_9_in(6),
      O => \slv_palette_regs[7][31]_i_4_n_0\
    );
\slv_palette_regs[7][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_palette_regs[7][31]_i_2_n_0\,
      I1 => \slv_palette_regs[7][7]_i_2_n_0\,
      I2 => \slv_palette_regs[7][23]_i_3_n_0\,
      O => \slv_palette_regs[7][7]_i_1_n_0\
    );
\slv_palette_regs[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      O => \slv_palette_regs[7][7]_i_2_n_0\
    );
\slv_palette_regs_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[0][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[0][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[0][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[0][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[0][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[0][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[0][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[0][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[0][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[0][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[0][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[0][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[0][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[0][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[0][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[0][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[0][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[0][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[0][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[0][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[0][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[0][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[0][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[0][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[0][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[0][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[0][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[0][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[0][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[0][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[0][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[0][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[1][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[1][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[1][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[1][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[1][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[1][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[1][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[1][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[1][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[1][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[1][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[1][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[1][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[1][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[1][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[1][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[1][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[1][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[1][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[1][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[1][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[1][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[1][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[1][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[1][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[1][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[1][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[1][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[1][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[1][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[1][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[1][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[1][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[2][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[2][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[2][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[2][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[2][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[2][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[2][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[2][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[2][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[2][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[2][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[2][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[2][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[2][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[2][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[2][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[2][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[2][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[2][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[2][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[2][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[2][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[2][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[2][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[2][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[2][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[2][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[2][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[2][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[2][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[2][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[2][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[2][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[3][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[3][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[3][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[3][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[3][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[3][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[3][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[3][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[3][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[3][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[3][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[3][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[3][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[3][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[3][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[3][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[3][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[3][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[3][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[3][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[3][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[3][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[3][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[3][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[3][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[3][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[3][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[3][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[3][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[3][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[3][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[3][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[3][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[4][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[4][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[4][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[4][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[4][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[4][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[4][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[4][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[4][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[4][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[4][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[4][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[4][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[4][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[4][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[4][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[4][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[4][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[4][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[4][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[4][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[4][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[4][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[4][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[4][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[4][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[4][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[4][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[4][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[4][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[4][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[4][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[4][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[5][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[5][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[5][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[5][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[5][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[5][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[5][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[5][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[5][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[5][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[5][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[5][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[5][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[5][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[5][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[5][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[5][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[5][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[5][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[5][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[5][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[5][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[5][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[5][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[5][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[5][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[5][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[5][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[5][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[5][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[5][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[5][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[5][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[6][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[6][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[6][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[6][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[6][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[6][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[6][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[6][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[6][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[6][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[6][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[6][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[6][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[6][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[6][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[6][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[6][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[6][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[6][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[6][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[6][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[6][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[6][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[6][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[6][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[6][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[6][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[6][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[6][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[6][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[6][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[6][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[6][9]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_palette_regs_reg_n_0_[7][0]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_palette_regs_reg_n_0_[7][10]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_palette_regs_reg_n_0_[7][11]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_palette_regs_reg_n_0_[7][12]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_palette_regs_reg_n_0_[7][13]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_palette_regs_reg_n_0_[7][14]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_palette_regs_reg_n_0_[7][15]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_palette_regs_reg_n_0_[7][16]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_palette_regs_reg_n_0_[7][17]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_palette_regs_reg_n_0_[7][18]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_palette_regs_reg_n_0_[7][19]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_palette_regs_reg_n_0_[7][1]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_palette_regs_reg_n_0_[7][20]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_palette_regs_reg_n_0_[7][21]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_palette_regs_reg_n_0_[7][22]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_palette_regs_reg_n_0_[7][23]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_palette_regs_reg_n_0_[7][24]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_palette_regs_reg_n_0_[7][25]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_palette_regs_reg_n_0_[7][26]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_palette_regs_reg_n_0_[7][27]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_palette_regs_reg_n_0_[7][28]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_palette_regs_reg_n_0_[7][29]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_palette_regs_reg_n_0_[7][2]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_palette_regs_reg_n_0_[7][30]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_palette_regs_reg_n_0_[7][31]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_palette_regs_reg_n_0_[7][3]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_palette_regs_reg_n_0_[7][4]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_palette_regs_reg_n_0_[7][5]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_palette_regs_reg_n_0_[7][6]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_palette_regs_reg_n_0_[7][7]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_palette_regs_reg_n_0_[7][8]\,
      R => \^rst\
    );
\slv_palette_regs_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_palette_regs[7][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_palette_regs_reg_n_0_[7][9]\,
      R => \^rst\
    );
vga_to_hdmi_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => \^rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mapper is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mapper is
begin
mem_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1),
      O => S(1)
    );
mem_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      O => S(0)
    );
mem_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2),
      O => S(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  attribute box_type : string;
  attribute box_type of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute box_type of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute box_type of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute box_type of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute box_type of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute box_type of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute box_type of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute box_type of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute box_type of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute box_type of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute box_type of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute box_type of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute box_type of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute box_type of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute box_type of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute box_type of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute box_type of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute box_type of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute box_type of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute box_type of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute box_type of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute box_type of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute box_type of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute box_type of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute box_type of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute box_type of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute box_type of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute box_type of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute box_type of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute box_type of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute box_type of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute box_type of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute box_type of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute box_type of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute box_type of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute box_type of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute box_type of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute box_type of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '1',
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '1',
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '1',
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '1',
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  port (
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \vc_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    red : out STD_LOGIC_VECTOR ( 0 to 0 );
    vde : out STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal drawX : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal drawY : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g10_b7_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal hc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal hs_i_2_n_0 : STD_LOGIC;
  signal \map/char_idx0\ : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal mem_i_2_n_0 : STD_LOGIC;
  signal mem_i_2_n_1 : STD_LOGIC;
  signal mem_i_2_n_2 : STD_LOGIC;
  signal mem_i_2_n_3 : STD_LOGIC;
  signal mem_i_3_n_0 : STD_LOGIC;
  signal mem_i_3_n_1 : STD_LOGIC;
  signal mem_i_3_n_2 : STD_LOGIC;
  signal mem_i_3_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rom_addr : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal rom_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vc : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_2_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \vc_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \vc_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^vc_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal vga_to_hdmi_i_100_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_101_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_102_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_104_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_105_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_106_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_107_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_10_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_111_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_112_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_113_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_114_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_115_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_116_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_117_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_118_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_121_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_122_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_123_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_124_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_125_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_126_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_127_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_128_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_129_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_130_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_131_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_132_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_133_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_134_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_135_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_136_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_137_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_138_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_139_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_140_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_141_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_143_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_144_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_145_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_146_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_147_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_148_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_149_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_150_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_153_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_154_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_155_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_156_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_157_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_158_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_159_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_160_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_161_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_162_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_163_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_164_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_165_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_166_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_167_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_168_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_169_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_170_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_171_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_172_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_173_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_175_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_176_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_177_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_178_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_179_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_17_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_180_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_181_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_182_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_184_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_185_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_18_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_19_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_20_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_21_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_22_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_24_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_25_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_26_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_27_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_28_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_29_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_30_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_31_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_33_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_34_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_36_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_38_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_39_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_40_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_43_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_44_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_46_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_47_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_49_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_4_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_50_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_52_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_53_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_54_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_55_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_56_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_57_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_58_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_59_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_5_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_60_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_64_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_65_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_66_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_67_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_68_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_69_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_6_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_70_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_76_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_77_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_78_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_79_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_80_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_81_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_83_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_85_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_86_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_87_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_88_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_89_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_8_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_90_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_91_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_92_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_94_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_95_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_96_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_97_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_99_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_9_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  signal vs_i_2_n_0 : STD_LOGIC;
  signal NLW_mem_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g11_b7 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of g18_b6 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of g19_b0 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of g19_b6 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of g21_b6 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of g26_b6 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of g27_b0 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of g2_b6 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hc[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hc[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hc[9]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of hs_i_2 : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of mem_i_1 : label is 35;
  attribute ADDER_THRESHOLD of mem_i_2 : label is 35;
  attribute ADDER_THRESHOLD of mem_i_3 : label is 35;
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vc[3]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[8]_i_2\ : label is "soft_lutpair60";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \vc_reg[0]\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[0]_rep\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[1]\ : label is "vc_reg[1]";
  attribute ORIG_CELL_NAME of \vc_reg[1]_rep\ : label is "vc_reg[1]";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_117 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_118 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_37 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_5 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_8 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_9 : label is "soft_lutpair59";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \vc_reg[6]_0\(2 downto 0) <= \^vc_reg[6]_0\(2 downto 0);
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b0_n_0
    );
g0_b0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(8),
      I1 => drawX(3),
      I2 => doutb(0),
      O => rom_addr(4)
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(9),
      I1 => drawX(3),
      I2 => doutb(1),
      O => rom_addr(5)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g0_b7_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b5_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g10_b7_n_0
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g11_b7_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C08000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0864"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180984"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C08100FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g12_b7_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g13_b7_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g14_b7_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g15_b7_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g16_b7_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g17_b7_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g18_b6_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g18_b7_n_0
    );
g19_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E00"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b1_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0FFC00380C00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000700800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g1_b7_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g20_b7_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC0000001C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC07FC000C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000FFC0804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03800C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b3_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E1E3E02"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC07FC001C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g21_b7_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0C001C0C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C1C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804083408600330"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC098408600330"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C001C0C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g23_b7_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g24_b7_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g25_b7_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g26_b6_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g26_b7_n_0
    );
g27_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE000600800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082000200FC00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b3_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g27_b7_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g28_b7_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E008000400"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0006000FE00C20"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0007E00820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000600080007F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E007E00020"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g29_b7_n_0
    );
g2_b0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rom_addr(4),
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g2_b7_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE006C0"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E068000380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480006C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g30_b7_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g31_b7_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g3_b7_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g4_b7_n_0
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      O => g5_b0_n_0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFC0F0012120FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B180F00133A0044"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g5_b7_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(5),
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g6_b6_n_0
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(5),
      O => g6_b7_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b0_n_0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060001C00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078003E00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g7_b7_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g8_b7_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => rom_addr(4),
      I5 => rom_addr(5),
      O => g9_b7_n_0
    );
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(0),
      O => hc(0)
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawX(0),
      I1 => drawX(1),
      O => hc(1)
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => drawX(1),
      I1 => drawX(0),
      I2 => drawX(2),
      O => hc(2)
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(0),
      I2 => drawX(1),
      I3 => drawX(3),
      O => hc(3)
    );
\hc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => drawX(0),
      I3 => drawX(2),
      I4 => \^q\(0),
      O => hc(4)
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55515555"
    )
        port map (
      I0 => \hc[9]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => drawX(6),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => hc(5)
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \hc[9]_i_2_n_0\,
      I2 => drawX(6),
      O => hc(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => drawX(6),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => hc(7)
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC3CCCCCC4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => drawX(6),
      I4 => \^q\(2),
      I5 => \hc[9]_i_2_n_0\,
      O => hc(8)
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \hc[9]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => drawX(6),
      O => hc(9)
    );
\hc[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => drawX(0),
      I3 => drawX(2),
      I4 => \^q\(0),
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(0),
      Q => drawX(0)
    );
\hc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(1),
      Q => drawX(1)
    );
\hc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(2),
      Q => drawX(2)
    );
\hc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(3),
      Q => drawX(3)
    );
\hc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(4),
      Q => \^q\(0)
    );
\hc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(5),
      Q => \^q\(1)
    );
\hc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(6),
      Q => drawX(6)
    );
\hc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(7),
      Q => \^q\(2)
    );
\hc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(8),
      Q => \^q\(3)
    );
\hc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(9),
      Q => \^q\(4)
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF81FFFFFF"
    )
        port map (
      I0 => drawX(6),
      I1 => \^q\(1),
      I2 => hs_i_2_n_0,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => p_0_in
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => drawX(3),
      I2 => drawX(1),
      I3 => drawX(0),
      I4 => drawX(2),
      O => hs_i_2_n_0
    );
hs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => p_0_in,
      Q => hsync
    );
mem_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mem_i_2_n_0,
      CO(3 downto 0) => NLW_mem_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_mem_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => addrb(8),
      S(3 downto 1) => B"000",
      S(0) => \map/char_idx0\(11)
    );
mem_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => mem_i_3_n_0,
      CO(3) => mem_i_2_n_0,
      CO(2) => mem_i_2_n_1,
      CO(1) => mem_i_2_n_2,
      CO(0) => mem_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addrb(7 downto 4),
      S(3 downto 0) => \map/char_idx0\(10 downto 7)
    );
mem_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mem_i_3_n_0,
      CO(2) => mem_i_3_n_1,
      CO(1) => mem_i_3_n_2,
      CO(0) => mem_i_3_n_3,
      CYINIT => '0',
      DI(3) => \^q\(4),
      DI(2 downto 1) => \^vc_reg[6]_0\(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => addrb(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => drawX(6)
    );
mem_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => \^vc_reg[6]_0\(2),
      I2 => drawY(7),
      I3 => drawY(8),
      O => \map/char_idx0\(11)
    );
mem_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FC080"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => \^vc_reg[6]_0\(2),
      I2 => drawY(7),
      I3 => \^vc_reg[6]_0\(0),
      I4 => drawY(8),
      O => \map/char_idx0\(10)
    );
mem_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1157AA80"
    )
        port map (
      I0 => \^vc_reg[6]_0\(2),
      I1 => \^vc_reg[6]_0\(1),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(8),
      I4 => drawY(7),
      O => \map/char_idx0\(9)
    );
mem_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8177788"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => drawY(7),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(8),
      I4 => \^vc_reg[6]_0\(2),
      O => \map/char_idx0\(8)
    );
mem_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^vc_reg[6]_0\(2),
      I1 => \^vc_reg[6]_0\(0),
      I2 => drawY(7),
      I3 => \^vc_reg[6]_0\(1),
      O => \map/char_idx0\(7)
    );
\vc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000DFFF"
    )
        port map (
      I0 => drawY(9),
      I1 => \vc[3]_i_2_n_0\,
      I2 => drawY(3),
      I3 => drawY(2),
      I4 => drawY(0),
      I5 => drawY(1),
      O => \vc[0]_i_1_n_0\
    );
\vc[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000DFFF"
    )
        port map (
      I0 => drawY(9),
      I1 => \vc[3]_i_2_n_0\,
      I2 => drawY(3),
      I3 => drawY(2),
      I4 => drawY(0),
      I5 => drawY(1),
      O => \vc[0]_rep_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      O => \vc[1]_i_1_n_0\
    );
\vc[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      O => \vc[1]_rep_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCCCC4CC"
    )
        port map (
      I0 => drawY(3),
      I1 => drawY(2),
      I2 => \vc[3]_i_2_n_0\,
      I3 => drawY(9),
      I4 => drawY(1),
      I5 => drawY(0),
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666CCCCCCCCC4CC"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => \vc[3]_i_2_n_0\,
      I3 => drawY(9),
      I4 => drawY(1),
      I5 => drawY(0),
      O => \vc[3]_i_1_n_0\
    );
\vc[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => \^vc_reg[6]_0\(0),
      I2 => drawY(8),
      I3 => drawY(7),
      I4 => \^vc_reg[6]_0\(2),
      O => \vc[3]_i_2_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => drawY(0),
      I3 => drawY(1),
      I4 => \^vc_reg[6]_0\(0),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      I1 => drawY(1),
      I2 => drawY(0),
      I3 => drawY(3),
      I4 => drawY(2),
      I5 => \^vc_reg[6]_0\(1),
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => \vc[8]_i_2_n_0\,
      I2 => \^vc_reg[6]_0\(2),
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^vc_reg[6]_0\(2),
      I1 => \vc[8]_i_2_n_0\,
      I2 => \^vc_reg[6]_0\(1),
      I3 => drawY(7),
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => drawY(7),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \^vc_reg[6]_0\(1),
      I3 => \vc[8]_i_2_n_0\,
      I4 => drawY(8),
      O => \vc[8]_i_1_n_0\
    );
\vc[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => drawY(0),
      I3 => drawY(1),
      I4 => \^vc_reg[6]_0\(0),
      O => \vc[8]_i_2_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => drawX(6),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \hc[9]_i_2_n_0\,
      O => vc
    );
\vc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFAAFFAABFAA"
    )
        port map (
      I0 => \vc[9]_i_3_n_0\,
      I1 => drawY(3),
      I2 => drawY(2),
      I3 => drawY(9),
      I4 => drawY(0),
      I5 => drawY(1),
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0505CCCC0505"
    )
        port map (
      I0 => \vc[8]_i_2_n_0\,
      I1 => \vc[3]_i_2_n_0\,
      I2 => vga_to_hdmi_i_9_n_0,
      I3 => \^vc_reg[6]_0\(0),
      I4 => drawY(9),
      I5 => drawY(0),
      O => \vc[9]_i_3_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[0]_i_1_n_0\,
      Q => drawY(0)
    );
\vc_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[0]_rep_i_1_n_0\,
      Q => \vc_reg[0]_rep_n_0\
    );
\vc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[1]_i_1_n_0\,
      Q => drawY(1)
    );
\vc_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[1]_rep_i_1_n_0\,
      Q => \vc_reg[1]_rep_n_0\
    );
\vc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[2]_i_1_n_0\,
      Q => drawY(2)
    );
\vc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[3]_i_1_n_0\,
      Q => drawY(3)
    );
\vc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[4]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(0)
    );
\vc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[5]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(1)
    );
\vc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[6]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(2)
    );
\vc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[7]_i_1_n_0\,
      Q => drawY(7)
    );
\vc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[8]_i_1_n_0\,
      Q => drawY(8)
    );
\vc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[9]_i_2_n_0\,
      Q => drawY(9)
    );
vga_to_hdmi_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_19_n_0,
      I1 => vga_to_hdmi_i_20_n_0,
      I2 => drawX(2),
      I3 => vga_to_hdmi_i_21_n_0,
      I4 => rom_addr(10),
      I5 => vga_to_hdmi_i_22_n_0,
      O => vga_to_hdmi_i_10_n_0
    );
vga_to_hdmi_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_100_n_0
    );
vga_to_hdmi_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g22_b6_n_0,
      O => vga_to_hdmi_i_101_n_0
    );
vga_to_hdmi_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g20_b6_n_0,
      O => vga_to_hdmi_i_102_n_0
    );
vga_to_hdmi_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g18_b6_n_0,
      O => vga_to_hdmi_i_103_n_0
    );
vga_to_hdmi_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g16_b6_n_0,
      O => vga_to_hdmi_i_104_n_0
    );
vga_to_hdmi_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g30_b6_n_0,
      O => vga_to_hdmi_i_105_n_0
    );
vga_to_hdmi_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g28_b6_n_0,
      O => vga_to_hdmi_i_106_n_0
    );
vga_to_hdmi_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g26_b6_n_0,
      O => vga_to_hdmi_i_107_n_0
    );
vga_to_hdmi_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g24_b6_n_0,
      O => vga_to_hdmi_i_108_n_0
    );
vga_to_hdmi_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g6_b6_n_0,
      O => vga_to_hdmi_i_109_n_0
    );
vga_to_hdmi_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_23_n_0,
      I1 => vga_to_hdmi_i_24_n_0,
      O => rom_data(0),
      S => rom_addr(10)
    );
vga_to_hdmi_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g4_b6_n_0,
      O => vga_to_hdmi_i_110_n_0
    );
vga_to_hdmi_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g2_b6_n_0,
      O => vga_to_hdmi_i_111_n_0
    );
vga_to_hdmi_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g0_b6_n_0,
      O => vga_to_hdmi_i_112_n_0
    );
vga_to_hdmi_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g14_b6_n_0,
      O => vga_to_hdmi_i_113_n_0
    );
vga_to_hdmi_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g12_b6_n_0,
      O => vga_to_hdmi_i_114_n_0
    );
vga_to_hdmi_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_115_n_0
    );
vga_to_hdmi_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b6_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g8_b6_n_0,
      O => vga_to_hdmi_i_116_n_0
    );
vga_to_hdmi_i_117: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => doutb(2),
      I1 => drawX(3),
      I2 => doutb(10),
      I3 => g7_b0_n_0,
      O => vga_to_hdmi_i_117_n_0
    );
vga_to_hdmi_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => doutb(2),
      I1 => drawX(3),
      I2 => doutb(10),
      I3 => g5_b0_n_0,
      O => vga_to_hdmi_i_118_n_0
    );
vga_to_hdmi_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => vga_to_hdmi_i_119_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_25_n_0,
      I1 => vga_to_hdmi_i_26_n_0,
      O => rom_data(1),
      S => rom_addr(10)
    );
vga_to_hdmi_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => vga_to_hdmi_i_120_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_0,
      I1 => g23_b0_n_0,
      O => vga_to_hdmi_i_121_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_0,
      I1 => g7_b1_n_0,
      O => vga_to_hdmi_i_122_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_0,
      I1 => g5_b1_n_0,
      O => vga_to_hdmi_i_123_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => vga_to_hdmi_i_124_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => vga_to_hdmi_i_125_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_0,
      I1 => g15_b1_n_0,
      O => vga_to_hdmi_i_126_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_0,
      I1 => g13_b1_n_0,
      O => vga_to_hdmi_i_127_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_128_n_0
    );
vga_to_hdmi_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b1_n_0,
      I1 => g9_b1_n_0,
      O => vga_to_hdmi_i_129_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_27_n_0,
      I1 => vga_to_hdmi_i_28_n_0,
      O => rom_data(5),
      S => rom_addr(10)
    );
vga_to_hdmi_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_0,
      I1 => g23_b1_n_0,
      O => vga_to_hdmi_i_130_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_0,
      I1 => g21_b1_n_0,
      O => vga_to_hdmi_i_131_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_0,
      I1 => g19_b1_n_0,
      O => vga_to_hdmi_i_132_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_0,
      I1 => g17_b1_n_0,
      O => vga_to_hdmi_i_133_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_0,
      I1 => g31_b1_n_0,
      O => vga_to_hdmi_i_134_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_0,
      I1 => g29_b1_n_0,
      O => vga_to_hdmi_i_135_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_0,
      I1 => g27_b1_n_0,
      O => vga_to_hdmi_i_136_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_0,
      I1 => g25_b1_n_0,
      O => vga_to_hdmi_i_137_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b5_n_0,
      I1 => g7_b5_n_0,
      O => vga_to_hdmi_i_138_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b5_n_0,
      I1 => g5_b5_n_0,
      O => vga_to_hdmi_i_139_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_29_n_0,
      I1 => vga_to_hdmi_i_30_n_0,
      O => rom_data(3),
      S => rom_addr(10)
    );
vga_to_hdmi_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => vga_to_hdmi_i_140_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => vga_to_hdmi_i_141_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_142: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b5_n_0,
      I1 => g15_b5_n_0,
      O => vga_to_hdmi_i_142_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_143: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b5_n_0,
      I1 => g13_b5_n_0,
      O => vga_to_hdmi_i_143_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b5_n_0,
      I1 => g11_b5_n_0,
      O => vga_to_hdmi_i_144_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b5_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_145_n_0
    );
vga_to_hdmi_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b5_n_0,
      I1 => g23_b5_n_0,
      O => vga_to_hdmi_i_146_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b5_n_0,
      I1 => g21_b5_n_0,
      O => vga_to_hdmi_i_147_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_148: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b5_n_0,
      I1 => g19_b5_n_0,
      O => vga_to_hdmi_i_148_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_149: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b5_n_0,
      I1 => g17_b5_n_0,
      O => vga_to_hdmi_i_149_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_31_n_0,
      I1 => vga_to_hdmi_i_32_n_0,
      O => rom_data(7),
      S => rom_addr(10)
    );
vga_to_hdmi_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b5_n_0,
      I1 => g31_b5_n_0,
      O => vga_to_hdmi_i_150_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_151: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b5_n_0,
      I1 => g29_b5_n_0,
      O => vga_to_hdmi_i_151_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b5_n_0,
      I1 => g27_b5_n_0,
      O => vga_to_hdmi_i_152_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b5_n_0,
      I1 => g25_b5_n_0,
      O => vga_to_hdmi_i_153_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_0,
      I1 => g7_b3_n_0,
      O => vga_to_hdmi_i_154_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_0,
      I1 => g5_b3_n_0,
      O => vga_to_hdmi_i_155_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => vga_to_hdmi_i_156_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => vga_to_hdmi_i_157_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_0,
      I1 => g15_b3_n_0,
      O => vga_to_hdmi_i_158_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_0,
      I1 => g13_b3_n_0,
      O => vga_to_hdmi_i_159_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(14),
      I1 => drawX(3),
      I2 => doutb(6),
      O => rom_addr(10)
    );
vga_to_hdmi_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_0,
      I1 => g11_b3_n_0,
      O => vga_to_hdmi_i_160_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_0,
      I1 => g9_b3_n_0,
      O => vga_to_hdmi_i_161_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b3_n_0,
      I1 => g23_b3_n_0,
      O => vga_to_hdmi_i_162_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g20_b3_n_0,
      O => vga_to_hdmi_i_163_n_0
    );
vga_to_hdmi_i_164: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_0,
      I1 => g19_b3_n_0,
      O => vga_to_hdmi_i_164_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_165: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_0,
      I1 => g17_b3_n_0,
      O => vga_to_hdmi_i_165_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_166: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b3_n_0,
      I1 => g31_b3_n_0,
      O => vga_to_hdmi_i_166_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_167: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b3_n_0,
      I1 => g29_b3_n_0,
      O => vga_to_hdmi_i_167_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_168: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g26_b3_n_0,
      O => vga_to_hdmi_i_168_n_0
    );
vga_to_hdmi_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b3_n_0,
      I1 => g25_b3_n_0,
      O => vga_to_hdmi_i_169_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_33_n_0,
      I1 => vga_to_hdmi_i_34_n_0,
      I2 => rom_addr(9),
      I3 => vga_to_hdmi_i_36_n_0,
      I4 => rom_addr(8),
      I5 => vga_to_hdmi_i_38_n_0,
      O => vga_to_hdmi_i_17_n_0
    );
vga_to_hdmi_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b7_n_0,
      I1 => g7_b7_n_0,
      O => vga_to_hdmi_i_170_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_171: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b7_n_0,
      I1 => g5_b7_n_0,
      O => vga_to_hdmi_i_171_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_172: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_0,
      I1 => g3_b7_n_0,
      O => vga_to_hdmi_i_172_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_173: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b7_n_0,
      I1 => g1_b7_n_0,
      O => vga_to_hdmi_i_173_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_174: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b7_n_0,
      I1 => g15_b7_n_0,
      O => vga_to_hdmi_i_174_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_175: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b7_n_0,
      I1 => g13_b7_n_0,
      O => vga_to_hdmi_i_175_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_176: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b7_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g10_b7_n_0,
      O => vga_to_hdmi_i_176_n_0
    );
vga_to_hdmi_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b7_n_0,
      I1 => g9_b7_n_0,
      O => vga_to_hdmi_i_177_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b7_n_0,
      I1 => g23_b7_n_0,
      O => vga_to_hdmi_i_178_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b7_n_0,
      I1 => g21_b7_n_0,
      O => vga_to_hdmi_i_179_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_39_n_0,
      I1 => vga_to_hdmi_i_40_n_0,
      I2 => rom_addr(9),
      I3 => vga_to_hdmi_i_41_n_0,
      I4 => rom_addr(8),
      I5 => vga_to_hdmi_i_42_n_0,
      O => vga_to_hdmi_i_18_n_0
    );
vga_to_hdmi_i_180: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b7_n_0,
      I1 => g19_b7_n_0,
      O => vga_to_hdmi_i_180_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_181: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b7_n_0,
      I1 => g17_b7_n_0,
      O => vga_to_hdmi_i_181_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_182: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b7_n_0,
      I1 => g31_b7_n_0,
      O => vga_to_hdmi_i_182_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_183: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b7_n_0,
      I1 => g29_b7_n_0,
      O => vga_to_hdmi_i_183_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b7_n_0,
      I1 => g27_b7_n_0,
      O => vga_to_hdmi_i_184_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b7_n_0,
      I1 => g25_b7_n_0,
      O => vga_to_hdmi_i_185_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_43_n_0,
      I1 => vga_to_hdmi_i_44_n_0,
      O => vga_to_hdmi_i_19_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBBFAFBAABBAAB"
    )
        port map (
      I0 => vga_to_hdmi_i_4_n_0,
      I1 => drawX(0),
      I2 => vga_to_hdmi_i_5_n_0,
      I3 => vga_to_hdmi_i_6_n_0,
      I4 => rom_data(4),
      I5 => vga_to_hdmi_i_8_n_0,
      O => red(0)
    );
vga_to_hdmi_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_45_n_0,
      I1 => vga_to_hdmi_i_46_n_0,
      O => vga_to_hdmi_i_20_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_47_n_0,
      I1 => vga_to_hdmi_i_48_n_0,
      O => vga_to_hdmi_i_21_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_49_n_0,
      I1 => vga_to_hdmi_i_50_n_0,
      O => vga_to_hdmi_i_22_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_51_n_0,
      I1 => vga_to_hdmi_i_52_n_0,
      O => vga_to_hdmi_i_23_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_53_n_0,
      I1 => vga_to_hdmi_i_54_n_0,
      O => vga_to_hdmi_i_24_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_55_n_0,
      I1 => vga_to_hdmi_i_56_n_0,
      O => vga_to_hdmi_i_25_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_57_n_0,
      I1 => vga_to_hdmi_i_58_n_0,
      O => vga_to_hdmi_i_26_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_59_n_0,
      I1 => vga_to_hdmi_i_60_n_0,
      O => vga_to_hdmi_i_27_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_61_n_0,
      I1 => vga_to_hdmi_i_62_n_0,
      O => vga_to_hdmi_i_28_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_63_n_0,
      I1 => vga_to_hdmi_i_64_n_0,
      O => vga_to_hdmi_i_29_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => drawY(9),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => vga_to_hdmi_i_9_n_0,
      O => vde
    );
vga_to_hdmi_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_65_n_0,
      I1 => vga_to_hdmi_i_66_n_0,
      O => vga_to_hdmi_i_30_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_67_n_0,
      I1 => vga_to_hdmi_i_68_n_0,
      O => vga_to_hdmi_i_31_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_69_n_0,
      I1 => vga_to_hdmi_i_70_n_0,
      O => vga_to_hdmi_i_32_n_0,
      S => rom_addr(9)
    );
vga_to_hdmi_i_33: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_72_n_0,
      I1 => vga_to_hdmi_i_73_n_0,
      O => vga_to_hdmi_i_33_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_34: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_74_n_0,
      I1 => vga_to_hdmi_i_75_n_0,
      O => vga_to_hdmi_i_34_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(13),
      I1 => drawX(3),
      I2 => doutb(5),
      O => rom_addr(9)
    );
vga_to_hdmi_i_36: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_76_n_0,
      I1 => vga_to_hdmi_i_77_n_0,
      O => vga_to_hdmi_i_36_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(12),
      I1 => drawX(3),
      I2 => doutb(4),
      O => rom_addr(8)
    );
vga_to_hdmi_i_38: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_78_n_0,
      I1 => vga_to_hdmi_i_79_n_0,
      O => vga_to_hdmi_i_38_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_39: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_80_n_0,
      I1 => vga_to_hdmi_i_81_n_0,
      O => vga_to_hdmi_i_39_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E02010102020D010"
    )
        port map (
      I0 => vga_to_hdmi_i_10_n_0,
      I1 => drawX(1),
      I2 => drawX(0),
      I3 => drawX(2),
      I4 => vga_to_hdmi_i_5_n_0,
      I5 => rom_data(0),
      O => vga_to_hdmi_i_4_n_0
    );
vga_to_hdmi_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => g26_b4_n_0,
      I2 => rom_addr(7),
      I3 => g25_b4_n_0,
      I4 => rom_addr(6),
      I5 => g24_b4_n_0,
      O => vga_to_hdmi_i_40_n_0
    );
vga_to_hdmi_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g23_b4_n_0,
      I1 => g22_b4_n_0,
      I2 => rom_addr(7),
      I3 => g21_b3_n_0,
      I4 => rom_addr(6),
      I5 => g20_b4_n_0,
      O => vga_to_hdmi_i_41_n_0
    );
vga_to_hdmi_i_42: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_83_n_0,
      I1 => vga_to_hdmi_i_84_n_0,
      O => vga_to_hdmi_i_42_n_0,
      S => rom_addr(7)
    );
vga_to_hdmi_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_85_n_0,
      I1 => vga_to_hdmi_i_86_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_87_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_88_n_0,
      O => vga_to_hdmi_i_43_n_0
    );
vga_to_hdmi_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_89_n_0,
      I1 => vga_to_hdmi_i_90_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_91_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_92_n_0,
      O => vga_to_hdmi_i_44_n_0
    );
vga_to_hdmi_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_93_n_0,
      I1 => vga_to_hdmi_i_94_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_95_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_96_n_0,
      O => vga_to_hdmi_i_45_n_0
    );
vga_to_hdmi_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_97_n_0,
      I1 => vga_to_hdmi_i_98_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_99_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_100_n_0,
      O => vga_to_hdmi_i_46_n_0
    );
vga_to_hdmi_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_101_n_0,
      I1 => vga_to_hdmi_i_102_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_103_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_104_n_0,
      O => vga_to_hdmi_i_47_n_0
    );
vga_to_hdmi_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_105_n_0,
      I1 => vga_to_hdmi_i_106_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_107_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_108_n_0,
      O => vga_to_hdmi_i_48_n_0
    );
vga_to_hdmi_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_109_n_0,
      I1 => vga_to_hdmi_i_110_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_111_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_112_n_0,
      O => vga_to_hdmi_i_49_n_0
    );
vga_to_hdmi_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => doutb(15),
      I1 => drawX(3),
      I2 => doutb(7),
      O => vga_to_hdmi_i_5_n_0
    );
vga_to_hdmi_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_113_n_0,
      I1 => vga_to_hdmi_i_114_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_115_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_116_n_0,
      O => vga_to_hdmi_i_50_n_0
    );
vga_to_hdmi_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_117_n_0,
      I1 => vga_to_hdmi_i_118_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_119_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_120_n_0,
      O => vga_to_hdmi_i_51_n_0
    );
vga_to_hdmi_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
        port map (
      I0 => g10_b7_n_0,
      I1 => rom_addr(6),
      I2 => rom_addr(7),
      I3 => doutb(4),
      I4 => drawX(3),
      I5 => doutb(12),
      O => vga_to_hdmi_i_52_n_0
    );
vga_to_hdmi_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A000A000"
    )
        port map (
      I0 => vga_to_hdmi_i_121_n_0,
      I1 => g21_b0_n_0,
      I2 => rom_addr(8),
      I3 => rom_addr(7),
      I4 => g19_b0_n_0,
      I5 => rom_addr(6),
      O => vga_to_hdmi_i_53_n_0
    );
vga_to_hdmi_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A000A000"
    )
        port map (
      I0 => g30_b0_n_0,
      I1 => g29_b0_n_0,
      I2 => rom_addr(8),
      I3 => rom_addr(7),
      I4 => g27_b0_n_0,
      I5 => rom_addr(6),
      O => vga_to_hdmi_i_54_n_0
    );
vga_to_hdmi_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_122_n_0,
      I1 => vga_to_hdmi_i_123_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_124_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_125_n_0,
      O => vga_to_hdmi_i_55_n_0
    );
vga_to_hdmi_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_126_n_0,
      I1 => vga_to_hdmi_i_127_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_128_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_129_n_0,
      O => vga_to_hdmi_i_56_n_0
    );
vga_to_hdmi_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_130_n_0,
      I1 => vga_to_hdmi_i_131_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_132_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_133_n_0,
      O => vga_to_hdmi_i_57_n_0
    );
vga_to_hdmi_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_134_n_0,
      I1 => vga_to_hdmi_i_135_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_136_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_137_n_0,
      O => vga_to_hdmi_i_58_n_0
    );
vga_to_hdmi_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_138_n_0,
      I1 => vga_to_hdmi_i_139_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_140_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_141_n_0,
      O => vga_to_hdmi_i_59_n_0
    );
vga_to_hdmi_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_data(1),
      I1 => rom_data(5),
      I2 => drawX(1),
      I3 => rom_data(3),
      I4 => drawX(2),
      I5 => rom_data(7),
      O => vga_to_hdmi_i_6_n_0
    );
vga_to_hdmi_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_142_n_0,
      I1 => vga_to_hdmi_i_143_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_144_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_145_n_0,
      O => vga_to_hdmi_i_60_n_0
    );
vga_to_hdmi_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_146_n_0,
      I1 => vga_to_hdmi_i_147_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_148_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_149_n_0,
      O => vga_to_hdmi_i_61_n_0
    );
vga_to_hdmi_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_150_n_0,
      I1 => vga_to_hdmi_i_151_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_152_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_153_n_0,
      O => vga_to_hdmi_i_62_n_0
    );
vga_to_hdmi_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_154_n_0,
      I1 => vga_to_hdmi_i_155_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_156_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_157_n_0,
      O => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_158_n_0,
      I1 => vga_to_hdmi_i_159_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_160_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_161_n_0,
      O => vga_to_hdmi_i_64_n_0
    );
vga_to_hdmi_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_162_n_0,
      I1 => vga_to_hdmi_i_163_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_164_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_165_n_0,
      O => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_166_n_0,
      I1 => vga_to_hdmi_i_167_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_168_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_169_n_0,
      O => vga_to_hdmi_i_66_n_0
    );
vga_to_hdmi_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_170_n_0,
      I1 => vga_to_hdmi_i_171_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_172_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_173_n_0,
      O => vga_to_hdmi_i_67_n_0
    );
vga_to_hdmi_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_174_n_0,
      I1 => vga_to_hdmi_i_175_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_176_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_177_n_0,
      O => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_178_n_0,
      I1 => vga_to_hdmi_i_179_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_180_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_181_n_0,
      O => vga_to_hdmi_i_69_n_0
    );
vga_to_hdmi_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_17_n_0,
      I1 => vga_to_hdmi_i_18_n_0,
      O => rom_data(4),
      S => rom_addr(10)
    );
vga_to_hdmi_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_182_n_0,
      I1 => vga_to_hdmi_i_183_n_0,
      I2 => rom_addr(8),
      I3 => vga_to_hdmi_i_184_n_0,
      I4 => rom_addr(7),
      I5 => vga_to_hdmi_i_185_n_0,
      O => vga_to_hdmi_i_70_n_0
    );
vga_to_hdmi_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(11),
      I1 => drawX(3),
      I2 => doutb(3),
      O => rom_addr(7)
    );
vga_to_hdmi_i_72: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b4_n_0,
      I1 => g13_b4_n_0,
      O => vga_to_hdmi_i_72_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_73: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b4_n_0,
      I1 => g15_b4_n_0,
      O => vga_to_hdmi_i_73_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_74: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_0,
      I1 => g9_b4_n_0,
      O => vga_to_hdmi_i_74_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_75: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_0,
      I1 => g11_b4_n_0,
      O => vga_to_hdmi_i_75_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_76: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_0,
      I1 => g5_b4_n_0,
      O => vga_to_hdmi_i_76_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_77: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_0,
      I1 => g7_b4_n_0,
      O => vga_to_hdmi_i_77_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_78: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => vga_to_hdmi_i_78_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_79: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => vga_to_hdmi_i_79_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => drawX(1),
      I1 => drawX(0),
      I2 => drawX(2),
      O => vga_to_hdmi_i_8_n_0
    );
vga_to_hdmi_i_80: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b4_n_0,
      I1 => g29_b4_n_0,
      O => vga_to_hdmi_i_80_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_81: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b4_n_0,
      I1 => g31_b4_n_0,
      O => vga_to_hdmi_i_81_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(10),
      I1 => drawX(3),
      I2 => doutb(2),
      O => rom_addr(6)
    );
vga_to_hdmi_i_83: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b4_n_0,
      I1 => g17_b4_n_0,
      O => vga_to_hdmi_i_83_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_84: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b4_n_0,
      I1 => g19_b4_n_0,
      O => vga_to_hdmi_i_84_n_0,
      S => rom_addr(6)
    );
vga_to_hdmi_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g22_b2_n_0,
      O => vga_to_hdmi_i_85_n_0
    );
vga_to_hdmi_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g20_b2_n_0,
      O => vga_to_hdmi_i_86_n_0
    );
vga_to_hdmi_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g18_b2_n_0,
      O => vga_to_hdmi_i_87_n_0
    );
vga_to_hdmi_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g16_b2_n_0,
      O => vga_to_hdmi_i_88_n_0
    );
vga_to_hdmi_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g30_b2_n_0,
      O => vga_to_hdmi_i_89_n_0
    );
vga_to_hdmi_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => \^vc_reg[6]_0\(2),
      I2 => drawY(7),
      I3 => drawY(8),
      O => vga_to_hdmi_i_9_n_0
    );
vga_to_hdmi_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g28_b2_n_0,
      O => vga_to_hdmi_i_90_n_0
    );
vga_to_hdmi_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g26_b2_n_0,
      O => vga_to_hdmi_i_91_n_0
    );
vga_to_hdmi_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g24_b2_n_0,
      O => vga_to_hdmi_i_92_n_0
    );
vga_to_hdmi_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g6_b2_n_0,
      O => vga_to_hdmi_i_93_n_0
    );
vga_to_hdmi_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g4_b2_n_0,
      O => vga_to_hdmi_i_94_n_0
    );
vga_to_hdmi_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g2_b2_n_0,
      O => vga_to_hdmi_i_95_n_0
    );
vga_to_hdmi_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g0_b2_n_0,
      O => vga_to_hdmi_i_96_n_0
    );
vga_to_hdmi_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g14_b2_n_0,
      O => vga_to_hdmi_i_97_n_0
    );
vga_to_hdmi_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g12_b2_n_0,
      O => vga_to_hdmi_i_98_n_0
    );
vga_to_hdmi_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b2_n_0,
      I1 => doutb(10),
      I2 => drawX(3),
      I3 => doutb(2),
      I4 => g10_b2_n_0,
      O => vga_to_hdmi_i_99_n_0
    );
vs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFF"
    )
        port map (
      I0 => drawY(2),
      I1 => vs_i_2_n_0,
      I2 => drawY(9),
      I3 => \^vc_reg[6]_0\(0),
      I4 => drawY(1),
      I5 => drawY(0),
      O => vs_i_1_n_0
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawY(8),
      I1 => drawY(7),
      I2 => \^vc_reg[6]_0\(2),
      I3 => \^vc_reg[6]_0\(1),
      I4 => drawY(3),
      O => vs_i_2_n_0
    );
vs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => vs_i_1_n_0,
      Q => vsync
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39840)
`protect data_block
Sh0j49FiVpprZIIjre5Za6Zmp8cRNqlhQBpdJMgiCxJUUJYgdY3ohkAcPgoTRrDvAKECfIxU4rck
ZMtCIAxkuR/gGgUAlRnrl8N2K0yfUeguZw8O4CLp8s1MFFjyoKjM4WOn9gsrehZ4tXn7JKKIU/N6
Wn3/+dsJNm92dNhZfDEaqm0ufnF4SarztA8xjWmligQcx+Y3h6HpFSRh0h+LnBW54TH9u3Z2FzKe
a3292VQZB+ZOCtiYHA78ptGq8nko9dF/C2W2q88K7ZmSokz0Y/UjoczraP0n2wDtW4ZZiwi68ec1
u7JPtewNe5sSESIFS57h5cENhBBwTWiqFfU/4+6Acmq+GJAUgqMN4CH6Yn6uJA3cI80hw+Vp7/RG
jxdCYrRBGzG8iQFDCUGl4z/sWfcLjQ76Ptj5ZKUiafAOPpbgc68r0Qmj32LCge+KAT2sGoPVidCo
38NUx9bWt9yJYRILjB8VQ8E4G6YOziNF/lsogVOx3bGvWBbAZwgn5yLHPqcOrKxzoSbplQg1vCxa
iKsiYaVPgd//nEfzPfXUWoRoRD/bu0U1ssTz/nmcYDDcrrN0xoNdvLGLiTKLkXUGjgbKyQ8YKKf2
sk322Jj/JU+WFuUDA4dwg5YtiiGgvCxYK/o2E52M223Pc20XH6qPLPZTQCxsqiC4CkPlPrZCjtcd
CFIJzlr9W9en4lRs3ItgA2pJbZexyPYjeOi8v9qkloEXH+S8RQBPF1mJzsD5+Wctqa2H9Jz12C9a
i0e4xKWntADeD0bmQ5EnrQttjR8ot+cuPfN43PRJuhPOb6O+naPEZ/NLZp4Lr6LiO3QUFqj4ClKF
2i9M4u0XbWcwk/nawA0JhXnpAlolUYfE+7xauLInYH2WNvJKFYS4TzlLFLMTMJidWPtOMpx7LTYh
4QFQIe+1SiRHv4mQw8O56sg60W6rVG01VG+LELPmvv0C3RS5/Ct0bUWisYzvMFooTW99FxdcILzj
GUokzOqPZqc0hj0/rhvotoBhUrPn6dlMKiNtfR6YQvRR/2JxrZEDPe31oleM/iP4SPmI0i7vlmLh
/4uIFgMwzxf+ck7uP1NkUj9yQR5PYduzxNdvCmvNbT/RNg1+wzJ/I+nNsrJkSc1O9BNWs4RZ9yeA
ZbqvVR91bk5Nb0V8JRRBS1FYhTF9ePmoGFoTtGgMxzLL1LZICYhayGZnUT2cpMqU2c5irvebOoDy
2to+H4h2jjDavuzHn15lhuDwT3b/iIPFmZBc0Wo5I5LopE21BDumLPsAj72OiQ8sI6oYTSASPar2
LxJAoQp3Uz8HwnqpzPgbihqElSbKklA/q5kByFHOCKp8s0Jrro9sKU1BiYzzJK7zisb+EMQ1LEo7
a6SZSuUhg0Mwg07q1zq7v4i3CwoHxfCgUn+ElbhpW6AtvFtahne0ADkYuuEDowFS4z5Ba9+x+jEg
H3NrhOMCtLGRuhwoAlcgj1001mfkCSpltmZqDVxaA9aiH6glympvzRjGHSv/lq0niTSLkLoQtULr
0bC2jeUnYfFW2LhOcSnsHRs8oUTYvG542AKtfz+M9QcNom45+H+utwrgnQd9CdjQ723tTeHe00Dt
nJWMH/ha21zro5a6PKsxg4qgAiQOUSXVOGdS+MDqWO5cXFXpsBoQUQIct4DgnqiT+n2CH3sKArL6
iYJMXU1O+rzXcQ10U3CLjpoaB9j/0it5ONPmOUwFpt1yF3fcsxrWUorqLU1WqNHGhx2qR9/JIne/
Bmy5PNzQ+TFZ6dYFgRUH+M3KZ7EgxCOb2UcxkRnxqp6+abgrzp3XWIFOuVdzJ+wVxUO/500H+8Gk
d69g0aHOMD+pjhHO0vWoAC1ITqQzi5zWzR2wacxSaCSDRGMFXGe8BPdOnuRtsV+A2yRQIOeh/7LL
WPkysB9D6yz+WhymxuHhJQJS+0Ad+lU9JSid3BezAD7jCfEejdeqMyZ1IMZhNYMPNmb3GYMJ3j/o
bZvKb1P/iE5HGEsCPKDKr7tL+Llur503stWjWFVKCsBClD8ytnA7x7cWrbz4zRBU2sv09Ag07WOl
C0qDKguGVVy5kH+oxzn/7PSjEHFZXayiapZlZvxykdCBDGvubNRhJ1vn7hHiM4tIVoNn3Lj0dIy4
aFpEGwq1XKrMcsto3fhnN5fuocRkODWbMfXRbCmVVmBjjvkTrT2/MV3rPBgp2O+F7aTNf8hSWOpw
6lDp3Bpt0BXuXXwb9oWB8Iynfeb7zGAoY9od0kNC+GUWdzEKJX/0uvj/EYCotpbF/nVCc/l6VdXD
uWw/IRzR5xOH3P6nMxsqQvQNjAgIbilEhI82YystE8uI5ovjJvm2WapSDMJBALYFV8QFWji0HIyH
rIOsQEVxzJMPeM24o2gAc8ff/6eCednXb9NxVvL/lJpPjgv0NtHmJLfSFbWRxy1RcDoffOdKo2sJ
RLqnsxdOIBGMh4GXqqNF76/qOMjgkqtCNFSpXe1FnLwcYmsjkIQrvZ7hGom6N60oBfNtxTd6gcU7
453CHBHZ9pLJd6vK+5Z2EONhiMw8sKyKq9zsowO41gEZKejecDw7kgdfP0NPzc9Sf+EnU5sibGdl
YNUMvXj97WkiQE5CmZOItWDciuUm6A07Q2Z02IKxtpykQjDc8YCGReGn4XY+jzKt2G4HhO4dOper
BE0dTCVHP74iH4NYTb4hzKJO6VTdeqLPkbOMqy4DFEYyxVcMyX7rBoTDuZGS2zoCfYUJHf+qVpBf
PgCCwPKk/SFtjWOgojtYUa0ZuOsknospjOr1hSPkvb7xnm4doxjqA21xrhQ0sfwETdAzIVOa0Kcf
PXertkTtszHabWQBMPGa7Dy3fOq1PNbRNHtKg949e3jfAe7L2CiFvWpu9SsGnrHKT7lr1vmM9pNS
fFKtL+Cj/XgnyNtgq7P8nNtxrLVuGP0fJRiIy3OCaj9pciaqbSEf0uI0m4Bh0PfojxgsWF8yrsb/
7R3XbfNSb8JmgBP0XI4ywnPQjim7QjWvmi+VoKHmYCn8berriXHzlvsz+esZwZ4Ylwg35dMCC6Jh
0fRFJFtfGUdsMldD3lll52XCwRNRyPNe36K/ji6XnurC9yfRRTyclYkr+NYtMUNFwHzBfCQZRFsS
EZFs4Mfme9NOdCFY0i7fzu2TiznsqZfZdXcQbuXBtI3Ovy1a5pkZzjDxvLQWPZiwqWeqAl/lTPCs
fbROapytiR+qmOp43UbJh37+WF4NbUuqIeYJUwPehWGc7Y4Q5RzoCEVwp0j12UdElpmxAP4zNgMK
CH8nLGe1NFWIYPcqXiVR306Zgm6K9M4llAfcAsGhj2irh6qRmZldIuvp1krj+xQHM67S59fJlviP
FbJiPetutGiX29ilLqawrEAdqUJy0ciBrNbGwTtzrlG75LgTBco+UvYP8dj2PzIgze+lhKp//NhQ
a2G+aK9czpLdGmkHse5nJHl5aMHH9JkKqEwMGegUWK/KbUgKty7U80++rrz+/VGSNhspR/bSTJZ5
KHteyLK34FFMqqPYL2o1w/h3YuC/GgB+z4YU/vXtOHbIV8N8vpIVDnhtO77ERQnlpGjiQndQqgm8
8pFVAUU9+AwV7PvhVjCcVJwURPYYKAvC3ELPqn2m5Q2cka1/GI7g/Nf+GgN4OV5B1Sa5xsCPs2zT
Fif+KvLekVuDjOB15YS8zhOh5C2SHS5aIaA0mxOytzt8Aju4XbWP6r2rzZMKEJ+Vgx3OVvqrB0se
EAQ3KVyRVbmBZNlC/3vccg82MUTfZjNlTx0CbYni6txwDS5l63H2B3nDyf3M4O1vN7ofRG5uXzZn
9lEBEuLxGLN3OT/UeLKyiwmrLbTD2vhyXbnY1WcC1omXQKptzF8SUnEleir5r+QRYNtPGcg0czY2
xuPdGnqq7u4Vwp8UshfcEFmT7jbv1ognEl8DLqH5jOJd0XZg+MEUdfh7BQhfC5QWXzZABGm/JbBN
Tw/58Kd2MRIj6YiSstFHBXQdnh1yuVJ/OE+Y22MNobw+ugkfNSkFoPgIccQMJqTE/pjJWVxLuifU
7y0WPfUGookf5OUByXxI9kDwsAbZ6ui1dblF8G91faN4j6AmMOy9YxxatJXZ/toIM5wKG170M4VH
mk0mTdkGuR1jpNN7x+dIV/H+uu44Kd3VcMthLbxzXHQ8yxxjB1RdKuho5nJtRcmks6zhI4m4Ybgt
ZB7uV5eWjsqKwGBextYHRI0YHK+YeXMY1BrPDenLrKEr/kdGgRUNZfzX9/KPg1cBF3/IkErRvEyV
mKZGHd/3TK0T4D/3zbvOKmV86WYWwAV5Wq1ZaTOXiCHqbGM4KjlScWUZAI6GAlYJaiKQArdKLGur
VA2nYJWk3Clm0PVEJynhakFDnur9SwILgwFtyNEUhzJWvnqE1L8ZTAEGUo6Bm7Xv840HcZNDclEr
Yk5nP1/+r+TH1jnEXuQeADud2SNzhUolPEPA6bCIZnVISfX4k3l41QbIcdad+d8e84+mvvCU8XqI
n9jcowDp+51z2BjCNWvA6I2ykhEMk6MgMgpCKX5LclqoZFi6Myz6DhtZkp3gXAHz55U3SwfaFfXy
ftjvLuFBGJdz1lRsED9obfZ7lAd8rfZA54quVgu8q83YuL4+n6z7LiBQSqoP/+DNUuD47pD5ImG8
iGQ7JXGS/1XxIfX6COoR63AtZovToJ7w7DUch0t/nFO3LtoWAjUCyT/6UdZ0k2l2Q2yWucQJQPz6
MUr/vel3/fe0e4F1lIXQMSLxEFV/Dq7DocDR2euVG6gTvmS5lpPi/DSK2U9eJVf68LiozZCbI9JX
4to3SmPjOwsv36nwL2TwpULdY2sN2R3TLSXr99S26ZmuuE4reZ2r41RQeomE4f7IZ5Fz1N2zbShD
2P7l5EFMulErhxZdaif6VCwRss+mt3lndy13gn0DMyUMoV1qy6W7itmikdnjQtp+/i/tNkyyw/kC
AkjfUa3hQeIZ85mhPlFb498pwZg+Md8Jngu04MXBX5L3uRXJy3D2H18JgBIUhS2SJF7VpWjgkxqP
ty6MsNoFpOoESS2e4aqS202xf0oi1afyKyRniu+wA702hHWfMIGXAPQSRkBXwkrS0kEoK/RQijLN
nyetQo8YvqYVOyrJQSf7Rq0BizcEN7Fs17sXgwjuMmTxEbFb/PJpQm9PcA4VYacPHXGAc7jWwk5h
AwQz3OrcdqvRhx9Jql4wOF0PsYU3oZHkWLL7b7A7fbiV9yHRqyPTE6l1QiMPkmmwajp077PameEN
9iu53lHTMGIfGdSFQYE2nZjiM1XQAE2L3t9MgDREIsC3SHRDiLR0hVQZfWq51AnBtJBlvo7+zkXH
iJ/92L8G1URONO8eAR0AVAQ0qnImR1PXbDB5SeTKi2D9Ke1nOvGgqY7ZEb1lbr80CZuMPJP3vGYr
VDAfurSefY1cWv1yhllNG2xP02ZVIj6Psz6z+sKhdLxDmwIG4b8BkOgGNBzrkAgZmFQ80bz/7P+B
qZxEBbMcbM0xTGXg1gH9ksOa4GJQS53SwEgSQ+I4+l8PE0ZGUewk3eSY9eDkZ32G4LkkaIHnla5Y
GpT7IxvqYvEKAitipvQr14USlyGPXSq8acQpW5w/UdvokuxIw8vV1Y3B9wsq43FF0JVbtTFbA73T
gP9o3E8MLquLyvlfIQGsn1TtXRw3lfKGgYvsbStr2uOlc1rhSOvektZmoHVQU16bx2taPUZFw1pB
4jct4f+7fbLQK+88CtcrnjHitLhOIhugg73gqZS4Dm1YHJQ2GdOov27tTVXHfZwBSzamznuWo2Zv
NHYlWpt6Jt9BuWBUV57zVT197NuzCEu2bPMvhOF05hTACsp0ONxUDnRhf0nbTLnTZDJgxpTgXelL
hJOV3S+FOvCwHIzKPdAkLQxJcfbEz9YVcRgoypKiMsrER5jcBfY90vQWw7E3sdFLhQclxZXWZGe5
K3OXlU2r9c1+7mEP1QA5EXCCzjaMICcx0UUFpthHWZ/3fEYV3QEW/z7ZaIXvNwQG3BwqIfkNwlza
GKOnoDeQCaZitBf4izUDAxxGU+PW/oZIwzVm1dfktxFfzPiyLQvZmGHBi4IKHPhgKE8Z4GldpcGt
rbkOutJKONnMXrvxOsbtdVT1/aCY050N08gu7+q3oTSE6bTDzYq474+aPFmZLJqbXjVeBQRV24AZ
u8poPFhIRdQSjIs7yJRpSbonfbvx6OmA6Xl6COsS+LDUCCrEtxNgek564pINlhHxH0Mo1isTqgSn
UhPG4SMoJ39vSI0lT2PxSUihdvEoRXwDhG/BkQaC0THBrGzaUxMJQ7S/Fnq/knkZFjBTRWQga8Am
Hm8lEhWIl5rNUI1tYWGqoKvJbQWZK4ypAAxwKQ8a7cJnL6R+PJONSOo96G8O4k0xjQHRTf5VeDlL
QZweYoLtUGeMG4oPd7x5U6+DUxe9gpVLlw3Bzb7JyDbyWHWzk3gL1u4VAh4ryX+Gi1PbIeHeBBxS
x7vD8uuYGZjj/rYL3Wx2TYVQ7LRUfPPHtiO2PmPbfrgDiA9oEzKoUMhm8yZbo5zLJH6OzDHbhwAI
ZkJCOU9iU8LEO2HnkQ9wxjBN92/N7tY7psSTDg9qscKWtsquSakCqGaqmS5ujlG0eIpzu82PfCAQ
F0bzU1PXzhB3yNP6hY08vNXeCWpxdxU+3GqK5ZLyxDVO4lDwmjFnU0TzM9QdjRrGXJVvaBdOEl35
YM2xiLKR+Siwo8aIEsSf3n0XQsILqX8Tc2MuNdoqfLU3y1dkdK3T5xX7sulPBPI5FGA+F2/M4CdI
IZnWqQF6iWCYgBDSnjM3zkUAsD3DQ5vXldgfT1by/JAcY73I6ZU/s/VphQXxMGsCkJPlSdACZ6+H
MFzfIQn3RyN/x8UDWPQmZnssdpQN6cjyR/Ab3nca0WqE//BT/NzPdNaewBh6WXNnAW5Hujp1NWKm
5pBjOw4FAlqcxRfFB3tPI2Pdmn7OMf0HGW3hq1ZXMkGRfxkgIHqdCDQ1HgDYwD65JBBeXmSPfrkN
Zjr4OK5CAqkY5TDBf0V4/ek9JMDS0c83ayo7Lp1S1GZ1Ug4pNWao1A1nPa/1RnLyHhMPWBxr/U+p
TpC7nOT8lmjXSDa6BM1wQXuNxdP5U0KMSLslxAYBx6+whecl/W7ARIJeaOeZ9zQG5PYm1JvdCMhz
bSABwF6t7fCcCEQHeV69wNz5AuJLnr/vKeKzHdnqP09e/ZERk8whDg9lNL7vforI4ZN9XFmkwWL3
5NnwxGOkQMqkbgB+c5wyhqkH1CYP3BesA7IRVhOVRIVpBb44afmo5WY02beyLv52VUT5pbkQny5Z
Izej6K66hV85GGRcYX/t5yBhxjxI0v2dxJv55lgyAsFDcUjEIMiB43SY3J5b3LOlKtAZd0vQ9P+q
xM0zzPw4A7q+cLkstGnw7I9V8JHvcWL8VUgO/ZyiTiBVBH226waMlmyN62FfvJhMIHjYrUbnT76i
IFg84kQ6IH/mZVufG73hZNo3nif+9nl9hKMcUCUMLokI2pYKNzuoQ1wLnYBmFV464Z7sIpo45PPC
EuJzmXM0KiAboQJbjcvVZmoI8ElBgV9jwhtvAuW8A++Sp/2UnqrtnLC+92lPXUbHD+3fmynEYQhC
fV60NeSJtUat5R8aQ0zL0QtI9OSIz6wEBSH9P5vmAo+G6uq7qNvP4hNdxjvxDvtpRIDkxEvWDyvy
+XoimVOPvFfJJl7wz3TJbptr6JSyw9Fe+bZWLsPY6TpA8zaKo35Ifvb6JvGf2yTHEiIE2lN2pwGM
TEWfY2oGBctKYSHOXWi8I1FLIk79mzDx2dz0SPbVV5c3G68eFUuO/RaVtNzsDZH4VKziqlqxsso7
cniSasldUFxsaW2+YWAy/5ppzW5kEMYX/pTJ0Upgy21yEXS7QSgQaPGYi9/LVcibtWMrqNRIEpng
HNgKDnghKZnzKqfNmWRGdFp1r4oAr2u+m94DnIR8tgiw5wPPlYN5XHjPOsjMM5mEdvx6HFHQO0eS
4qjyuj8Jsfq0uY0KiNgcheXCNEtaLdC2Xhm/o09tJHrGAWxlnv75kjvj+2DoZaQkhERwHMcfoH4Q
RpeB3aDDbjC5PINAkGlQWRyU53AWTm5DVgYmiCnlF5SEsbJju2JrMvkg/ZjfNAYjBDzBANn0zhfW
23sr/p9zqHO52YTZDb8K+l/VcDDC4mOzTW0hfY878lkeov1OKV4Ge4Hk4dCc9aKLuPbOEANx/6r+
W9zv8jteJ225La9CiXLWCGq/+7loLVtE5FoxzIrf53JbZH8/r95biActyNoMbjs+Dp6N5HF0dDuU
GWlPCVZ1rt7aVLWfVxQAQCez+f8dXn/LVGcxdQrHrYny3KobFxCxdkTN562HGO4BcI2kT5ywGipn
V5TeDx/pb23L39IgAfWXgAnlPnNXDqCAVPr+TUJMy80zKa4Rezv1h4Ngoqmz9fAN0wVR8p3Qhh5W
b1Un9fpRQsk5guzeOTmV5q1kyarD/ktGbPlkupCfzvJcCyd6Lr0lEugToegbkVsDJX+pIcDoX3c0
ElfHw2jhHL+ifmKUauUjeb1aIN06IVduPZX4tWTNtcErz2kZkIGuI1D6gqjLQfU5Dar9+XAS3833
DvT29qEp0LacfSgkYSZWAyWiyVstqt9fpUFYOX6ArUi5YXczud8YtTlyQYKTa4NO44iiwU97BQpk
JEmKjW7Td7sVyB6mfGKAIU6/MONY0PGoIEbbyRS32EzOA6Ot2nCcnKowhwU7KiRKenMCvTmzKKQ3
2gRevWp+knB5rF09A56m4cMizbmu5og+yWBpNEaqZ44RqbkuprIvnSM1+X9LarxPG22Rw+2jQNPM
nqs+BS1tbZQyGL4ioIvfEaZ5vvtvxEj2JE09FPHOcd58x7p1fbFTTPQxsc7LOueHfLOuhqrV4DdD
f7J7N3HuzMMUjHPu38Xv2iuAp8Cr3c4hNUdNXWKCxd0DtPuunDppkDXExrwPkxjnleBlny3hVE4W
1QKF7A6gxdLfYxbRK6lTul3/yrdBsWHrt7IPTqwR9gG5IJQrgcuxIDhiLcPSIL6HDOV8p2oCH8l7
2Oy4QHtmL73K+OKI7i+8QTSz0ltNMmbPHC1i7i9+9CCRKwi3pM7GXLegAyokbfL30cJI1qJvdrQb
nGr9Ia7FIkWiTdQgBuc0qpPsBurHgpB89tCc1QcNlp8U4GOI/GiCes4VDvFSFU9E3vOrr2MHCjRO
QGQAtNkeaL1iDIPkXJwvk3SEIOG4fZRiJsJgMpg7u2nGHh6PItWo7te2zVnorovq03uYi1Tx8EOk
Pr/ubDhNd7iLj7GuJgqCSZOwK3HXESv16Q4aN/hr3n4DkRShkbrl/ibfoXE0WM+Vnjdz+jjlgtmu
4fhjn7VfGWuW0UhGoDzqE+YirPDPSk/wTr+OGH3xBcvVPJ+pKQRXQtgFXsQW2ZocnnUpNzqnY+ej
GAdTb+HZG5K4wFmi/HbiZL1Bnhaxqm0ewjGhXgvcgjzQ4uOOvg10g94dDGpS4BnAqpYXV045Ywgg
KVnvOH9MpbLBLnWcBr8UdTd+Z2LL9MHU8eyjq7C8jVSNCDiQIG5iLK0GRdgFdQ1Dp5PWW61DBQb5
X71MCe8tL84e3sW2ub4O0LrdQHFNl0Z3lxsWNY5qSFg0jGstF0hLL3EDsfYh2ranF2YDpE4sOnDT
DlBZpJENWMB5lej89rmstId4zHnd8Gqg2BkB34TOhwYCJ52nVtwzwrgST4tGOroRXBwmFOtfrCYg
93fqs3CNavQNYD/IL6NoznoI3o1MHsYkK3z45CK0H5cvSJDqPtYqkSKBn65xy5c6QWKYPFfThL8o
Rq92YOp8tAXIb1YQALDqYJSkUs60F8CKgvUMu6H1lIKpQ3u7jRerrqX74gKTE50hq0KMkWsVzQKS
9m1qkZc4/BIREb8TARcZGswuSw32ZJyg7lg4T9VLtzU0b9YgBCAeSrjJYHWSWGwHlNW08KF1oCri
gk2aeD10xPhWoPSp0CUwKapxYFOdo+BU/PgInmEYRvVhHL/dk6d1N0lxbMq6A2DEp6uEFURsQfbw
D5HvjG1TG4nRyvMW9fZft8kwPj7rOpTJDnXqTrHkbyo03QOUfggd1ArjGLNm/30tP1AdRSiXkohF
277vTGoPt48Rv+yyTH5XcJ9P/Mom9eUY/rNp1kPIhVIncOM66a/iAdtmjfih6yHoFhPLM5PgzNQI
hH84vY0PoHDRg1FPnqARsAT9ShIGEqxzh3e2HdKm7ts5wsYlVNJ+tndH2oF3yJBJ+TyI1M+zr57V
57f2AAw+G7ymju53C9i6i7rYpvVxaDqSCu0AeZ6zAYDZuwqhPAmJXQb7Vpi0ValD4c4ecuRPJcm+
Hssf+VBD/IcvJBsw0HU2BTb9VCLpMg3riWCqSDlyGDZgvqGtFLprCBZS2JyvPqyr07wDFK3bLq8Y
vk/p5QdR4nJnybfNcG5lJM8ckGg84yUCTc30CqOnITwo47nMcwRvQLDFMulx9CdrGtgZk9AoFM9M
MBTRBACI+9ndM9l8UFX4A7WQpDy9aEh0Y9PpBiHHXCc7ETBM0J7V8D0p1QeZfSWgALis7ZmRms+P
LjQS10of3jcvb/zYUKLwx8/5DKKzoIdprKE6iq6jTUIW91zAn4iCXeE4YDViffZhqu+MoQP+IjgT
aM6dCLb6TCKG6vYNN4poy/m1IOVQ1IgIlmaiRQ9PwRxGWZP7A1slfDdT7xmez2up/YlCw0eUk7HT
2cBIkWN18CAAGx3QFp83uHCs+Ouco94jnI6MAOBGlUCxi2wSCoM3eOZtrnu3CIhU+mni3AO2BWgv
IDJk/vetPkvMRncJROBUW+BTbBFVbvW3ML1DH6NqP1MgxJdYb6FpX1Eqp58p96fQ8ALqOQFk0OEI
FwEltzlmtnd1jGvmjP9fmo0SPuhac6aeZORC2rbtpoPiKQDN+GxSiSC6YZSkgnOaeh9ZSyBGXzSy
AEDxD2Owkcp2crNc1EEHTxDS1qvRSOAYIymsCAdTb4hZ4EnvzaipQt8wgtVkprTcKyJCnh+7EFcz
6jN/Um9gAU4obrvLVM0M9t/3t1U/Rs5VnXvikUVTzgB4qlrUBCsaPLTWILyRmBJxUD2cX3Ezoz3Q
Liqp7vrbEbY6hGVZrADEP29AG2NaTcUr0bpyfQ3wieCWPzkPr1TsRp4CUmfWA4j+yYCaHZIUWNvH
F9F1E5TM94m7VOJH9MDaTjQkvWyJbmVPxrrz7rlj1wdYMxq+MbrKIsNWb2veAErQwZ7w4cFHM2wB
e8U4EGiPC4RwTAHBs3rZyaYmlFA2arMKMu42NbdgycRdgtdCDzKtT+f4MAzAtsN6LFdLAUjIissU
rOO37ACV1KqBG4C44rOseTy6S4IPQCUwuXhA/T1msJZlwih1w0S2Gona2WgXU1WQ+EkUJmR55KRr
OK2UnSn49zZu3jVM6Ptq4BA+Etj0wa3eRihuz/tYjpNjH+RVlaUKCI2c4BFJ2/ZvYaKBc7f3yF/d
eeD7uVyIFQRb2/drkiZYOwytjvLl19dACc7XdBXNkW10A7jxmMaUVAHuDpPOLbTjVX0Xycox8KIE
90S5T97jACSKCxcKYjteYR7CGGZOlSqn2IxSDqYrSbi/obAnHTYjUqEpofcCPmUGj84LFHgRoy9b
c/tEn4ddDFIdEmp2Lt2P8draDuOwY3C73zStctQLvR43sRCXBAfnm7APoxfgP7pyLqBa0NS+OnP5
FkyVB43A9KbJraftwvnNvyPCv6L3JQ2bApnTvSSMHlynuUp0L0/UKasGs8RD43VM1eIaE3utrFok
LKETFCl4hUzLGBhixiihdtlnS7v7fCxYAq5VrMzlFXDHEVbnKQj9oJL1G+CHlK8DPu9wJdk8xDd1
ErMoXNnpgY56DeG5gPzl4F1++sFBv5pH0fAMub9W1PEdd6/UC6M45MVYm2qXUK4P66p+xu/uCxP3
cGeMJMSgEyVSOwQgYtBeW0sop/kTcSE1W438DmwLYaRfkLqhzUyFKKYqZ9U+egelj8neYDurjnlq
ME+AL5ocQg4ueevIiqfH7yPDoeBX2Yqn+3fDMfZrkFWTY6hTPAifTqh3HaLhAQHMX1PvKmb1nUXh
MES0QOZwRyoYGz3BsK7H5a+0+WXFuJ9CxKQNpZ5RpytiPTWkN16n3iMGexw4kDrT7Ob2b219uvji
tWcsL/vSWtIqAnKLKBq1M9YUE8O5s+gAlT/dgo418EWsGx93OwNbS/kLUkh8dOhiddsN1md3/bsZ
gCiE32Z4D4YwND9EvZxYthl0689aCNEmul/aQdBt9o63UK8CFr9SCIwskkjTO56mgTuwz4I9/pd9
Lh+Mi4vLbV2da8CeYRe6ICkCHHvuN/gEdueR3FgshpxWqfob7nR1YBm7hSBPSObds+KnaOG7y8Xu
bL9Ze7pYUEJ7xI3psHJ1If+PJ/STDqI1L2vrgvIyW88C60waK3/d2e6IUteacNRspPF7tjHCdhtT
zvsuz+ACQtkDxWBd/PIAgb1IohleEXusXQKzCWLPg2Iwg7xCFGFo43gstxomMYIqKDxBm0hxpS2k
BOjjf/jDeSfd5g3LJiEgd5wCvOXRUck6FD1St0DQHr4KN5GRUX9RhIW2Ltq3M3LsPiOiIcrzia8x
qyJqRJUf8Jc4DanSHLwwf7v8k0wmsEGmiNwZKNSQt0IVUhsvdKh70qekOd7rUoU9h67gQUB1SaY6
dxZyaaXa67QzvNjZTY3HCUgwru4A4NXrkEHFOfEgP9skA9yUH41tlphxXMOxQn/tJ4kZt9C/vn6U
QwDuZbt8y7fEBPKsZi0yFErJGwLgbCp/hT8aNzi1wgBehRR7WM0BJnYmOvc6TS/+7ec1P/s1L9ZV
OIxgIp/lOr4LPyym2+idtQ8OCi2f4k3BXN09jQnbZfT3CgLCK3gISqt3LVZqbOI3tB6V1pad6haO
BotbftJe7bfwq0Rxyn546xWatIZdRqGCi421onpRl8XLtMIP3sWMwEbElYD/c2f76aW5VY53a5Nv
AP/f2X5NtgrZx0LqEiy883iHbaBujCqger2HNL1vsXaGAq4/eaC2J/M2bXPwvA1XA6s2YXWIYh3R
DVj3Kt3sNFYFrEzSz0Dm6CBUri7oH37Fa+o8RxbAN/27RY9OCNEkuxDWtVjlO5CUMam8+fJ/jFaS
IAHmFhl8Ta8+jUNHyZZ88S63XRPq2js4Q62L2UNijGuotwPk/EDIYE3GYzpwevpN9mqnrLIFQ8rr
/BBzzng4vhfbfuS8vDlpW+jwP8qGEj1RTf0H9pl+mb3gmQi1mtMmXb1DiKcK0A/BDFMBolUuR/eM
Z9rdcP5kvBDx3RAmVfmN9f9AI5JlPTZ8q2QQS3oWlXO0xxnDh83/Q3E1OU6wJIdhxWVDGHBazV0l
SoZ1QPOEujB3j4W0kKBHmo14zGR5wmxYs+eSuNr/moHwFzOezpoaYk84dl1EOrf1iQ5/koXqdmzk
+EYHgkTWqaeQrX7MMJH6bbWN8ySnWnnEx4faBZx3v7j816dbLG3ahfoaJrVv7SuU6xEQ4HViFlUB
33ZpCLRLCH3jg+41Q4zUWkeYyJq2tHrUnHsFaRk7HEaJeo9vpp1stlv3T7d/JAQ9/x9Oiuq+rOwM
FrcLYp0p+GD69a6umBUkG6b3BnmJuJMBAsxbwwTsYH3h34PtZzSKYWkto//6Kj2htCzSunmtlSZX
egnaJjN+tV7MVQBJ4S8EsQne/srJCwUr2FTO4WYI6h4T0UUO7NngYK/LYzUfZQvXtjP7tqCP3mEE
TxhhNyRaL+yPlCQLsvARLrGt0F4gPzoqz20bUVhFmzHEeSEIatLK+ji7/PHXnjvIVbKWspxiB34q
TuOwd/1FEHiYPOL51zwgeGHanvgVsZZ9KHlkpiwj5urOUcaOUixUrlKrIt+q+B5co8X2J7klAmeU
EVK5ez9UTjsuCDeKy2dCTtGot+vr4izDU7Mp+ibeZbH8TZhuC9wa6AGe5HXoZ8o2CoXuP5GvtVQz
X8ZODP/ITZNVPR/m6GUdE1+rVZzsbWW9ldRjaKnqYJeY48Et/ECVVMgUJLaG8/xIKkgNr/iGX8Q5
2elQYtQ9YyvE+c0kQdd7PBe6ihn+0QpLMNPI5aL8eHulg0f05Txpg4oocf4BuJ+kxtHJYq7XhX/7
fjv6BPRALSE6YKS5jWPNBJ1mB0h0r2pxTVmIB+yjU0B5il6bGb2nn5clI6CqL6CNyXinsH6x/mMD
A1scV36iXIZRY0b73l8EK1KX69hFGGv0IKSxnYDG1Ij45DKRWAQT6inBQ7DQlcfjhvIofiNHvT3u
Basm7oHtCwu3kiVIlASj1qrixR/YDajlaPToO8VMqL+2uE/Gm5FqWGzeGgCHEjMV5z0rYs0DqkOz
QgyXq4s5Y+zbOg3x6OSn3PduMeZ57f4Q+z96uoLqswvlw58VzaDK6qFZ3313X8cCmHpy4MWu48pt
G401xLzP63+PO42lFFMfZ8NZccZtLv0wY0MtGpT7tRY2OYeaWyjW3MhwuoBz9tyUsR7CDO9jcXZV
fTvBbwtAikuxZJPLFqFOJC6URzYAoLbl1ZIvjwt4401xM3tde2fmC6vr5oFNp8Di9No61qd3plKY
ZwOLywzP/WOFlTFPQZY9KQOZ1fKpN24vRqubFqJi1zFSnheoQmljds4qCQEgWKjpVffPeoUpB71G
oRzmeTC8k1HLX1Isf9ZQRkNjmLJu4SJoHd4rj9MdaKqhRN+ntWtjU61WxiIKnd597awHKa/z/rzD
LmcApHr+Jb2seZovYpTZfSc+oDs6Pk/AoHLePeid0HwjhTL5Ui2xFNPzPNjVrvnrPFmbJKgZFBeA
39ZXwhzhMCNRGk6QjA2RhAXznYXNuRx5y9G99GfJIXnzGa3EmTIrkD9u73zQrve5EXU8QpdPmmSN
oiQWWy3TaU9t/6gscPQpjVEXPJoMrjVMCq6ipO+DBe1lenwRz92teXawmMrqf3k0FP820WWACE/w
vIEeZM/gEssZcedT1K+vM/xevaZLaeO7ZEAuxeKoFmLpNXTEK6zPnIurqHTQFcRKpRvkjx6dCjf9
5DWYmOlagpfLC5v8tnLonIJNM/rPP78QivFb+bHXra4akmeKFimYsIFjJdpaSlHeyMby8ZhtThwd
sxNL+4mmhahVKAQoqzRF5/gH2xHT5cZFuGOB4cW3ULSFsER31m7JunTf16pzcBXt8b18Ro05LXm6
/0rdNKAhwhL47YuR4Mn+qrFqemcy7I5J366B6RK3aTCe20nGboKpl0+o4HmW8fZuTRU/JOlcnrEe
h2PyaJhQKDHMnm78td6rz/q592nYqPH696XW6sWR3+LaLGIrBtDa40TyGcg3SGWn0bx5/nfIn9Mz
tw+tbeSV5H9WTjABS1PgAu1y7AvfSzLiW5yfqcPqQg4f3tI6lXxyDTR7m3VIU2aebmeVnlTzTTb8
40RNNBgXvSmyoCj7Ggamsj7YXkKITIxP7EPsXmfV53Lsqwlaolnqu6SfYFLYpSe6QpUhTCRepa2M
MAJ+o/iM00gTCb7ThXfIU6SxO/J9wdFGRLStTJ0Tb93c3mxV5IWJ+qV1Dh8not5RyEqJMtxyGlnt
yMRuiANDCMDNQvz11dz7DJ2VAls9BbnczsGuzJ33RaogCypdxxXD4FkzSSgnFfIfoYPwVtkCLHfU
ulPAmE8K+4/EnqOyM9iNFvoX+2rWzRjMbzloq/X5EuQ3teH1GnNfM3qkw2lUiVnJsdbhxx0AjIn3
qMJrDPTdzIBYX9qog6rUuf/OqZ3gPX7d9Rfwa9JM4V0hfksiVq39msVvcaIkQJkGgo1MD9+9Ax87
RbEq4uG1fcqvNK9JMMSG8Bt+8Lu+w8CcejG4XkKMTmkdCmMfz9toRQxr2g66I+tzk5UrOYUFSf9m
BKYLO7lc+Z9llwTIRJTHgRmpsfs7MoxOBWUlE0dvyrgl2dkuKVUZ5NkbzWCDmG5EMrqjXZqdCKtG
OBFgIqJJflKettUMI7I4hFtZinQR86Sgz7ZnM1yWkn5wAWEybsj2cNVDva7OGZUQDqj0J9kQwINS
aO782fwQh5QKQSoore/jOHcQwaLTnSsj2XSYvnUlCCX16tYTKK7tfwvBnLxrxanKOH6m9zIQVe+w
jCPav7iT1nKmqXDzzBQ0gXzNAlJbQfSmDd7s02J5dGHREkqAIBGrsAcILFpg27NhdgKvneQMMLDQ
6W3KPWLcm+W9cHauXC1r4fLjkFTsIg1FmIqQbvW81edeSM2CxVxf01/35FoJ83E7zjKGTGzWrJ5/
ZJ6w/2nOUxknv2dIS0Jc7zMhExBQtzqYqArUcO1QvjxGxPbyecViergslw9cizqm19sbieMupFBo
RUiI765p2hRofh756gVocpIiNbYnZkruGl42LVwu6i0EGWchbet2vhZycdziQeu4S8RamN694EhO
gB2FTYWe6bfw9rARIP5kkaXHj+thtw6ZScd2H4JWGtn2pVvXDbMu/OSNTjA4DJtPNgiUDiymZMTx
uhRlX5w7w/PtoXJ4pIu0yhht1EWLrx5Y1mGRMDxGcXxyUBx32BzEmUoaAmXIB+nwOB0Cjyg3BEJV
TuTYvSk1YSa+kzW9sg5dWLkjrpGsbZvRZfrCR0UdYl7rmQJMfYfSDtOSuKggGIrbNy2p16Qx1JqC
LNXgDLHgzaiaM9WnoUo6gN/UxAkdKF+WBbyOh7q7dszTojvz8OtqWLqT2zUnZgJoMIw9y0elvVjY
lxnxW1SHeKdD48Z2Eh8NoaKkwrRDpepUNnQEbWHWFJRh8RRBO3EECiTmRz3hnPRgIZ5/ldylNBQj
Pbrz7EiqidCZGX7fbLxkJj6lpd6zHkXFYfwQ7CTF0prrQt0nK+sF24dr3LhjVsAmcwjag63mHr8V
dvZb50CiblSKNbTrDi4DXs9bXew6cGteBBs0KKQTKLM5WoDPZDfMQmgOB8wzYBpmuIstfdsJPn5h
NVMnKT4XlIYGNI0inBEyrRo7kQWdkTWNsa5yiW0Bi4WGVW4FDoXilOyoNLEfzz8Y5trHU2gaLo7S
v1xauHYQpEEEgv3JqwFMSuhLlWo+8LFhCoKYzM81AuxzbcAj79YlF+stIR/FRpbvOcH2GnOGOWxy
i4SFk0Ip6j8eBEx9Xjd1f31LHe3SXAnNX/pyYHDvjKyMYEWHQBVpFTvmlnQL6uHJhmLG4h7X1l7F
HqXhj5fc9mNKZobShT5hNG7QgSt6urPdQYZM8UBJtvNYyoLdR5MuMIdTsLht0r6vuyKPkpYiQH0D
adl2rfp+MtQT02/kZxFyC9z4bnUTrytC7SDQN7mcVhpmxmk7VHJAUnzZ4X6o/b7L6kzAzGm7dB5q
GbEXnAszoZJt5R8hzMYod/OzUxpPz1P0Zp8Nd23jy3RHn3X0u7ET0cTwB0SNfB2NseYko+TTg6qh
/aRS74BzqLiBaHXkKZVkOCTDwCSxRrTRgkfoU1PUmrZ3gDCOesuKIvPN7iOHxHtEjEbsh2l7mQ8C
vvjU+FJrLq/nRR1A/7pCjFobHIr9u7P9iD+jWij0qRQGoSkG9aObjXc3ot6hKrhwOb04dvH3TskM
PgcyT2sOgcCyAYjTabLVAntTvYov05wAlJekZL+2L6fB2F5sb9Bw4SCgYazcBhvZZfFb5gMBaLA4
yXeP3JnhpeKiWYYCkoeBldG5K8XSJkESm4fMPIffNud4c8jKNhFR4E/gdSoh7s8AwHgL2sqcW0Hf
BaEKdXS5xjy57WIkgsZvz/ONApEtyI8xa0fR2y8FVtsTxY1k4ytKQz9D7lIN1gZvke0ioHsey04s
5uRVOov/SmY0O3mfBTKSt4rqDAkdNeTJ2zy0im9//+UW/TPzA6pLZHUGa1fKC3ag28PN2nh4lg/9
rLGH2lbEDZEJ7mh7bOOPxCvMbBNMMty4yTGdGq6+rctLubjXWvObb8MZF4aqYUAwkNpiN4x4P9Sq
whRj0otRCO88ZhqrZGLgByDbVUGanfADDsEs2mgQhfPA9kZ2WLdYpHlbQpRT8MSquXSR8zunLtWK
AR8ofKbAS1Ibkj8Y8t60H0SkfjSqQQlm1vU24vBbj/o0mQ5liFFBILOukomlIdjl6FWfUWJc2OEX
6Nv2y1eYNqj2sou7/qcb5qkWoyqnPFXt9y3KYsgJbnMrwB0u1qYnD11os4X6GE+KaIDvQD2JODX/
OKDMiv5OvNvZIPH7S2YDmn0C/xEvGly5pUUdK0Kk6KWecRsGHL8yx5VDgNkXMXZCbTgaB93Yx8kO
4djFg6FaGThMlO6JW6wSnfR3xL6TSiP7wUn/oOybEo+I3gm1capGF2AfH/noPWnKoAhnqhZuq58t
AtDQoih41nF8gr8dd3LEdvxMns7kWJ0cMyemc1vqF0qXkLNgXCZV1QxFi13e+o2wQG+lbCdPZ72R
Fwb74Pw/lKNza/Sr8tiy+DGWIXTjuhn4xzXZ/Sf2XUXUix64+HZpkfdJJ9trHDeylTmgeC2EkdXx
AJvSwZCOZ4JdhmMrx8EqXUNrnv5R98ubXHh1h1gnqjI1ijMHQy9xtrQHufRMpExfTgaaLlngtHQg
PxglHoG6mWTnyIiXIOqdCOTr+kHxea59sQ7CkQv2W/bMHvZO+UjYZNXhHQsbsaGvGTF/hEL9Co6C
ogobQ7BZGVcWWPzGSp/fht9GEOyELsQeiCLbcEy31/fkmo7TgLR9mo39ZeD9DKfFi9PXXecVXcrR
poWOuSNXS1ua+UQtC4un4PaSb28MAAbz7LsUKRa4PHUKM6qgJf4G7pt4UhsXnj/yb0S5I8VsyEAz
kC49LnBtG8CbuGJkb9QMKepQzhvyVIx1zwWHpWQqOqPijhYEIVMMGdMEBpLMCPWO4GHhgsz/dyn/
abmgsqP9+yaNUzmXvEr8HYSFcdWWP4haMdQRP00SU4reAFkCaLT6oYXvsvuViZvHba3bDWOrFeJc
f+6ZvzFiJSYW93BgyC1j/LCvIxkjN7QWICr02+luAgGerJWWUPzB6WPxneU+5jhtgzJF3Y7z8W/l
RK3Er0nM+6No81ONLkzZrUxTiVPVO0/9CtcfnnfX4rDuIJB4nfRbi8DdZSqfEbkO9VF/hafWqcJh
yoPA2Z+TiQYE4eNKozCHNtaN15/XtxHDRxWRb4znGw/cCPiSSRQ2vKs79bRPlPDIIGyz0oRmctW5
ZQaJHy2Rlp4uNdU4JiM6nMeIQPFP2f0nLc/VuFv0h1ehopcUwUlngmc/2/g3cOQJr2nkwH24amfl
dy6BjhnoSegFaWzEn4ZyX6eFfeHaoYuUtnDzzhxWF+eiS0aV2y38+OE+DXrCXhqHZqAAdr0IM1Y8
0b1TrhuP7EIDFOOpZH68MnXffCPSCzYCjmItwLLrYmywCAg3fsGKXzIYx9KPNSPht+cmmn/A0HJi
dirhSqsQJjLDlVxUSsElJ9qZTZv7HMpmKs/+dP6itIEVkarwLvdnAUX+tyWO272z0V3Fqa+h7ABD
xsLj84aMUDhV7VeJjK29ctiizQBimCahHZ9PDTEJoHNim7Sfrl7gOIyagHx3yL82ivgVOP/jOGzC
R6M+DTYb6W8+IISwICS2+/KwxKR8pRXhWFtoAO9GckG2ePEt5Z3LyxDslBMOu2CTZrA8UX8ljxot
rZLFQBjUjVR30h4e6UUxn9oQStC33rV8uS0dTRp4GrrXfZoGC52YvytpPoXt2VvwsAULni213GkR
ilWhj3avX9f8QYJYyMyJhTxCURqNFqZew9jzh/DET8DXVjBpBGS2X6zZm9KY88OivJH5kuP5lJf/
OBgr8QjGC4ZBDBCEh9zEy870ufUBZUxbJq1Sp0Dw2hgdgSKHEsj1p46lPz9KrflvG6ttY5ZFEG9r
nN0G/AAw11uEc8+E68HmzW66R7Dj7lQdBt6kEEI0zR+uhgb76ZXGIKDrRDnsihY6oHr2J+jkaJzd
UWl7Rt9/OaIgV9blXZE3sumRWU0ad2sfSLOac4agkJ+2EB0Fgs98jjx3A6MySfxuY8V8owR6moPV
Dfq1R9TNimek66fx5TupW6v0j42BtjOI6MDAWfOJ3Pmzo/BEKNzh3IECV8rbBTjtHbsfwNM9JKvl
5mCEDfrsOolS34pETDNOeexphk7/t5c0mcAVHVgNRJsO9qITHUCNcvwVflsst0ZJs/NYjbUAuGAs
mpE5dHJw1miW+5eN+tMdUetYycjCP8mh+dKd4xo1P7slPM7uUz64pgu5E5WCMbF0LcIICGTBnGat
QW6F7iE/cvwezaoHtINhLSYiHlMhJcjp2gXwdsv4MWZGML44UMYCPbzuacBVRE8+afdDo4KPFP+e
Hd00DjAq4dJpNZEq/HyrRAABfHUm1fTiuyJDKPgiwzy1n8wCdezqSOfgsmIbZALTuuJ30M3W/lVd
RqhZXsMlkRTGCtbcfjN3mH+xXei9q3lQoupNw672sufHzcgM2cQ6L8isgY58LeaNf3b0IJQQDYDe
YjVGcL4s+etbRAamHEPAVZTixa0k2jIMdoeixc51MAJlurbgVO8O0dcJQsZnvUOhXnJ6m9NgETUB
EAmyPGHCRssl3Ksz/0D9MqCcTEVh7FQ5zA6wH3GUKilY4+0PF5GyB5IxVoWbb1EjTKWXDDy0LVsA
/YKNZQL6snhoGajHs6qyFLtWAkqb5Ll01g4KZwFIVNUDBdNuVHqFjQ+7m9vCkiJU4uau3M7QYLLE
9oxN/kJFCC6bTMsBE4J7cr9YtSCqwDcgSyA9XsZU7ituv8pcely8tRNd3heTgUg8CHlwJqg/utrA
2X7y7AUfmbTKdC0oU2Jo+BPSf9vHbxrBE/yol4VUKd/koOK4avAauctTdJE0UDztLDLiOQxtWBeD
sjYAw4IBbkr2Uy6QgoilW9sXjr0dKIdmpYWtalsSXgvIWYiaT6H06KxRgWA8Bjoz9kktinBDONhJ
VCWRs694zovaj16FxKUoqL623jgHYYWcurz57FkJohJZLxq4dXGkJcYOmQO3ZEaRcdgBcDGSq0wD
U7aKDk5K2E1/ovqBt4zmIza7L054hXmhQLPdhEuW/CFBCjfblZH1wrMJvDLCOmWXUMB6tFlRgeIP
ANG0kFf37SNX4gzpjSVPM/3uJmVY7Dl/TP3NHPQClvw+yS6q02vXQGzFA1g2lUdDzdvOoovGrRvs
/IsEXQ/7eMdbjF7SEWh2D5WAYKajc7xgUQPoerdu2UhOAu9VMvMLGrvKGcX3bGG9FHX0t/4eGBf/
EOVjOe6AtESKc65C+vc5+myH4FR2OHoSEjvdxCnyn3hnjycvf8wKt+UAme3M6B0H8UuP63n6NYDH
2FysTrXWaKVVYQ/jgt3KOaW7fh07rRIR9CtweQysTw2RDBASaqRy46siU8tz/JssD7DIbSz6kUER
dAFxpMgKhLn58S4GeHvpzgj7fzfMqFSqg+z7aLnqV+E/CaaxGZopjBiAo3QW2dE0nkvKQgge8lar
OivAm3FBrfN8KibTlgR0YiXhZ0qNvKphoIKTO8IXCRuvdn9yf5HIkr/QPndP+g21PlINK1mTt4lz
M2vm1gHcnuoKqfogBVkKmfAghy8weUBCexKySSkkUEUOWbKwG32A9Uj9tX91yFO15+YWGwE8fwOx
z74IAXyNZYj29TdJLCkK+6CdSLesq+oS8Zbh/kGVzi5OCdL20MiuqU5Q0gYKOkuCA0z4rNDjO5U4
daODBC4iKaIHpEd/TOuDeyh+hRE5XXPEj4gykdQUbVxG2JvW8QoepFlqD9ZGXWEHOxhHOt1JPeBl
lxcEYdY02qyR6FFOFjmYEo4iGgqHxND0jrc6H1uRtFmp+Rr1o/ZRR4E8q4Y0k65IxsWMylYf9mMf
TNrLU5zlk+LB0OYRfgugVOrkst5I2HtXsyvUF+s97S2jtfg3i1C/zRr10OuGzU16nBCFtoYhKcGR
Jt2fBY/t5VEM1iNf8LeQzPh5EDq+6lZRyUMe6MO7AvZ9fxUjRzggVFWVkHqKhktUWwESQiOtpWWF
qz2ArsC6wZm5c+Ke4VfzmiEdg8SaYviSiCfJ4CnXBFgPaXeyShBMemFqXz9UJKeAvxHAu5Gq8bUM
vvc24RB0aMZLV2ql1X1riQTXG+pTGrF9RfyOQtjCeyH6j9VKfdbYhj098ZdrmFgI33AsZ8HDWrca
XBPNQWxWq8tjrwgXLc0rY8GOj02xSGGO7wio07bC0DUWXnbHLyVWyl71arb287OY/Nnzvu++elfj
mbc4uDMSOjLLgoTLw62yna5Ks0gozoHXXitlktW60V9P0kFsNW/7WBKIqN0nTy1i2XE0J9oF343y
+0BQ4BfGsC8S/A11RFL09d5nrORvcwPHfaGPeJ3zg2SoYJDRcwtxdC6iLGjqwU7lx5Ns6UlxpcV3
HoL1Hw1hvk7aRoQCTqNLAOrhdzwYNygBUZdE+ENgZJgSDeqLJoYvDV1qux7lYmeOvYVWO0kneKkh
z+MC1ZkA3u3rH++uN0h/xr3e8U1Hu/2f/f/wfu5jEyrLrUcQatKqJN5QbJJ0F5OOqV7wRC3A5NOJ
UqBc5IIUX0flZThXe6USpoej5n9AeuBYUmO2EItpa6j3KpAV/h+hhxkor9ynYzP3RlkIvYztr/if
87oA0Poxe1XNGxVsfSzUV72FmG2X2Y/Lpck0oc60KaqVpNh5iyMxxLubyiiDkiQSS/cuViklcHAy
zqH5apZQGhW/SSraVAwmZFT92N5M3XeuGcFlMGT+j+HYaiIO42XKMO8jQTOczsYLnFZmnR+DAN/0
bVvJU5+KMmuvGYbL9Mud/Hhym3Z965E6JAOFt3U3hQC/Emasm7vlIY+F2LMToNSru3dYHtArli+z
/Z1kcAhpyu+DiwMEHFoipzC3+qDA8SRvDo2H7wN7UBiCQ+YGeYGCXPQ2Q6YdbmyxLtxJsvcrI19g
87fjHTB4t3BQIf712yg/vw/IRzds4YbXxx6uKjnClVFUVUk0H51QwXufDK1gw5ORPqjODH4k5ICo
VZpivjpgVd8LAZcRqdq6JLaSsDW9TptpeZJ3vPPYRwYBQMUt8dPFdBg6J8xrdW0Vc7vMXtmfePCW
wGf/ldfCahgQO2NdVovGNq5fURQtY8BbXZ6UEzeZtsn7ADye3nBrDz57P4AyhwPYTSQu9147XOUr
/ZSR3vQkf87M3MS4gk5Xk5/OMLEWc9307aPIQ9D+CN/2ckcsl3yQNB6zMQcUs+EH1Nqb2J6QLNLZ
G592MoIwu4BfF3bd/5nL+CQkZONmHOU5hh3XuDvA2TfHAQNSVhCTY+Xn3S2JYG/fRbDJgmuTcO9t
vdUsx1JP0FxOY8OjM3v+cMPUYGrdSx/xqcc7OjfeIP4KwDCeFyMxJ1CcWXe99ZmHs28205YSiYaB
EjF4ssPpTvU8GQyaOXbtXtkfMCpx+oSjyYqlIkDceeYwuqiosd/2bwxWUT0/n6y8V+SWu19psRxo
IMKvOHpWQkDElAacagNSkK/DGISsjjHfAXB+605qe0Yl1voMWvhPGIDPv7ScXIO+nxWvlmXWtzve
pSHSrwsI20zWxtlp6JYcXOM+TPY8sQJnhiFI2sbsGvUwxAkeNQGJfMMrg85vvQagWdUoCTaqYHvu
OS0aHGWz7f9su190CYUtzaAMreOmqivaUQZoQuVS6S9r4eg05UzMt6lZRbcYa7lSajGlbW7LtbqU
++i+MQWAx3yNCcGNgfsviqjCRAHJmoKjZbM/hUs2F3jKuOGt2Se4TS8WVfwvVHLBcISRH5IImr7H
JGOR1TrS3DTlKWJ7zMw37FyhsDsQeuyT4Zmo8zIk/g6xkfvQNFuZLbUEtbkDdC2eaDJLpEG1dbre
fPY0F3SnYEtWXs0AImkYlIaoCuI6MQN4zPs+nq6OaLaSOb/In8MeZrGt/Xhma4MlcI0eTHtI2b80
Wx6JUzM2rL7b6/+aUPNtQZQE/YhelSz9RuC0dkpfzV1tA9VpKuxFVS1cwlVG6Wi9hnaR2At6+MPK
B39zBfQKAwI+c7+iYtRQLlASyDDVH8lGgkWJwAOqo+7qrJVZntEF6cvlahCcjvGNYBYSF5Ln1QAQ
gZRtOCAZ6Xu40fzdxge/cfuohvxSaHnUfbanzDzBhA5TcbhYTEHl2/6k6EXPBXxHW/g/zUG59zTU
KsddjvSKjbvRop9E/ydGbszhyx2Z80K8RU1qTfiUa1YqtqJGTtTU7XndbwZROOlXm8rlOt9+MRYL
+M8a1bdS4Pcs933qOOgh9yFDRRIXoUJ2PLIdPPhi72l8ZcpwB0STDFUp8ymQePSQ31drgJUesiuW
6jSh01FyS9xvJ0vYeLdAxiNRQsidqjFSLl8NJuQZX1gsJlngJ0COvSIN5/AAR0BgXc+dcGVO0wq6
N/Vf34XAp1H5QU9mx+qZFXKcYmRMNT9EHIkDAkyEgYgqEAj32CCcvy9E1nlrwlTh4eiuRzamftRX
gpy+bg15r0xpnTCggGGNKrhIaIxNhLo0zi218caMU98ftwpw0b4Ov98ZB8Jq3LnIyeWIzg5yeYIJ
ffMsZ91zbE4HDF3RuP/0a9kzd5v7BPlbbg3r4DRByUsoZQt6KfQDHMa9CCq/N3K5/MoNF1DaRk+4
UX8jYDIDoKeYLb2kUSjjvcT3d0ypNTKQTrVRDNNBZnKvAFNCJsCGkEujKORPOo42R4+fsKoXGbmD
rjrK7/0gWiFmMRO5YIQCS5qcwjCJceWKEPguVwNa4iqCupWSP/Vg1WEk8By3AAH/0K4U47qNNCtX
XQgE5i8jmYLXc7mhCxnYYzYN3S04UR1DZomTVKQ6tdRm7sQ65jgJ+o6/smCrpM9YY7ekGJSJ0CMQ
h0bKwRqTme6AgJAxYhOb7S2pPAYZ12uqe31qD41xluy9mbDdEhdhx+wghZR0TZb6rTjKj0TiNcV2
aR3LYfxxKGhaYiJyyiArjcqXAH8l/dMOMo9CgAPLkYYdeBagfZIwcwrOJNBLd5mUmsG+eU+h31yA
JHO2TQ+5vSrXLvftiWRE+YeKSJpV7KUcfD/53/ql0XscSvEQvQWbC+L47fe2XTDYL2becDWEQDXT
M/ctBVoXaBAEsuCgTHrwFmyh5fN7FNTZuFIuu07syMrv7AL+z3Lzf9ASUr8CbV92qt7FkpLa3qA8
5RYbg/S9dIjBIeiEIk+gj/ddY5BL/WKwk77Ajlm5cVY6L810sDjOxF1WIvxA+ZA4naSKO/z0fEyf
zZ9jbnkEMe23V+7xvbCyIC52qBX04sVu2i2+ISiM36EgRsCm8YLB8OJtTdf5l6W0PTHBZsn0IXxB
uj70NLne1i1tMz9ZTSZxojt7PO7cI/s0KQKIeF0Rf43C81PX3purOSGHU4kpPGK2bHD9z5o8M5O0
NaCsfzj4W4Zmz7N2/9DeMy4NAtdeciXg6HUvAp2WC+YWlkvdpVj/bxWXZfDbl04LGFFkxccLgUH9
sOOWXgolO1orwswZ4hXLc0vGesIj/Jw/5jyH2Ah67H7miKsJ3nKzqW3/LBavqxINvW/3ekDNklcV
ARAIFNsK7tCtyQhuaPDiRn2B9Sn7GMg5WMI2ucniPGmOHuDgRYDZsJpL7kbp2fA2phUF9dAe1eNJ
+z/e50F/imiOlW6ahhXOrMtv0SPjRM3Ht1d5J73pg2ef2DlDCqxx1AMby6mJeuJAyOgYby9ouaTX
kXCp5V5AvyJZ8smM+A+jRrBjNincwKx6cL5TKBtEaexjN1keO4iEjKZMBq3SLM8257huk68Fg+48
Vvy+b2OxEOy8uNNiGnJPQkFBawJ0VgNrrhVkM4NIdnx1ztYmXcXUN7giZmmZq2x16PqJmpj8/Fe+
q70C8giMnK0JR0Pwv0zNrX2LltT/8v94kekMg/9vCLF2GxtwwTt2HSfQo9uLc9g7ugkvLzYGMyFk
D+RtlQ6L/iDqj61gXNfUgim1WmuQRLEFNMWWXeWU6Vbitj+Rm4bIEnWe4ggutTFen8XWS8WHzI+s
Zp6JGHrJHzumZL20Z1om1MVGRrHYA6c5+9YPPatdq4mUDAfnla/MqqHvRarmhDXMKKvQJIS1dGjR
aALQH9S5zY3YbWRDZoY/kRT4C7b4nYYJlIzQ9fPDdwCHFGAqLbh5TAN+YtiWOBjo0KDrYRFOAlQt
FDOIQC994o0SRitp/axjFebAKIZr/aym0TYbM+GSJ6mxxP0qojcOfxN7BNTLVs+rwogDjjmMDLDF
2fjzF4QsrGRqVoLAlkgfbGsvTG2p+uGY/iscYB0jTnigBzALdsFIWDaHTlq4AZKiOs5ccD8CH8kd
VlkAd/hyGoCrKQtHNLVwtGPf7hdiIgVdd5djVkmxvAGbKywnMtynwAj7mQJgevK4OiBaW0y+Sp04
X3WWtuy6X02r45PN6T6H8V/ngqkwOg+e94KQ6kdGKUyXfubub3LOwfFqKGAAzafY8d62ZqTBVzm5
ZYG44/xtwzql99M3aWZUTXbQkAnC8MtLLcIP3OQrV/Gmo6AYHDFSR9XeVLP6sh1ciTvUm/ey+S4m
SEYjCOle00hmBnEWXtv+sQUzgKJSmhUW5NvO1vJ/t3YK9LHpj+LhpVZrhCxwGQz6/uc8QYIGTz2I
XjLvJksY/NNMFt4nlvjnv/1y1tUhMGU6LQOrjgWup/4ih41yua7HRdbjrep0aACTBa7cRSYI8Wsm
m4Zh+brONrSZmNwsBQ0v/xs7rNk6lp5dFg9QoyXLxLq+O21JWuobBA4CkMspjuJ4bE+RDK8lZnsQ
/H+YU/HqSfuy1LFgGrkV+xABnl+iwbQWLVnulHW7oHF8SdiYrK5zMGFn9bFIP6BpGUIiTT6mmrUs
iNULrPBVIiXatJ0iHXGiO8zb2xRK3HS42tRtU1Hqajx8m3BLGB10zzi1JuhOrMGwblrNoUObcoP3
TByJYtZHCJSbS1PC/N0/vW6ugjR1GsQ14es8zFLB4tWaIxsA259Qf5++g0uOHSYO3WdsW9CAG2uX
PNN4rKpVCYUnNsOhflOp6Gt3ZGY8JtqXggF2MfkDanw9qfu33CJyjQOjli6rmxyRc5HjEEDxR/oG
BgE6wIaikVU62TeprElXnnj5/JImPwFQ9qTDAIHEDU4QDG8tP0XBf7tVClaNYo0rNAjIYlyYze5P
OV6W9LtoNYHUFdCmut0RiPQTpYLNLWsw7cCq9FyPryj55B0iibG6GFlnpRG/a/kU78wum32TJCvJ
uii20VZ/o+S42nRUtW8YjsF55aeiPDHjc84L0ZjRyjoWN1NXZk5/ovv+NQ5OKtT5340Kg4/nbjmL
n7vFINWTM4oCQVznT0l8UUtcd4pc24mSkGowuoDbKLfWGo/2q2TwnFi2d4Sft/ldnktM/vL4w6hI
x1siOoAW2fRH50haqt3Jrwbkxrxgy96YwtZgEAEthDmqjAe3ScRNWghLOV+n4G8V+tJsLVnxb6hx
LaiXzazBFcBolBWCkLI+IQIo7co9JzY0cLk/4K7M2VL91Fc7YQZ/85nuxrGmOmxP3SDfS1g0XjBw
eviovKvNzyWeacn27t0Aez7OThhYLuwBYFwXlFXXNQft/lVwgWB5Og+mIitCk/iU02vEWF2jpPeB
2Q3k0640rOp6C5pZW4wABJSOOGG9lBmkR+6dNrwyIAlcb98F4o3wPmwuM/KushQYKQ5MeVn6SWAW
oLroGdmV+WiomyVdnrcrL0iFMg4kx0DRNIIh3T7uXUkhweM18BBjPgz5VCXgVzR19jNJginqOXZI
hdXhTEUipxS0pgKpTkQI5DcrlveuZJjz3np1MXa0DuZdVYHp56WKONzKr5VV8WYWMo1RaDsitop0
c9Ic21L3JTNGhm3Y+LpYvsblZq72nsmf2Urs3mPxpNqiISuPYYHDLFf1c0bnXzpbpht+MYAUept1
i+ejRrzokBX47b0HcMGz1tdDoFu4ja2F4PnxzP1vfKneNw/R8Ui5Eoi9SgROO/uYr+0a5vgmrS9K
jYOMwcVXV0b6EKdGJnKolrp85L9ch2hpkFiQlztFDixqqipJE+3wxXjYD0pj+ZNw0oAh08hBlO8u
UynGwDILakdq9/sQGFu6XQbXaXYyk2MCbY8VCJLpPojmVbq0ZiN0KJVG1pG+k7Tn+51gBfhHm3Vg
+wDOHiL8+zo/D8zprxBdcXLzCX5GZMbpnZhnlfaqu8GlO9LcZjbbfUnquws9AsPggiZPiAnQj05r
DgiACjsMP04wgPwZhMSWSvGTbNechQoAi9Wik10UqMcPofe5vBRSigcDg/tU6PgNzgPW9KM99CzU
eDm7ixO/jkH97LHs3cn406U92KifU1uc/6pyA2cM0UQbDjnlGyMnAx70i4xDbAi/JC+zYauFmIXk
/QcYukEUjMZ3B8ezbIGAzFhPuuRCrIF2WCuguCnUOEkhW1pzAp1RqYNuR7Ad5kkUolKF705sA1hB
hw6uFQjlSki5ch5U6NGga7G9oHiPXjGgn3bHVaIAkmVigren1F/+odG8kn5x147Xl8j4f0mgus1X
Ic/geqMozGvYzDeROmZ7zf8lrbwLkMTL3Yvyn7EP9zp+Z/WxLbU05XCbehjeO0QmHNXdWflV1aZ1
Tp2auLOjt9AfF+lENcSzSYxi8HwHcLPtcvQI5uI5yI3bSY8OxtFge/8n7WIN0atXOoXz0x+7FWGh
mPE1hNPp1wGNaBspIJjnRqV1xLvNSUvvpwfDx3Ef4OifRGitQ2czJT3m23799Yse3zwkp3iwqgTk
2XK/GcyfADHOc0cAOt1F0/3ZVWwAbxTqJKbiFnjEW1btl5Z//XLxnzmVyNMTeB/E6o2hVvbBvE/h
vJmerupf678MSCSXhSVGBN7T+c6Xj7p613IOkm+a30a3ymNdSTFrfv52EG+I4GzkV9dzDKwC+jn5
USVIMOOfl0nUSte1clRCFQzN7IFGyKCTCsDsktn/pUIkI8uFftA1kkYuimrcHz6kCaJlwytLiHZt
eBj4dPPo/eX9+U710WU8USrW/Zal0OnX5pItafx9pHryyJcFg8II5ltkxGjfp6oaFOYxBgRuAM/2
Ufkzeh0j7LfJ7bhELzZ3q63W/8UHv2bFCAMlthJppCZo3Fw+6DBjHTMhCfpHjAjOKp8noKG9MCca
Ppof0/Eo3RNNTphBZuQuWFsRkG2u/VZjcDjB0oCSICy44nOEWAuWKmuJI2TJcx+mobbdl31i3vyQ
8H9RHT65BuMmlDVSwD7qcdFHbnmeb/yiXum5bcytYZFBwDCdRFig++tPf5VZJlg7Q2iyRWDn/7LO
F1t5ZZ0jm9fVz5M2JfUdely0BovtJjrCPcOBYua9+/9Kpo0ZvZWBOdDQkj2yjeJuJKdOZ0VS/Rvv
/fJMl2N26ejgMnFckRzfm1qHk+BlOwfJ59ZHyXzpiBDVL6EzwK2ioMXK5uR/aGXCTlPdGbLtjTwt
cU+5CvQoRlGnmJBpFe6gbS7fNw4widaCZaCH9bzkBVFMVlpG/Aa8BZpk5ywsOpqq7uSmdRmNiJF8
i3Ncu1OHXFdj2RSIk4ntjVEaC8U54Ef23y2/ElrXgFmMZPjjj1hc/fWZFsmPweiUHwlhFtsJA2mn
11OAu4byXiWZH+Y4ua/6IHkcRINvwrx9iC8ok2L/8814Khi1Vkt/XpIyerOx2bpSb3xRMg0r6ixv
kgGTT+DV3CUfm4cfMOu2Vr6tbGn4ajuF8o6Nhul866rIXEtAtj4vrLNsZtrAQ06VoFYKZsZhPXhf
k/k3CtccvVa7Z39X2pyvhT7hyV7AIf/w/HQbnIhR35iBN7OeabtR/zHQfIvhGWLrtOURfdkGzrKG
XFhW5p87t/rBdFCn+pKZp+1KIgGd01p8vzwDW2MUyWTaDeufu0shRh9DiruCf2DXyOgTyWI+eTsC
C7J/QsQshyaK8xHUuKvq3+f6vXfoYtIlvcTIlCoaBvGPIM1HxhE8KIZLH6ZYRyx1A4EhlS2SteBC
Sf8aoDp+yhJiG5jIaTe8uA6oIxcuJCd00V11bZmN/ZFRX3sk2eoWDbMM+k7Y09cQ090RhtXAXM6w
x9T+nqAm/V8gNsoGyLXulFVKPXTGGBnRtUovm7OoHdEFMQrnXBu54DDFt6FQV6jowhqXLgqA3t3p
xonvA4X/bbnYvAj7Do6imkm4K0CZPEJGmDz3TIePL1rrbTu5RhILi7/wn73yT5kz/CTPmke1L3hh
fQe3q/+RLeAFTQfUKehODAeiFIE6nWWsdqCYrNx1QjvMB9s4wn1ErfDHiw/j8Whysho3CumcYfsK
Y67WJFosjnWYr/VgnLV9LzpOmdvG1CnPGSfbEm7QUfJ+E1boN8GNOTPyzj54WucRLUeTi8/VevFU
VdSm7mUGkUV4ItPM825NUyuWl9nAmzGM6vqXbOI97Gqu5aX7hinRCfoFCTWG1rHtp0F4X0Q3jOVe
KyKrULbxd0OTqUNmozBgzOUKAzo7DGX8iZ8ZP0pzxPEo/6xdqcs2ogogclpPyxPKXi1I9uOn0tKe
ioQ24Z9o2cXB1EtT/OhILIAct8epaLVZhqLnM3/IJLnpPqCHJ45bbAgfbPo/FF2DIfVoxUM3ahTo
spi+GgWuI4ED5ODk8MpHHgQDnC1MSvsYWuZb/YwB2Idg+HrXY5h69OenGzxNqMqjU4xbqc89PSli
4YCV4HJ7WSaqDWVc9lsCnqaYAqpIr2bvZeWSQbB98UAx//ojn0YFsJXDVlpEarrbGsMMc+yFvLdp
Z3f+Q5OPPwEEw7FQu0JfYsdHz6smrA/lvwwlh9fXU8D96JHxjz1oltNM4o+OQtKUgGG7riTb+I5Q
Ajq9zMS9+lgjD4V2MQUUn2lYZ7pm5cZLT6gAj9mqJnQZSArZxgRu4tLCJWsklHKYf+EJ2UMKo2D/
MQX5o4jnqTTqY9AMrMJR4V//IHGqaWRRfZE/KDyKe2+T3Xjfyc7Jlew9mGQZM4Gl7VJy2KwNjP1+
4PKFQk904NsycG6eSokw6HYv0Hal4K1owgAKZPyw7Qtikif8rQB3SLLTPeckPxwu676FM8z/8Rhw
BPjcsaWpahPgrC+JV0vwdnERRIjbrRR1CPamH7d04YxPnr1iNwbEn0+atGeBD913WwCXNvoSUZ1E
5VQ7YmG4GfDnM1UCGY4MAyVHArZn5ABoYrs7ZFfg12bwso5m5M0MpFh2tNAB5bl0c9qxZX33W+2B
wJovV978BD4FukZoL02ZjrTKPzsOgfI57WkHbsj80d6m1nfJTv6sUlTd4oJwrgmES7FHp37ughLv
cYqKT2Kcp1hub7OR/3e3EZDu1A+U45d6iHD8UzzgIpbGZUfwphv/9cr6/UH1/ivdR1mTVO+CFuMp
PcBc9kscMuY8z+nx0h8y45E31JgB3SvpcLmiZlSCDWyhWWaS+96j2Jjfdx01m+XcK38JmQHie/9/
FFtSPS/SJSN/nfmGylBggCufKqrRCy2gQPdo3oJ2YhygJbYqr0MfcmeaBLmqAF/DrKbvRamfxTpf
IFL79Rq/sRGLofdBsmJKtq/XaAJJn6umfkqsSK19Hfhz/XNEswjXlCk89LZPJalKCnDjGQirtzmS
07wmu2DIb+iN0g8PK5AvuyofM9vwBnaVADvjklMsWSEFq5NTQa9L7yfGYXjDk3itznloNiR5KeY2
ZZBr/cisZ+x4LnIxC1UEfctsRWQONQ8myD3BIIS3Lw7FM96/Gi0bnF6USrfXxrT6kn1wM5D21FX/
GG+3BN11CXAbdeYa6u4821it31FH2bdWpS+t7pZKdV4VsEk7JYDnXFW6Hf9ugU/DZ/t38VYPrqPh
dzESdGBH71RTaa2rvGTBobAwjmCMwIcWy1kIRQTIFyS/TY2vEW6MCuxq6pt/V96Y2CUhLHnUMZt/
cC3nQmEUYJiM48M/xXWm1bbUkCuEZIrUUp0MeWUmcuKeUSxO/Y/bc3XjnhVwERGP94C9pKGXgFP3
cbvQY8hxz8C8o5400Hc8D8sJlMZpJ9nuBIYJvL3h4w2AXuRsjqKmnzHGVD5fdZpKkyjXn7PM8LOu
3fgwU0frjQL+LGY5j9lRYc8MfmHu20SI6XIq8tJeftDZM0xOFfD6ZRF/tA1Ezn9Pz3YVleTZ/6AS
WAtzzfsE0NAANPIX0UwzNHcyL2EvduOQW1kIiZvoNlZBY0USrHCUpa7KCx+c4UWLU+hy+5GloTQH
iA/V3Rhhy6Rzi2AvgvPbBObK9I2u/Sv0qBw0YlH5Pk1kBM+nDYuhAfzgjyoeoLIZAy323L1ycQs7
O9pqO+DgGlsX+gNslghIcIoy8S184wPw/6aHeZiASwYdaPp94QeuybuQJnsQyeSO++zd+5IdRPnH
xqukBphG/Ere3HXamPLIBGPKbCve24SesWZQZiorpiczBKtBP/qHt+trJzjJQuy9i6qzGi3ep/6M
PiUNwIWHlwtL/GpLZBQXvPISphl8DO8wlGRQlFodkafg5SB9VpFIaQcZ9ODapuJOAh+uqjHBY0pr
2XVVIsF6i7udYaLXoXhQD0BJXY/rk6wD9qV8sZoaU1knWL97nlCGwGt1S5WLbMp2pKeHFGpE5OwA
aHPp6hZMt+2Rg0Ad0Hox2dusDwXKAHSwssels+TZynf5UGPJ8Bvxi2VH61/rtDMlqpzrkZYE6pOl
stzxQYXxOTZgiOuZpgtj+LA81NmhLRl2tnId6r822BOBhXABAJXTTz4s9xZ8r+SB5HerDe9m1A7d
ezRpgxy2nOf4qhmVwzjuDjllAOGPKlffjUTJK21k+j16d4TthRKQN4KVQ5kiuGcC7byXk3FFm76j
KXV0zXF7Jbejt8Gr5sF6VEsiOByppmWIMmvab1FHUNS26U6Qjc8OsC1w362CUcjMtK8UWFB5vses
i7+iV23psKPyr6BYIVpau7uVFC1niCCkJh9HqlNwIz4LiVUOqV9zndJ44w8LyRLntN1SVTB0pRHC
qRFCyn2VeHUm6t7Zp2Ln7eDYu7xzJDQ9fpL8S5oTVlIV82Gz0Ll0iwMNOKJtGP7osQYA/NS08IL3
pOxx+RCiVhNbJ6KzSeXgqfy8lmUxBk8vraKdYg1O4p+k2GwgvbyF6ZfnRaOVIHjEZrySWNl2AauE
ehE1Bs5EDczzgYwB4cHhx571CUmZvBIwf6eoMRTCfk+4sTMvcwzs4hEEDJo8Oko2O8L00Cct3+zc
0fG9ynD/0Nrh2XeSK9qJ25UYmwrgto5jk540+PF0+VndRoRwnpgSvYyXN4OFovipSMj2ZMJVv5dJ
vldzeLCH2dyNTDKRZrcTM4m5x2CW1pRuE5qVilTDJYE7h7Z1J7Pt61Da7qdLmOVoU5JBvtqmkQZG
G0WlX3EqDKf63KDEPH2byPmr7d/ATLW1OJa3vig+LtX9EM/3CNjSycDu4DDQwnuWTuiis+BLGY/9
XdLus3GxHBg6kcA8EoKbqjNAsS6AbSUE1zGzswZJqz7kS4pLFLNB5rzZXhzx89a42QD5Jo5wcVxv
Gtj7eEdrbvdLcyO11bKDKYVwAUezwLvo3uP6FdGo2Es3XAWHwFGUkIZeeU4qOU7wEyRqbNZ+46Qk
OD5tXR4QRaxFtvej2GqrM0fWS3oRZLe0zyquirh5bfvgU76bBULOaXulIk2YmN6ukl+vtnresIUE
sDDh546TFFt/V7Pwe+qoEGFeL42xnJ6iWORKtMYXOmVUyFo4+fNHXCAKz85MD3BMtOpLyiji9ZLk
Zt1ixG1BLewo7OIHH0vu0LGr/MCgDqKJY3dviwaFwSyOpdaF3pjl7xvit+/lh/C6eljjp3StoOgY
oXVdgdcvxsu7qEpmvsyJTlt7A65dGBPScfr/PfNOKFS+6l83Uxq1U7N8vYQSoCeSyiBL+atnR5EW
iH5Dn6bOwhOM0smVQ4Bk/QY6lHpMifdzDipb9FJUbVHHJJplqD9G8BPTZm+QkiQsBS5Nxs9ATgDL
abQ7yj84WYD/+XqZqZD7w0c51jO5VKrfr3c1f3kV+E2BTlONbyubgMc3pISDfCfJoQ8CUyzw+/JV
pWpQ4kTDUJoX4d4hBnHtnHL/dBrpjytmmxCaqUC1oQS96vw6q7PAl+bdCSz72F4rUQbFSYEcYYfw
a4f/C0iaPNZjhK1wjVqnlk45avfT4MR4VpYdK31e9RocUKA0FXSyTjXaHFBM3z1LhE0ZnEV9x5xE
0IwyjGvZP65yYIIAgs6rfjFgc6PlUqMAm1XgIW/KDif0DlF6VvOJNJ5VexeyK2TMEf9KMhcF8spi
aWz13RC330CmtWthXC0gnTVswPRb1OTYy2RSy3rGIKEkILEiy6SHcDj++/rYIRdUDUeFcpE76z1o
y0cJsbQBueGBKTYB5hSvDHwmdSTQG1TzW3DOTAq3OIzTWMCU2Oi66s31N0yrpPF0fs+lvpJZjqNB
3KjNXstjRAl3yKRx6+2d9mY7ywgdKfxH67FfW6JLd/Lo6WzcZDEn+DvQWWscvV0FxfYjU7lfr4L9
j1mzg0HCs6QyeGrit02pn+zR7DDJOMNkIu/7lTnPX/WWIj2Q267qeU5FknvUqBS6VFQBsn1TlbfR
rCieu1UpxYLdergm56UnVXwOp1Ra1aIMUhajzQhF3BLI8e0G6fTN86WoImoHOZyghwldz9787cw1
kUlURFmf81/HslQr/8Tj4DBp83zL07uasJKKmAlH5PecJxaj0uLODGhr/MSeyaNvRJihhfgsBt1Y
m/dGeM64cK1RU/id3ncALcUsBd+curAai0D1OgysZf4YZUs8vxnzeP2fpx85KYmwhdtHVYJlzEsF
VvU5XteFZoD4LkyskpGg95USB+btv/ehkEND+E+OUTZGWz5alASvGYi3gEh2BqQZyPDpYymDMOWR
YgRt6kXYiTDAje7+o/P9JZs5KVeKTo2X5jvjdXSocaeO+GfmwxRsoA/lTnnumNrxr48iZ95drF4i
T3qJ1K2KB2XbiPzaN0I6b1niGJLgvaKivkHj8/vmE2XPk3rzFpwqrMqwMdgigM3zqjpD6em/Nbwz
aT25eT3s9HwLGXZvtnUMPB8lmVLmSrMJ8kbMeuQyq637yQQw7Cb9JgAPPv6vA9yJS7Wnat5w8SYx
hXbLtsxxm0WaTddWn479PcDLQZpi41gg2+kdu76dZcN1Gv/E6iczgQ0r55R/VcZEjFw3c9lRlSoC
GdarupWorVQ39Peo1kg5KfMLeZ68d85aFk1A47bIPGJH7nlfd5LYzwr2vTvd0i67jSbKg/MPEKJs
57GO9SSWZsP21pA431FuQqAhGGaxSLIEU/rrcFQdhwPTrxyfyiYm8ld8NYE8m5nibnm9BIXWzRHP
K4qZtT/xgcqNWs6bMEnX2T9/TacnjWGe9wIzShaAHn6N5B6BwuFDfOgFWCfBy+SMcRN9tOk9xUad
DM4MN7uDS0IN8mwbV3JMesmXVscQhXIecineCNtR9R74Zp0rEAowoBCLMJu/smpLPOhAM8v5yodI
91Z6ay9JWZch4INfYuRixNWReo0a6Cr/3nkl3p77yyzAM4YAmInCSvIP5NsMxJG/HzcRma7JCzIk
H8OGY0RLcSnucm6SW9eeNM2gBO6OmYmXUB1bWWvoOytAq3Fadsnf7dstVkxYBT5FKAmF3XnpPn+I
rrwRlniM1WAr8/wYQW+250UGQ9g52phg0x4MdNPPkaP8TfCYl6O6aR8/JvCx1YH57lN5HqZAp/Qg
8+iNA7Sg3JETddLEX+LIcG5Td0s0MJDTvD3c199d+sao2mGUZB1arT72TieQwKccZ360FUdk6W1v
72aOCo42X59Xz1m688VFyPu+wvKHrjOX1jNDmP6nh+kjd9NSK1fxrDudrK48cNLhtLNpvBKTrjtA
rermyEYubQm4qpRPOVU2HplaRoiuGMtKNpG4e2A5FJaGv2TgFMOuT+Qe5FLnTGN7h4LgKhjCIP+7
04XWFprIZ1JC30oWIYBYgTdvg1SAz7RxcAundXiAXnJjqKXgy+XYlhIT1A8WloEsS7TLVSHMph8X
6kVgWeNRDrMz4tsAzCUnXlvIFsxbGSQH9XsXqD69bYtaKwkqrG+i/QQywqqZl4nw9uR5GkTBt0kh
HgAVOaxunkvsKMSsXB64J6WmjC3CAFlrdY6XED1dEoI7wUVShoFDB+8xWyhUgwnJqOvPNbHp9zU9
FDx/RctXSxy1yMbT0Cth0w9CXNRdA6B7UvoD6ZvKKpGgAwbq3zlBbHLNDMKwb6detwB7CaUetm4y
uEe6nBIpMWWsU0vWvcBUpvL4WU96mWWOOnSnCQyv7WTaplRl/sUDuHCSzF9zwi+yniYUEXTsiL+e
oezv4RTHHXWgogEaerPD7RjmFcT9HUon+VObD1Rn88VeYQlFsJTSIOmVt+uPmIUIi7Fnizsob6Qj
xwd/YwkZJ1GNYVYkKTFS5dyDaVSqeX+bxpQWsld774C9YjFWOxlNl6x9S+g9elnxfgqUqRJrNY5/
7MD2kxqjz5KPxn6+Cb7g0kaveaD1iX9RJXiskGejRxCJEDyLELZofCsNYG9zkx7wUcQ5piFNcDEn
WQ5l3YcsCHeGw/9oDVFJeOlLP5YbiFmpo+kb2LPsTPW3mJu1o1zYODOa2eMj5zPhNrBA0dhQ6T9h
WC38ZdcEEcD+cWtyx6U1h3jD8wBI7AE6ViVjCW/2DVE8m07PXbYjNErY7FzwuMh1TpTvnFpzd88L
S4OdLC1UZZseFoKWdTdu53sachx2KZxmTbTkSdZOsfM1vt4d0WFo4JvcB29xXCnJ8g3oBB9aEGzK
q525p17O06ALCf7ZAdfcv3ERt2k0UoFF59JHgP0/6NBbroSc+gLRVFfeujN/cR43qvKQTxYBGor3
bk/MnuZirl2XyGIos8No42WHCCOnbd+Onu6BZ2gS9shTVnsbWDlypuCad52cX+K+uC2WnIh/krzN
vnVJpG33dhP7X16kPQCfNJ6RwsJzpeVkLQJEDX/JV2HP2WmhhFy+rR7XCLkdH9P5SONilpgijDZe
B4kIMQQw/kPUEPLvkS9Fleo0mFpcnIGUlVeMSoumF6/Pg+tBnwWFakUnANStpVq/3TZIaVlcS4GQ
nbj/SvEBq07VZ2ZqTeF7crYjiHwACETb2SBdf4xRvszQ4B/bajuBRe3CLNlkH3tmUJbOg+4F3WKD
JX6yAB6yJ13M+9LyJe0bW3DhmCWUEPkwUGTN26YoYgYvC+gk0EBVs25sGtjfxla3OCpYJNwLekNJ
dSfLM0YmN/Lkew2QhrGfSaP30O45fp4gdEV2KtTimzQRmTszLNXE8g+gKGsog/Qy+N5yEBl/nEqZ
urTZgNfkkMPNOA8wQ07Hlzg5eGEyJ/XNedfpEOugq1lJL5mpv/avgCmRnyPFwWiCb87Xya4A4td0
1fmNjnKvjCciHcpev+RSeT//rkK1otUqlfYsDELF/q3LjVeO7nAX+PA6v6RFkv54mUUXpgcVD/Ne
LhnhHW83Y9RXgFzt+JVmV/c16WSkE4Pj6UY5lcHPCK8GPD5WhisTb2VSzp5laOfxS/v9GvGbHL9I
MgA6NQSeMKiftvANwoVu8s30qtgWF+gVbWaDlnJm+K4eGOhr7aL398szrhKKrorZhwN3m/qbdPjG
g+SiyT1qmbG6LyAxw/sHkuJbyXqry6Ff77C3nJ6gS+Oj34/BeajiS1jBsjERHy9v8rHJsbjH1exa
ldh0QtjGrTUJ9mFv+QUWyJEkH9LEywA1JyXrzyx2u7zOe6eUmk2P1Zuq29i85EfSf1G8Hq7SthEg
3l9youV0YEUIQO6Ts28wFo9BnKaBgCMyiOzLgO/sdqweYlt4dpLh9uKVEiyZv4UzHEp3v8E1rJWl
9V8fk9h/9KCSJqE8oMOPMOHtOf3/ID5aWB9RztTbY6HNWTIurImvOhFjD+3kA7HRvsInF6gYgUZW
YedhR7j5RQnGu5t6oLpD6nbnco/4Rk3V/bixy50yFRryiMW6EoUOOQA0W94SuF0eIhlS41TvWeWN
fU6ofwgCxHOf7NzSn/3eOYKtelwofK4k4PCN1xSjJ03yHIZEF3bYuOg7LkvIm6p5O4WD0DwBvlLg
JR/jyT0OZjIXUP4xbxOoMV/fI9SoT4se9ucKgPbWX0SPlG2T2ezdeHMqsMO4Ho4rWEFTvJAIU31g
ctrZlf95ElzXhr+APk8DGhXY9EREztY0SfeomNfLCaet2oshUHLyKD9UPdpX/63JHdrEpO55mnUw
AAvlgDq0p1U3bcgrSFuyBkjQGA31s/MzlfSh09EDE252+ZfvfAOtk11WEpmjePzm8TaGeMQp2j1F
cERqZxxm9Jni5Q9bnefvnDuMQ5s5PYiGpcdy2H6IlvYuFX+Twh/AZvYovOrCWxbX5+m0wdJCBI0l
YU9koEosMk3I5J6tJy/JzuxMS305HZLcewG7GONfJk2KAXfRvsgx2NEQlyan6+jATw+rM6EvdhUF
SW5Hq72ahBC9y/wZSYJ4HGQBja98u/ZrdAa0uVGXSnjB3IVGWwR/fPydq/pSVs6CYpMBg4dlz6Xe
Pvli+OCfkCDQRjpgJBjbnCciLJyhxGtCR2M96h0d13CPqY37YXQv1/WkWFzNjFA3477Yel3HtnA8
k2YQNTjwjVsWVVn4agBh27XBG+090ohpExhR2pCGuwPHQJr70AiR43dmFwLNJcIIlWfF8pLwGiEH
BuVtqGqWKsuHXnQfWGIab7TypzXZzH/icTqf2IDQc9lP7/lL3BqJ6rPJUplFSic4jaaGdpwdeVwf
/w9wMuhsv+DkvnqrwnxWSc7tuijglinMs10iucfFeGNRLLG3/CWz3JnyTi4nWvTdhJPtBqcDQrCv
Pnxs6k9SRqC6+Szr8bQtQaXR26XMA2D+dZZGMbKhbuznKUcPmjyNl8+qxj5kCYNaECQYVXvY19rA
nV8SSBEf27mzkR444E3hgLBuLq9ppD9mcJx11RsvPAUGXms9nuxj17+xOShcRIKf/W4OF9RqrmrI
sfPz3IkkQeGmn4S4K3muBJUTtoyJsKbINPRCIW2268BiLrQokdHfxfbIT24EQHry+0Q4mJWnBWDD
wfy7MOMiovp8/NCBXi9Y5P5rWsD6k/xPhHYzUdI00oGknOcFKpnm4IFdnzyH0p4zuyjzvnZH78wu
RgykTO/+o/iAUKLoKfo4sybLruNBdoRUh/hkd/LA6CkU1godVAad+ecewbMU3pS6DBew+D8BzYmf
ssI+wxoJuV/sdbrI0UtA8crDCuwjsee63ASifHPEUqCJSLiDxXNjthmiwaFamuqTDK28XYDmXjKq
8h9VU8PzQJ3Zlgd/T7SezJh0NucbIuvrcDWG3NUBPkek3FdMrqjbUShcHHH0X520AgMREV6iV+jU
i4B4/W5o48y112LnndB0mV3EAPYfMfcPOAQ6bqnlDKKxF1LnXCU6d503Sj1tDzT17OC0D9zLZHl4
wDHbaG1wdErE6PQ7ZLIkKp7b1OPniZa3wNvOPJBfTQ66yG2purQgwiMD+a/o47WMpgsfwuCcLF3J
b6RPeWDYX+j8W534zueX/CYLFIrCKJTcn6kkiLKhzQFU+w0uck5i4la9rTn62tcxyM1HU6Il1XTt
YkD2/9TfFGY/1aEoR+NDCSyGxQwLPzAPrKT7I73gF4Em+wNo8LaKj0cC7bz59WQyEN+C7DQaoDld
zSDGLNhB5xa0DyqPDCJaMTow/2DJFx1+sdCWouQbeW8dHCiV0P3D4UT/GdlM/peIKEYEQzERqxgg
M9kQdrSATd6g7BRnw44zke7rwbA7g1g1AnG/chVr/m4rbZ/iRSXBsJrtEh+V+NaR0vDhmHo+fIyg
RqODi0wUB83MEd6QHGxNh/BKmHqLWgYU8j5GL9xUoeK0ZB7Cz5voMrxNysHqpMlE2k8M+zgEzvCd
mwn9WerqK98p2mXMSlMQtGwZ/Nck37ZkUFagY6xPkXhz5/zJcS4MO5FPy4NycMEgl8npek63eIMr
JAcKRDv36XY11tkiWg3c4rtW+WQnXv3BSjxsmNJnz4Ud1w/WtJJmg4aj2MQlN6HgYcjn0Pm/O9rj
gqnErXm4YyFjAWvBTOjv/dORWzRw4yFMbyVsioTezTLmyjTIiiyDDEd0mA2yR1K9WTHCV1aSlB9y
GYVCTN9VHA0UAwOfyiXyjH58XqWTNEfvFdUnzGWGcLnhIOjl/7whFeBk5VCvIUf0OH4EnGv5roMK
x5hEXNEhxhWJj4p8v01Uyjq8DVMmZY0hwyUtEApZqq7r9rnZc/OsoLuZG5c+jz26JCdv+i/HdRt0
8lS/zXUdOliY/fyGZVlzVdDimY50lBctuPHhqy+bt+BdmKXGKtJEiM5MojV16q1/1rJt2g0qLrVq
dih26w6Em3RknfpioPbaRIePDNSj+I345SHEYo1ihXAX6a6XHeAvfHz3S0sBlA5ED777rJ+2r3yr
7P4PW8wdQDpvMHlYUTrPgjZTAuYWfPnu/HrC1NiaML5TOhMz6J6eA5sDIXG9CHbReDDzsI0Gn/Uc
MbwB353H/S6+NWPReWs/oscDK5TT9WXr/77zQkSXsG1FEk9sQ+5igC0x2s+5G8xebMOVBmjE6UO/
rkQwa7dRyaeDGDeewqT0+2+CvB4zg6NGMpI85KXE/uiI0JN/7I3Kxu/b2KMDQ++Z9SADf3ug5shB
SQXaiySgsJXmVaJbbsOKnwyRqNS/pSrDj1Da98me5bI1mTkNDpdqdEJXeEDh8eMatMF7wknn9AOP
S5/xitUF/a1uNcpLM7sM6TUc9G5vQse44RMOt3vAZAZ3QBR6F9rhJxz9k+aVX5H28z6AVSUBauml
bTr6gLWEv6EP/8FUqO1NgKClCWLh1cPHuB7YtyHZLNQGIvf8skrbmaX1viQZG2bA2Eg7kfTYGVM6
mt+eKTNO6aXg6IPmg8ccf28W3oErWNFd+UVo1WdknG+RIO0mbIPb63Br6tFiSXrAzwteOeTzQOl3
YEeMYYpGC5D/AOrkNR37krbgQkWAl5YkAklKYdrJh9OkQbVm0wYWdQIu3a+/RhhCBj0NO9te+LNb
2KkG0k7T4NP5fYr4gq+zvuWooK3PMG8hJn/cez8APwQoriXvb7Y5F85kRV3XhKeYMoHkW4OjRUze
sevMZG81KuhpccbSvnww9L4gbJF5Xy2/yM+mEJy6MQ5f0BbeB2sPMegmdlGIbFOHOlRaS03FQOL1
4lMuE6dwQUr8jPj70NERW2i6/xYZXczsb0iKvSPdR/fjP4GYkxWdL9k1n8/4KMjKWMUT6BqXU224
c7phDhaxV8BS9RiJa8bDZWo7BhqLCpMfNHQdKKgB3rEDa41hvcsyX43gLy/VI5jIMGfWDA4HpTsm
XQgLDCYjSVWIiWR88XEhFfTd7Lw4fQT35B9YQiae+5wYJmwkBozF/YQ7uNt+vEB5KaTx3HKJ1zKO
GE/sG88c0YC/92H9axbzKsv3rjNfKc80XuKM1l3SwEBOBsDOWWYr4IRAli/8nxPBEy6yl6h3Vz7T
NhJpuQlKb3ryNVFwOnwHIsdd5yc90vRtWyy6x/ycwINPmhN+NSDU2kwLEQ11gpFiQSgAzdL+eyq0
ENEyDNwIOwl6xhsDKtiMnVMBK6YNGRSiI09rWSS6uoXa38XQPX4MrKSfoyjXo5ONvgBgUpkwG8j1
KIeG8jdSAUdKl0luPQ0SwTTsxbvkKvc/0vYOQtiJoY3lfCrpEImXcMxYiurdBc+3+bNe5noCI5x1
92/bmmlvVv2mrf19eFAMewmhVLI8kl6q5VL2hrMJO2tZpb2iV6r2MeaIRyq9oC1X5CpnVn/7CxeN
p7uDvx07qaE9kJaXtflehx9ldh0dSVv8xY8mGzQuDtqk2lWxI7a/iM10de1eykmKKKy840j98qT+
U3pbmsGWUfEdRJ2bEMrLGFihd2Klj3iu7YED7Pjnq/+F0wdF9+8tr5jS6Yxv7nNo7p0x7SfLR3X7
4znF6oz7mGJ/QsgBsfLF7yl5GpiNOlVspaXcG4nOHPKaaIoPxCb3kAGLyZ1/tJNIl2d4Ro8Ffed1
slSbBylAyAd/1Ht5SY+k3qwIc/DDtLvEhvPq57R8PWGB1FH8Zm9mOBRN/Vv8+M9+AaLuGCVgMzSj
/zKcaVvMidx809laY3bBQ/Q6AiYJ+wyBrs3gL/V8H7mgSIteBFwytBLF3VermLmZe7jGgh4opvR7
ESXEraVlnulCPNYpsy4rDP0eK6/Kp6vSXpFmiG6l7UzymrhyDGZFOItNsbLcr6PMtbKcRmuE2MC0
MIWJ/Czi+DAII099axNkGk9zMiprYp6Kb3W7H1qe01i9Jfwet3juEwN8jyxxSRfkXw6BwblDoRhl
h+xlX20Ep7ncJVulYjwjCE4kvmhZDt8sYFoKNFwmuT1+ZZ5T7pgPhD1kLQp+P8Hdxq+NwfXfck++
asEPT56s08yzXWVd+6u3uEv8ZPx0dumri4JyUeQVrN2gL1FEHOGokhhCtpdSB+iqumE2GJiLOLWW
lBDKqv0VIicsj10u196Tb92z4VyM/UmrHSQldjns9zTrAfd76M3yzoVxgDqPytgryPkfSA+MhA93
y5HMcv6qQvxmgWstR8bW4O/zUY4wKam9U/NOgRZ2XkFV7raCOAlvZDmH1SfWd+ljQPAM/g2/yr8a
OOofeVERZlXQu3nPpcKOGSHJSc/3L3Mw+cMJWjEzPQyHYe2j9mxD5ZjJCUJ5tRzJFforW7Fn9Q1P
BKkMdY4i4D5iSjHec7I8Fim+o2T1EjtFOVyLL3hqVrhHzHFEQqEQ3/EKEEqPjWGK5E81AYvnDsZh
dyGJvvVblobVMJLTSjGUse+xE9PVEJss9qUQH6qb6B1xLvzkZ1R2uT03HYpMYZy1j5krgrJ52pSS
w/Rq+6Awko+XG0g2pr/3Hh1eKHdtRo+k3P1WNGC1vKr1En5/djnQngR9TVUJtFOSoBexNL//sQFO
Dhe4v7q4UPEhv6oivwTfLs+SzbBHMHCfp/TTwsRWCovoy6BR430iKl7KipImW6p9cr4ADeFWSytx
/C7lGHs8o58VPDLHd3UnKrdIPYCIFqdLkcB1GThzx+cdR89v1X5kVrSYDYOBQk4j8/LpHoMvYzBX
RbF74DuHTuukN6FsKO5999jZXiaovi8aa+gx0yz4h92y+mZuvKeQTu7Xql1F+qk+n8/H8tYxh96j
ct8pJ8SVrtZjf0MlrrJsMsycNPXNVnxzad+afOpSQQ0gsPsEfD31QC9YWfN3mkNOA4N3MrmIg1Qu
1VNBz+i0kyVRDGVi83gIw0V+swvqBZhxzIQj7NPCGrzpOOIWzexAC5BM9p71pQHsfkDTu8tQs7aN
dWHmjtNfgCx2v6Zv0TpDhXgEs50tz7AgK65oCaIJAM84ycQwiFGA24R9rxIeNtA0pIs2y7Z7bO/1
GcNCzNeJ8MbObidcU4ckmk3fxD5iTUPMmv15SAc7ktABwBjZo7Dz1JRf7ykwQ/11xoNpORHoX3z8
jkNwU0WdIXspS5wEGPLR6h4LMpVD4jhN5Y6p3iurhydXkMK61GYqhZbOJ+ZfpKh1g93HEcZhX3oE
4AzzMc/0J3HBGg0hhwF0E0b+rrGrgMonHj+/HSRNXgttX97gMZyG087xyqYhZekO7RGoUwIH/aF0
ZRnm7+gA2jYlEBSD8ZjGe5JoEi4B/qtfUPsDR7O7xXwo9SFSwmgTGyKNd0kZsnxuSSHB6BYvJFUe
rQPAMhwt1IH7T7PLPgqHPLpkW9UbNwMAnRyGztIUU/xBbfRO7Dfno6Eogy5CUT3xWtQXnGUGsoCT
g4GNRnlF9n4f8Uj1Ok36OgBa2LOvlA+zl2NgIenkY0IYZ/MQAx0NGdLMe7fRA3gprdf7sXVogQ62
Rzizv9+S/gTR/WFVBiONzf3jC5Kjtza4jq68ri+VmbHx9aPmQkopKJM4vKhVwXZlnJlfGll13GLY
V1Fn5Hay1hYe3qmStOalgAKJ8UIv10fbLv0orP53W2K3P+6IFMrcY399SN0f9JbWdrh/De7Io2ZL
hIqWsHLYUyv0dS8VuLtpPHt4jJ0j/fgyPEuhBZ56rfyLrYVTaw7YCzmEK+wTyAlBrGsYQTI6FoCR
0asx+IETQu3rTvrhCRVBAyoLgZeNAj2O7kvfjbVjuhnvWjK2qdxbP/Hz7GLQFUKmjpEuUoj4q2pd
9wbxnRC08o1NMUVhf42ZpRTn+OfEFxCW6H2kvGhai+hVHsIHIFtaMHAnW4Bo7wbAxoKchFN46X85
My0+YFpfFyJvB52zmELeq2af7HKMUzHA8C8jjUL3dV9uxno6WnBqXF/S7WoaZC98Gpm29uCTV4Re
x0tTT+QgnQgc6t127lIFvc+CVEKdx06OtRqkqdAi0CCT6JoaqHST+F6eeffMdFm/JfV6zB/h04/y
0TCsf8FeHa+7R8r0oDtmJW9ENrnPc6q72/bLPvwtsr4oxBdK57MHFQIo33jb/f6BTc25eYQpHH/A
j1FYCv1zZlQ2E8fhP6t4BrUj9x98LzJubDw9YGurpwN1pgjmalc8P0hr+jMyPZNWjxo5mPnaJnkM
gxw3+k0VN3AVWk0tho9hJycUQmr8ypz3Ec3TwsrbgzTaxfNQXaF6LCNdVITJ1UkvlEXzK0EP9tYW
s2NCgqgOM/Dkb86ZPzQ3K4ANKUazvOI45YgSm0bZ7LkEGR4/ncY2CMUcm29Hs6Z0bYZ1x+Y0oWYm
ML+Y/02UEA+ySwDS+BmAtQpHPw8bN3WGhV7tLwLguGTuCBM9jco9Nlxhl6hYO6sLbZSMVirgyIph
CUwP9fdJMAlMRXNUODxpbAZs9b6HZayGdqh/qV88Tst+REAgse/Pw5Ir5R7lAsFS4jLdekAhj9kl
kJXpS78Ja87lrXQ5HWnxu39+aiL1yCMTtuINqc66I4mDiX28XqpNEOTDnpGLBpTXFZhZW1iigEHn
5imrkKz8jnXBwbJvQwmZrZnh0GY5RG9/I+mB++VyXl6TUiev6nwlJlaOHDzStLSrbgrFljitu3XY
IwzvvrX0Y0B+eJXf4AooFmZzQNkXFw9NakbCMPCWAV/I7mWJrHq4761XCmziWyJ+R8tgnS0z7RMt
ngPNtxckHYgF3J8A106O+NLZT9G7/20um+zYlY1BOXIKXwwzs/ESleYNdXx3swK/LpIab8XbvtMT
UFU9DD32Ou2MaVeXgxgxNJz4cQdhYrZKaH4U3naubU3AW3iNcAm4b8/4YqzHqpEgJuY0b0e2gtRJ
MhdYmC03ROzc00FaMR6ixf+GrI5lmd9GG6AQZJUZM2agh8eNrKDfydrSBPIi/tmXNcxo5LBXb3ir
V/W+UqBdEVMg3zU/KN/aewcq4tb+iMz/2OgYpoHBhYt+cV1k0q5ts9Q8kR/ZugW0FFwb/u7S+Wna
SnyfI0Kujr+TKlDNM/vfSYJ4A+7/HjPIzv4IgrXlouYFoTy4/UfynvUaxr/h4XWYytJJs1iDc8gP
kPbxNQJa3YPhedWxXtm3bTycZlxpdFAQLCjP+wWAnxY0+hi67c8CNUtE92Pf+Ht3YPdrsrNfQChA
WjGIydLomAiC9V1LQMGztOWthY+mEJ+g4wi5LX0KVcyQsDKSFjqSDc995qUbSyeGdGQ+K33PQfj3
/NaApSz3DO2FEEIlShISgeaWSdQ80gwlumJgMBjium5LBKRg0RJeOQLTA5EoelFVNx9UQCztwEMB
OqnJSQE628LTTDLgrsI0LJOiIUZ0iQ980QGTH9O/UvzkXgq7oFOZQiXvbLHgaZGRUcCJrUHt+YPm
MuUZqrRzNYTHaxdfhitR1kvEmXEJET+T7OkYczh5rn6Gi7mWjiOBfKb+AcFf/+TthaGIt4dLSAuV
uH4xifblcNu83eGqsg19G+FSYqfQ2X1Lx7qJuraRU6GKc8ZKWC2WQTAhlWqwAxy7YPy6PW0Hte4O
FUjMTQlobG+kh27Z4JUFER6aYQBu/JX8tuGkls1D7oIfdo3nTnoJUbURMlYuoDTNG4ONE23vlNsm
TDRWrApFN5UT2hUl6MRdVHhdiViTZhozCDH2DNMPkNIKvyD/+2ZOoBkopOunsbhtgN+pqK7YbEb5
TBK/a3+U+4xHkgZZHI8CnPtrn0czfN5Nkkkmh7MwVSEzaz8FAHJlZx2W9x7GUFQU3Vx7GShFWT1I
xqTdkP8eXCsz7Z+BzsmxjL1tbLDGXQDKqgL4RyTBmvXeRJtoaK+sK9+zNJErcH6gqHk5zJKHEhqn
ie8vPRMrqbCgJdy0bJ94JXLk7Pb50P7WaKDYPrdyrv2gg0YkMprPPNhQio1ymfulbYasDlTmSGsQ
mRTBezbEfQI8418umNRMVCQFBkevLCl/Y8iD+8yfE2TAFcoXnrd1zbI1YhjWLqZS8SNvvFIcaOyn
G9dmS7fHMXAxLupKZSWEOoAqgpW1lnaR6w3J63QQT59A+yPgGNyEk87i8F8kQ0VxMvdzcF9ZPMf+
Xfb3dbvFR5rm63GUqHfDi0FLlC4rLY09SUkCzpeDZOW+N9abnLsnZX+sdC8WzM7oq2AT6Wm/uaNB
2nXERg4HoidE4Y58iWmuXUB9rSts56F/BE2Oc/Bv8SEgCKqvVrd6n2SIJYMoFWQ3MmdND85KpJ7l
ULKLeF1Mx23uV3feDCVaZt5mv+A2kQuBzxg0z2YaTZu7lo2iS9ufuNXUE6dAMRk1c4bqApOx7a1I
DfEUAO/W53/mNUPAGrkR2gy/qCToEmepTaw0pd9uqEcQdz7PBs47/8umXDn+ZVsL3Gz9bXJyQqDs
Ci8K0GSXqWgzA8wi5VTGm1MqG6XkygGlKaY4Qc0qVnZa9BazHi7oODFIjZaSMMQc8yXZehVjYVQ1
+dW/JWBNApGrbLo8zQigKEAAqk/Ocdt1TB4UE3djO2Y0LRW3R4wJbc3jBAlp+Lavgmdnwv+7fCJR
r1AzCV6FQ850xa42OS7NPovEo8xE97R/UYJnr4teIOaiKRDFSEjGlJh0S6xmhWCTcXElqS9dlaFY
RopM/zePJdmdmqmoTi7LETzGmYVibaQ33OTWIWrqIuG6gaBbWR7gHhi1iVnZYXc7jNu8etGkUhpS
UlbtZbnRMggqqkRtoGIc+noKv+Ylqzm6hAXZA8agb4bt2dK/ZLxsKo+7zYfYx5lBGI964MsmeCZH
kuwxAVQPgEkPZ1SrC2f2ve6Imhou4tQ67pYsh7iw+9eyXQTU8A2nkOIMqmSIxwQkMDBI1jGmTXOX
ZV/wUnYng5Arlfb05yiGht4nMrGN3G0v1HV9wADMQ1iWolEsbBzR7RodEsoFAOvcAEhB0RNwhmWE
sU8a2HVgtEpxIzCv77G2QZSrJP9P5SDZiJhq+1ayryOxZYiQsZCm+hvsPzHX8BxdHVhvJbLYtZbQ
/xbE4z5vveS7K/l/QNFe9do5i8K4Aud47yzy8jloYAcX85ZOdVQvCRBx+rJytc0QFGjThlrAPWIK
lIRfV5JyfjfU/jIA1vJ8kFLnjB3wsKOAzmsNYR7ZeA1c/mUq2vScV3/B9CVPEtELqUiinDz78I/b
Yg6nYKzIhIKlIku5fYG5d/p3u0uHuKZRQ2IAioegZ6U6Gh1R8DelN0/yD68IMZxsMS4DjvlTdkU1
xJAz0LmkfKZYp0RjxXyD8NPcc3chl6+jfkKvnboT50wxRTwIzi9JoSGNNxfSsazVEhwdtojLBKi8
trdMpwgMkRZ3K/MI+mldpcSGO3efq+JJhNFWt6LxpMp58kGVVXLES27qiPuf5PPKD/EbQPDL5rqf
fL670n+nqRT6g6GUMW2YhwVUV9/cZhLbBsJ0e9RR4XeAM+kHeSR4alU0EGIiGgvJmavGsTlfFIeO
Yjcy/3WdDwRxqqrOu4ShCcZIfKlGR8NcZJcyW7B+8lkACYG90xWaWp+mBcEBtwzC1LpOVXqNns2M
Mp44XHdOcMi9FOP0KWGm2paW8WgmaozDp2tOGQ1Ep8IQIuf8fqkKmCpGB0HElIQFSk0b+m7+TmyA
RNI4Xf4tn6n5FPv1fQQOYa7rrrTmlZIPuwpjJ5onTzJTTfkTSl+LZGwFdIPYukeUnP863d9YPTb3
uM4BOH4FrhW9Lq1TZoRgo04TK6xZnzRPGBiqJ4Qo4hOoAhRJ5uevayLJVpxeeTBMx3IQ2RfPfuhu
50di2ApTQp9jn+IWmbwkCxLxVQiKgXJaxEpve7XP6sHJf6bNz9Dgl3R8Je9+NNoxM0RTCeLAoFYT
LHmkKG7VBLIV/oZs30xBjncb9taAVanT7Fe4mRMt+zv2z2sDSTgVuvHRjx+YljCsNWCUf6pbB3hk
zgIS0rfgxRUlop/nmEWY04zZU+i3XhKm7mV//zwGPmzD9zyL+pUK09WbLFiamaIml8yxL+kPpVlp
bnZuIKQ3VxZDIyfNNOT2va/fQsCSFDt5hKAFcNk/sYlfaM49h+FVZkMTKhoKHQV0rzY2D4YorEGz
X2RGv4NvKykGmWm0Wzw83tNhBIsXblRlxTSN7cx/W2UsBnS1OFfd/suxj1Xbjk53ztWNBQuWo7yn
XuLMTejSaHaiPzQ4i/eBY8tSYvZsauBmHKkybI118eMl9ZD/pfPkOsk/wY6Dj/YffMQDAvdlXe3Z
fsJj0Mdaq0WgLDUDMGAaG3/1lagtAuBuYZ68A0W+6ma10FQ9svd+4cvWDpznPBZt8fKnPm2tScem
yfpYjp+6n7rOm1F7n04WuGY71RCArOnT626f1UdHpR72cB/XVtb/i66ibowFO/849JjCHrNu3/Wb
pb1dSfvtJhVbqprG4eSdw5dEkncu3Tn80F+Gw+MCrJtRNLGwquzh8IWckj6By3v+PU5pe8seZUDo
asNHp7lujiH1Bsk7KUHPO+W7FOHeYKHBaRslDl95Akrs27SJ9tp7H/M8lUIPAmgmXRJLCxgrlw4+
gQXeWJmJbrdIZEs98oomYA3tlk6quopqLPELYC7A+oZDrG12fNE0TW2ig2eNFShmXnLSPRiRJEvZ
4MWJz7Ro26tTbTRJTDTAump/ESfr7BD89HVvmEh+LJGRBZumqTBORVKd4b86mSzU0VACT5OtAH5x
JF1lSLBHtnMVom64E5mH3w76Ki/r4LTs0DyZPHdIdhFkSOH0Zfc661nlIQ/QMNM7qUrBqcwmbTPV
W7UpZiY+GVZvPEK5r7WRlHSJoq94q0JOGKgeYwR8DnHQeY3ihviCrhaznhCQQTQT9eDSooqEPNYS
+HSTM8IJxQM/QOy+1KIUiN4HGbRnHgMxLZST1NwPpiETByNkJmU7seOUgT2kGGwUlxCse/+2GUHH
ZwjCBNOoBOkYCWY8NREMl9ILew4MZ5TqCUiaq7nthWnYiaZnQSctV/3T1umbokQ1Z2QKjFo9MRjM
WC4V3JuJ+tQQl9TCq/msR5f6t7EC8nuqMJQU1211Ysh7rUaaMTkFNPOw43QlwHx2VD0K3xn21OMw
VhNmcj5MDrb8wMOgJHlIk6uaKzaOZLMrZRIWZipTTqxbQ2ySQXleGS8VoYiAqGXIjnY0TntxP8TY
MmKNw6Xa4LRXG4txzjtuL0n0z22RaiWOkiJX+EDctPVVjITQzfmi5S+DxaBHVHtuibvYM+i0EYJq
O4tEsd/F0fWGTNcZLHx9VWQQcMK1foNly25rPvY56l/HHR78VGZpu5fua+kkwNTDyETeE0STCnfV
BBDuGNA5LxouemqW1N4YV9LsEkm3DgtGN79kZUGsSR15tErUKhwHVOe9+9I3g+g8ARsT2wfICuVi
Ckjbn5G7HkPY7YJPAhCr0CxVYWiBDOU5ltM8gomqBwuKcoy6puF1+VicuzjfxAsHUBc9fQJRcUR3
ZNs96A/6Yuw4d5fVGEsbCPZT7LZtd6TjZ1m67d9Q13o0beH3JiGJ7Jh4FUt4p4+bqqZmg0Df4m7e
w2S+Y3YyL2uKtd7ZMCpzeenzf/GMxEyKjQ0XwJCc/1326+t/HTaGp9rvOIrVc+S5RlKX/rmoGE4f
RpK04/F7PpOV2a8rbyWyLE7u0fS7mJk74KOM6jktIHUJAwRVrrjUFHWeYf2MHRMc2aJhsyd7G5+M
WqDc7yU56tLxKF//tiK5dTaKFpXX4L7RrsaHL28jIRK9+2GZzhvSxH8Hs1Xk//yZC020T822iRW0
FrfQQjI1hX2lfN/KYQVGnGr4dcotU8Yl92wdcjb3OpM00ykcyFg4aB0yRfEiKX3MqhDdPV/f//5w
RpW5zcqbokIJDJU8/Kv5fFwDaQPfqzVYiXjwN7JZGpZ375XM9uEsXOb0GzF2CSWiBlK+uEdqe9HF
/PQpRIZF63eIcGJD5i6w1n47XtB/Es/Rg7jkcT/rwrssVWe9246u+/FIWZomqSNoWubGcQse2/Cq
T29khJXWxeUJQP7rjg/YKJQfnek4gFn2QNeu9SYt+U6OJAFf1pPyaVKjfQOiUiUcEVHPscTKU2VJ
6J715j65aWIpaeiIFrOkdSlLnGtOvepedxErDs70Wx1pqcB1nhRMeJ9Zyyv2dLLNYtl9t2ZS0Wja
o3vCKBwhM3QtXNISUKVmMakzwgDJqB4U9iG++/Qnd3wU6C4X1SoTP5zmabQ8CwOfvhOJjuZNlAn4
7OS+P/SBBcvPAZMStJTOa38zfWrjay7b3E9cR7S2fQygd8Idd4R0vH9YQSogDBRZlWwGEh/mdVr8
10YRmo9VPhO3ZPhxK3AhTFffOWLhuU1oShNtuGpUckg6SoT2eLnbHiRMlo6yi1KgIKVpDJu7xFLf
iMK+rikx5ykJuVm83mbF/3x1VOn8QYz9ZhlHlqcvMkUVegE+gh8Q0zvRSumENHHQYixOi6heaFag
5xenN/aLjnfgiiTgn/sNspLNWl1NIGFxfEZnS7iRsINxpIbatrtG/VYzwkAtmOMjnUXZvIisQ8hg
iYuelZNmDjULpSwChxtsqbU6mMox+wLC5f/un7qA9j8lwxjN3pWt6ngOaAGN3u/Yg0k+IWKtVfJx
5eiWTtmxcGgq6K12vgeiSZ3Q1A0Jhcmksgq8wzbvz+qp8mbg+CZ/OyX1+myqhKGq6hdexnmdiUjI
39oEWRMFvlT3e46IWMP3/pkoA1GIxSWM7ti0qoAoeMCfUZYkRoFUZeSKacDFZKsNfvdVfLvk48wX
dVBKxf83DgdcViv8z5vwOcV89mHu+nCxeCWikb+hFYJ9x5aPJlw38gMXvUzFDzTC8L9TxmFmi5PZ
w1pEgqGGxczDIzeakDOo3JSlVLN+NMKMvAriSzEk9cCtG52UT2V5TrtlhxVG3B+z3+RJwjNo3rGB
825i2rgylumfdCQaTU5Peb35j3EQX8HKXcx1SZ2XgvywmFWhJRxEAF9a7xdTYmAYKnt2wgg+FVR1
9aFdtG7Un8b+oXMwEwxYhescRaT6++BKoi3yQxAtdadym5IsNSpSnQu05o6w0yK4VJC3UAXjlx8O
3aO4lV0eT4rd06PvsKVsffj43krYrS6620IuwdWTmHeWqmv05VNCXtAMgcm/tDWx/ioRj2EomQHL
TFeT5sfh7q5VePmdZl88a1fDb9kon6LX0e9vNv01LcZmBP6R0r3AFSTGp0higJUpdQbGpmJ0Ha5y
6HJSwRZ9qWeTlxwE8Eh/yedfLcX0WmbOnVzeTl34f3yszXFdlli4ehTh9xVnjuDUosPziuoKrm1c
08yteAjOceLCibxtVJuKUJ0XLFWzjKfqNL7AcePTIKHpC56BDjj3vfn3R6LhqyepBiWrVHF4n+FL
Ycs+jV9PTjY7RS/Wfwj3bZF5X2J8EV8zw0SqXpsAlIlr2I0kuVdwCPa0bq7GI8kstvnOjHBoxqmq
e1dA6sJbuA49xBkFp0W+ZGpDoYNTXGN6tXtSxrGf3TVw3Asc7Qussr6vRkkF0bJieNwFilyHTfxm
k1ixQJb8XAQzwuKrmuiutqAC8BCLQUT3LMhQ2DW6MCVgu5bqoQFTAaEk5TdMMFlFBWsT6qjUzU+e
4mqZkQpT/5/E6860LIPiy/tUasCdMyV9tQSbkX8kfixVH1jw/lfjYnZbTSVtkX1yTMRia4+LjS8J
Kbi3JXQsd+r4WqgiZS1qcvEnW1ReiMp6QK1WoZqAc3ziRspa2vy2uj+Rhu+/eZaysDM6gNvsWN+4
pEA+lSplHLb5hla796oMs5VL/cXybwzfo63gCNrSNTTG9/Uuzp0gH8Re7wHh3hQ+f+U3RgTJWM58
xrZub1EL9vc3Lg1LmmZXSAhiLZnAfjxDNENdLHc01/2jTtrDqMSEox94u8ad7QB5GPPVGy2JITle
MvCBU6/t1Mg4O73Ylly8m3bM2dsXTSqBlHU870B3yt9Ef8EkfmRGpalkNUibj/YzitpVoEZWsuuU
KkHq+co2kd7AwxhlewTwHGv53B8iN+gyugq6Mr/GSjzXaWGUoXGx018NZRu3mx1egR8lBw9a+95Z
d7B1foaPforSQim0rcrbukoFWMYlYlEgPJeBPtClgKlSh+4wfZ/zwz4eTlsBqgwVLKdVVUub1x52
YBQJTb0tC8uYMwMaKxSdIQUgXlSk8rrwMtN7JqTOrGVM7h0DbfFEW4GFVwPZyzeFzsMfISmB/Cju
RE3c2byxJHzuJcERy7GXYZ/2+nnud9vR5SgJyX8Y+5mhVgMfp5Gxz/LV+YMkrEpl8R0Ct7SXROoH
T8CjHEIvRxQcMzCUBUcbxfGNuJr59Rgg1F4d/Pn7lONsgdsUn020uixJ+vEbq9UCIva0RsCuX15R
iakSTVEcYfgco8NbpRNjnMN5V7qrohQUHd+bQOgGe+TjGx1/hzzdMt0UYLbe+8zkeIFuFabTEHlH
R3d5GxX8GKcFgfKkVEAJpZsC6ZgFZBmjJmqXVxKRuS9d6t5H0NkBZG9NsW1t6nm8L0XfiOnyRyVF
c1SUlzASXXhOM4jJe3TwUfkhbg1bSDbW994VA2nWEZ5q+uOmybgz3ny8knMNjqTBZoWHzO3BdCCK
joeq57nVJpgTChLfNoAYem7jKmQEU6jJ+syaIU240c2wE7fqGyhgNme9DdzMRwhqwOvB8CwE4Q5q
uJwvNGI53EYYg1RAvple76F+BSJ78uqlEqc7E/os9W/MzmQi7utM2Qh/QlP6zv3OQp2E9fMhznpv
0i8jIOkgWElN3bFWrVz7LDzC0ZhsF6+zlJuYuylDvuegdndRR3m9fapHqFb77D6zniwh4ifYR7eY
+6eJabSxbrKILvjmq9+DptnCV4biqw4pepwPpDk/r3Y67nM1r5qfcueIB9IQ4Ks0z5YwVg6XECZw
NA8fJmCTSJ+8I6LnnoW7S7PDO7MpzPcxKoQtfgaPHFzVaG923Ljcx2I9VOoJNoT95NJpRYdP
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute box_type : string;
  attribute box_type of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute box_type of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute box_type of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
  attribute box_type of OBUFDS_R : label is "PRIMITIVE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay
     port map (
      data_i(3 downto 0) => data_i(3 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2480)
`protect data_block
Sh0j49FiVpprZIIjre5Za6Zmp8cRNqlhQBpdJMgiCxJUUJYgdY3ohkAcPgoTRrDvAKECfIxU4rck
ZMtCIAxkuR/gGgUAlRnrl8N2K0yfUeguZw8O4CLp8s1MFFjyoKjM4WOn9gsrehZ4tXn7JKKIU/N6
Wn3/+dsJNm92dNhZfDEaqm0ufnF4SarztA8xjWmligQcx+Y3h6HpFSRh0h+LnOA1LWEpN97jyD8q
kiJeY10ZjPodcyuxTyqj6H0xhYUosDHzYOPBuyUNqDhDECt48oSFVc6KUa67ydhw3d+ovB80miXz
mpJ+a2OYdpkGjzO1weL3fKgFYJl2Kx03I2xbTAP7HNlJ+vUUEmdtzeV+3C9J4M9GtuOZ0CiTf/JW
bYp7B0BYqDT0W22mb9sO3zAbVOZaa/qXv7L82crd1b9lVEFhmDiui7Tty6dbbrMynuIoukQ9VTNi
dQ65GiZrayR3Co7UaLUPO1aEe5kci5JXF2Z9YgWGwvbZNn0dxlBFXNx6RKvZUSQgP0+EAHZDD+b4
NM/3n24eRj+GxhskuSVGnAFVkLg4dXWqJIL7Tj2HUXZv5BaXqYlVC0PSXSE+ZlI8ouFEPKv4fvI2
v6gulq4oOkId7xi0oQ1kVOxZs/4w2+JmpwEYkrd1fuOdBAwIl+Q8MEUS7IrbiLeglp7guX/uICpO
XC5GG7K7TVFFo2WTqxA21T85aOvtZoifzxD9QI60Bk29ugAcHR0Uy1IF+BbzoRorn9voPKVyLK6F
ZcoW5fi/Yi0uilEFoCzFKg1m6J95k9OrsMqAfwFHClYrFXzR/p9BoR6max3NVeNpMoRTQ2IFMXpG
erDAY91SPeGTQT7nDyi1GpoBYzoCo4392lE97jyQUjvcRjm8x2REnZv0SmNysLExdfDoURBV2W3W
4OzondIBjQBSEQC4HwyEilG5aRezbUpdqA8b/tb+IeIb6Khwz+HSg2G+aXFntOvk3eWWUfGhcPGB
jy3MCBev0YaNJOSzMpz+/VBrrFvJ2j00kEZ7GJl8Tswo4NjEm6+IIMuM4NaEtKLcWqk8jI/oKws3
2Fhw9XYujSwUekB1mb3jnAbHbt1xotlFrBtFTZEfCsOO3N0X1vrl1sMQ3PzRC05R8nzFL5aM2nQe
XzmvulNzeK3mQth5aRkqYxzacmR5iuUZdffFlv071LcZImvKL8cYYeCqBA6HE/OXiyGV5twtqFJe
Qz6BG4UjtVLFBKWi3ck6D1gQXNR3Tv1tLez6NEjbPUq/NTxs8Hm76pCXwLFTKBFZeGTxCAHAxJN/
B1AkEBDEmvYFqKA/gj7VxK55wxZwAfyJOfIJhCQY3188SIJY7gmILiBhxPWRBmaGozz5PNoJlWOs
ZcPCjvZ/C+iccyqLXHQkxwJ3Vd0qLDFqbt/t4HnilSWDq++WDhb4FH80VAEWIxWbeAl1ffhdYMuI
klhdZ6Cd1Q/2LryZv9Q1qHKppDoK/YX1jKmO5kEdcTItl2JFiyiYoarXKPvt3PDeePEg8EAUDG5G
BGVrxlIZpXcDD7vN9aW3zXljb0rgoPETtdug5kshRvR8k5N+dGTL4v3Zk6zx4WGWSSS6sU/Qjlwb
wSdGPDnCNzlb8Oej83zbmY/0kgcX/JQ4GxVu8ObFDqpDiZsh1KFp9lfuW2yNr7DSO4O9LV2jE3p/
gzQ6Prm61zFXWpyOM5E6a8+XIhJsh251AdKRFCQMSze08IYGmSnUr3eqB6DAmP7RulIwJ7f9QS0L
gm0quzMjkh9GzQaoX+B5o2EtTofEzigwMEZxwRRAK/LGxaQasbA4OuCTGwGKuqb7hHF0KihTlt2m
BHyqSZE4rnGS3/8XIhIKQ1FzeUbI4YKOzIKt5McMUXw4vczV067fLXZ/VjVlPJt5BYF29ORsrtiH
DV4HvlxsBhhQVfaSQTr16TFBb7RmcH5AHBC2GjWOOPFieFvxbSFiLwOc+KMbjJppJ4Ej7MutG43d
eAJ8Eji8Ny9WNOdD6oj6hNKeZHdHIcEPuzqKGB2JxFUqmbuvI4Wki5xWJzocNE2VZKPWgNR7q6TG
UK8Vx/Qu9K5l8JbsP3eSBBhdaN8DQP/PJ1Tej1IfxluOoZdqL7UGjhUerkMBn7I+DBEKPJ+6AR7/
KGr+GdZKhRQxZF6F8eMpw20uNxJabrGel5GKeo7M8RZyOr0a8Kwa/9Rhwp9aBq7cYDlK66WjeOgz
6U5eH2tKSFUoJD3IBe0KAUygv/+DofogLjZHWZQN/yeBn6yX61NfEiVkVC9RutEu2mXbUBuTW5Gj
jZ1XWzYwfjirp0TIxL9ETbxZm72uaq31wSjqZ1BYiHm4Yrd23zrsbs42PysJAafdrvSDJR5vnEar
LaUAyF4QQtckkqyUnNM1jgVquFfeN0uCjyJBd+1iLFC4FcfK1nxDwRMgnf5EmHXAkpNkbQhHRuZb
nqV9R2a1agfI9NpaINNZqThfTeYFnQv+SF5zAFTtZ80sezJjtYD601RDR7X5fi5W2wY1lopkjKGb
Kp3AdKzURQZdfzrgsmXnGA8xaGgOYJ7hA6A33x1X59mlYqSa4qNRnCX/7kXf4FmR1B3kDb20wfI+
IW98Mj0YbB7CEKZsByglvSOPKYwIzdvrTKgez7lnCg6Ig4ubG8OWg9+Qkl+eWUqVxMYkqF+rUg/U
gCKESfrbEJyz/aBQF99OkXh9xy9wjM4mtXjp3bvvMKfSrV++g7t31RC/Avr+FpuKRU5Xj9WG5ApE
xvR6NnJLs20P/fxhB4vEJJm0Tih1Rqyf69vScJZ622yj+PLjuGAT5gydmq64CVO8NCJ9ixwqtNEd
D+1gd37J+of5T45FHs3bvS/3egzXv2Fdg/OvHFcWmYOUdycmpFKbDDnkh1J0czhatu/T3OqClAzb
+PbQl8lo5IRMi0x3jQWGRvOU8/lsN4HUmP4qOzRpG4eLg2acfWRN9irdonH9yb3GLafEpC3e43ou
1pET9X+Q3DU9fsXNs3j0bliRvVl+OsIBMdlKKQqEMhtEwN/kTi66EcJdz//YwpsNIMWpzTuTghHJ
X8eZX5JRSwPxLX6oFHMjzeAJPTdcIRc3nCSoBx+Bp3GhkfgmAPdvoEqKEIFySp+A/Q3hHvJ9wVCx
dpoGMVhWJo2IQ5JWI/h78ja8PwpekYKJwsWdzStD+zXWDBvBPPvofvx72gDqzeWbgE195URYtGBO
kYHNrLRk/JLFxtSOo+8lkO4d9ifc1Oiipbq7mQ5VesW2Z4fJJJlTcUlgJ3HRs2wIa9yGYS44DqAn
lp5ps6CF1S5J+5KfyeGQLVfB58h1jrus1EDrP2s=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 3 downto 0 );
    green : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute X_INTERFACE_INFO of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute X_INTERFACE_INFO of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute X_INTERFACE_PARAMETER of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute X_INTERFACE_INFO of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(3) => red(1),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 21872)
`protect data_block
Sh0j49FiVpprZIIjre5Za6Zmp8cRNqlhQBpdJMgiCxJUUJYgdY3ohkAcPgoTRrDvAKECfIxU4rck
ZMtCIAxkuR/gGgUAlRnrl8N2K0yfUeguZw8O4CLp8s1MFFjyoKjM4WOn9gsrehZ4tXn7JKKIU/N6
Wn3/+dsJNm92dNhZfDEaqm0ufnF4SarztA8xjWmligQcx+Y3h6HpFSRh0h+LnMUE/+Ji8wCM+Q0j
bV1pnyDQn8VUJrliFBW410B/sfc2c8ieiAmo9S6+vd3FnDCKcR0Zodgms5JZjdZXPRnj/2xiCVzX
7RxcXgfE3Wh9PN+tMW8Z75Jd5O0UE8FQbCj3JAJkckve51bKo1RoMCUd2bHsu0PsMtVJfsz6g7vi
JD9OSkyM8ZQQJXadDTC/TqNUc6XXRxJg5sOiZBx7UuN16xtdel+15B/YNkWA1uORnsnU/tnzBrht
3xRXFGanlRB+krKx9DW4rNQA/g2gMabxx0y8oKUyP4YXeFSl+rMJQZbSvULkl5H//TbF01E9YEFh
zeMKgsTPM+eNWqnn/dcBuzAMlw94huOgX6nTBN4LgTw4jXWlOr2cJlBqydTbl5Uwjq87JlAbkr/t
Ws9s+Hzq7x8cVe4cbwBbSjSfiT/8m2D/zJhLX8rYfGk75e4C31us0TcIh2B1YUsNhiJ+KQwG79FH
LMKbi1eWlABeRlyvSBFBhWWCdYkXWuIxDgwlT9YXh1MG4q9XNYPSkIcFiJELNGiHNx0fXGRuKKor
s/Rfj+fbbQMZcZyxe32O91Jby3Y7DZHxTeobnq8MQTXuBJa6RAqZPldcf87TNooKl4gUf63S5jMV
AP8zFSKIJvA/qfF4QwL/yiGeS+4tOpmAOFYw3FU5ipKnNKR8ms7qv3TKUn7RjJYFR5CRehS2CoWW
tzjHMae2PRL1Xrx6v2ejevphY3GZevciYyW3wxvBHXYXSI5ybx54QXTYxc7hZSs5tZGtaztaqW5C
wTZ7fBrKN+IbO2P5tRzb0SHt0vM6ktP1PGHqevE4BZ1l4D9qXHAZg47x99DidfbxI2i6a3gOZp+O
PylbGpBDh00LvFXn9E5npoIrcMf7rxOY5rUSohCgRKVX0sU+vTpSMtVuJ/BJN8rE8e3eS5Z63x0f
7ZxLza5L6HrmqKTVZwjo13UxFRkyAatH0tWez6S6JVMEyTODlra5tJI3gcq+MSEStKrGnk0nML0u
LpRa4GawEu9NkKHxisdmRN36Lr4V+vOTC1DxoL2WdTAm2vb4QS41KqPY0nCh12c/2GKqMw3SwgYJ
fUK2OmWvEjOC6WJ+rheCaMPoYe4ZFaVJDbfkY3eXO1X5/oIEEtY/ZENtXcw6F2DgqTiXaaOKZv0E
afo2HMdOAvE7OWlIvcCMBIgD3tQqRc03JdrgjgDYR/NynhqD6GxzL1ztU3Ax91F+qyRdd7VGGj2O
vHVAIBdZo7qvlULCrkLEF3sFyKhUkM9kaRUqZpfDunyuAJYkJ8qzaSjDO0O6SBgt71AkB9v9Zbn8
hVTYhw+Pu0HRXblS55Oxht7tfhdMw3GvsxYlSy26coErYzdJeN++FfRFLQf8e9i/fZtvwl/o52GS
Wl+9JrsV35v1sK+NsOi/7hSVX/t/nS3xFaQFcdgkJ03GSYHjf7zZvC7Jw19/VAaIUgQ9EM1VgMkD
q9bJAI1U86HzY4tm5jfyHvV3LSy6PP293w+vm/uKoYmOYwHynf4eRZPCM/oZFsRC8iO3f2BKIhL3
NObcVX0r5FTXkmPoLdrk8iByeb+C25IIMo5s2Vq3PURCvhxJmCy9pcG6ErteDnWegX0siu/LCcg7
wdthUL8joS67GtcHE7I3i8EKvGJwl8Yt989J5sZzD0ORzp2w0g7LRoX2MletePrz679C+SDbhUct
rkaTPkrTWt/Kflvd/EEQRasqLaoYwZ3VUHnbXx0pCWKnVrQdj4IsY72/bLrgxOy1vi4mH5h0UQPe
G8ZmmzZ7vxJWLdrBIoxCNk+DY6Ck7critiWNOW6+IbAUv00HpmiTEAY59Iky6DvX1uzB/B+3DaeO
ZJ5DjjhW0xSZPhMBjMNqANBeuJuwkQegQ/5whE/FpDRbt54yo3i/osw+IhMtGx0xxeVwVOYvgJbc
0JwE4cnv6PfDhiDlVhRwl00XZpwYbzvmCSlIHK49uT8/A9w0+PAjhx7uIRAk29s13P3m6Om999fG
mkZg7FF3c3zTqzb143dAqahNA01/kMcnf8j0nYD7zYv8+fWB+uBIvbaoJuq+tnaPL085UEUFJ7Il
Ue71NiKrgXw01TD9CPKHxSdW6YAtG1rL3Ui2pfnOJGXuoJzqE3d3atItJThp+W6FDOafWhBc0kql
yEISIuZHBzltGOcU+jC1F6M0/nZmW00RvUPvF8l+C1sPaoprFMY+/6AGpnH/tXF+rpxQKEkNQV9X
IBKxgdRh15fhYBx1RbmqwFL+drRJRIPL+pbbh2PUIBBDbMwFz2ADDCI9H3T988rEcAJbOFu0mp/z
5LFwqOQzcQ7OxoYwYMhqXpqvnFQAPnsyj2XNPo16CNfAQ/V/3zgbXcNafijSUcyGHdkUW73irF0R
LkIPtoFCWpOp5bQcnYFXEAC1rfeEJm2blncaVoVqS3/7xR2T4JqGPG3scvFbr00b5T2HbKdK87rW
LeOuD3wDn55jlGz5B5k873CmLnB6lGu9Bc6wzRJNbtW7f9niNPzkReZucHYG45udCy1TJfDWeuhz
GAhlrjSKkGiKIH+qQQxSbQsd+yEfC8pd+gENjW8omms4NZ2PBTAUEtzc3aPc7WbCb5DS8EpeIPjM
2UUoQsavypZNdl2W5yg9u4wMVdajl2P1P3aoajIR+Gs2sXd1HrFKvYJ2wao0g6850VBQfhwzFdx3
sSYwQJFGBTE9hqEcIQQjifNFvKTi6iv6oxVl5lsJaggfqzQ1tOWQza30/iYLXupNLm/8/c4PkPRp
y41iiWMosdTV2xeTSuoYMr8WOmLRkUD47B1tS5KuZqW0cUH4gBT5M3z02T5OwW9/DZu0Hh8opHNe
Q7TP8iAwtimT5SItZVvAMTqv+MO1/L7g6Sp5uik44T44jiMb/F1jO5PFYqPqKSc6SBIdvC/X5Sat
G8TLGJ5Jczzn6bnt2rX/X28aY1n3BllEB9OBPN7by8B+y9fjEtFX7UWBuab2pnAvxME/IQZcaCyZ
lYJGBpbI/j34YVZfOMnINbiWRaYR2/4+iLVfNzrN8HYcSlokKDpUkHqFmmfvp2kBCfHT6G8EbOTQ
KVaFKSGWr+rLl1GzTYjmNxBoLMjP/8Luhk6BTQirM1VVs1dWSx7OGH9XdUECRDh2GH33ue68yiEs
Wz+ig5ykdAqrFMQixOSDZ6Zu/R9vrtWXE3m9Jx7q4QsnyEQfMZdqQK6X51/gfiVc+9xmcSBlpCry
abgLQVKGqTFB+X76nuW0ghW/8hOX0SnhsFA6QR5LlHkoNf76ZL+JAv3J5qLU+Tcdjl3lkDd35Ixc
mdf2/jKXB8SY68YAv2VjssbgcpRc06GQOvDUEC7TDJxTYmV/LcF4s6Z34p/Lz8kJ4AieW9DNQjqJ
OJFf/EuNVsUcnEE/8rq9mZ8LhKEDfNpOb4kUaJhOt3LrMOVQG+m7z55t5C0Hy1Qsj8zQb8pSNIXV
ufWWBo5E1TunSH1/RQS9o16BzwT9Il7eG5SnjpbytBEVuIgmo2S3QsEaVISaoxA50HsOjOd981Xz
02vGmGBb/yCiDYGEqzQ7l1aRr+Uqir+BnrC0Ti5ilUStjWCxKQ8Z5HtPV/er7yHCrtRYQgT3mqkf
qUCnmLujNHQ1bXU0de7ScE+6FlhXKpGuk8DFKfVvqHOuHcWXb9D05whHOPXc8mnP799YpQUIVq0D
We1ziRxs2LaPfG6vTmeqAr7s87rFtfFiyQwdfE6xWsRNQYV146SZAxIiqMSrFj2QiSvac3jjDVQ7
61u8D/gkuuI0Yfk6p3GQTU1TGdIgdhwmmgcQqPXzgeXapp2mMOt0ULNgYV4E8BKk5KUOaQGAkx8H
//rc6Fk+LR2MlHNZu79Vtf4/Y96O7Ysguc25Tk5Art7hbmsp6t98a09h72xwAlgvivxZjA9lEa50
iGIg/7A+y0MoHUtaKKP5cWcKOqLKCEobkL8gDxFDkJbbbOKn8q3QC0++DmHPQKQWI2WFj+4nUqcx
wr+D068H3arWjARnuRYgcw7kKdhBZ7TMr2dQkd89wTfi703eHm7vBG7ViiRT1BrEtIoTrF63Iom0
cM9yv4KzyF8fyIA2sDRpsmc5YtFApyyySFI/ZTYRX/skiot6N25xn8CxxsQdz0rS6pZ71p5DqmXx
3Gsr9fh9DNYDYz1iNRnX5+pZZWawKIDCw97OLxwQh9d8m9CDQkN7Ltg1gUeliR1gNs7ZCfJMXymX
Vn6ADqhGAteS0i7aoGNNCl2HPrOS8NDKPZFgZE0bUyXSAmWh6IvQ1GO1Om/M9r60c8c3YxYri3jr
E5Bqc8T8MbyAdRl50hz9+FSmzi7fTqEGFKd9ofGrHRl9Q7gv3QUU0TbH2SdMZB8H0qPURAYyBRHi
EaKRTUbDHj/BJf4us+hTHMKJorWwBDeog8VwC2YqcaC1bZW8lx8s647OWKMHjYAdpFoJt45Zn1/C
2+bLw90+eflNyl9nNZu+MqIBYqcg9lE9TSkukv/x9+YOssujhiKzMUcnBCWXwnUHgznW9sV84oYf
l4/5K161FByeeDotIrxIjdptXJpHXjH5fj6mZ+bsoFfAmQgmPWJcKPOsvwIvkgS8e64/6M74Z603
zy5KzNtWKVV2Ed1NA6+/rbCR8tET3HCpkE4ckBQBE8PxC4slZ6eLA5qF/bGIrD9ff6pLvn21nR8D
qqKBlgL7NgAVs/LmariK4KavJ4n9KZrFSrzGCp0+GDe5ieIGsN7mUPe6V3pF3JfJe4D6bTZPrwHm
Zav13m/A7OonYo5dsfNB+sXAYDolp3ZR/z9RXXRmrOlwMnNYjudreO6JNWhqTnOtTtFV2l8m/2z4
Bxo5m3je4ybGPYwDmXPnx3IdEs4xWmjo2My/Y2fGUCvRiCTt3rUo/D5DWJFlOG5my9fAt2Xe8UEj
edrLvAypdjAEumwoE63k0Tp3c8K87/ZUZpCMqgqlFA/1MpakOR9DFiNVkZ7cJ1/GiMyWgM53B1ZT
DcMusSeHPs5QNg/tjB+747ZiI/JLuoaYx/tqybEjo0N/fVbByfsWd5R0ZKBCnbz0UjE1Dq4rJW4X
JOKTDgsTkO+FFAKr7UFkzOVJzWdiewCCOpwStAjLaaHkWLgDZ50EQ+PtiLXaHwN7WrmcC3tWh0my
tMTBhV+ngvEvBxvjVtIymRpwMeptq2AqM9o5cFVCaL2IsHkr8gDRVVWh/kbdRPCGIwhfgdHXhDwl
ExvqT3acaNSs4n5a/CNfGkDEGHWWjA4Z6TBYaAbVYUXjNBBE/HaG5Xj4RoCB6mC1lxVjVgcNgMON
r2ehI21jbXMnKGF0wLl/vCgfcDv/8XqYzmblo6l/KverGxEm914SwwumXD/2u49DHywk15R8JyOS
BvwmigrLpeIL8umUSCrZGELqy6cQkPJ/yarOca+obnEd9ddwvJIKPgfzWcUT5NTvxx769NMR8FsH
sokUtZh00GDHP/a6p4k7f3pRLdBr9xag1vjh/Kc0amfF0KsjUqhuoZyjhRImqvzD0h18xPBXP6dM
wqqTRTVKr44yR1ZDPfdTRQ/+/aPNLojFTUkg4R9vyTqg0EE8gG5Iqy8jv0aG50TiiIg3bra4qQnJ
HxO+AxN+G2Zfq+bMEvK0jLHoYcp9l/7oHGC3Y9iHtN4K9YZIDrOEMFSIbbEbnlZYaMZx+xNkn7X5
jcpcbUt9VgVwhjuDaL415JcNxwdJ+jamIGyRHpI19++zlVBrGmeXLowx8UP4+bEzRkyV3Kn/u4RB
0UUqZRgu33E33zQLtsJRgyEIutg8HtqV1DPoTUE8A/sDGgma+psMKrk7ym90HsoIBwfzMfXpTWT9
L4HcPNHpd3/COSZ5A3Bv1vck3PqAYNSUVJw7idBhHYxgG0Y0qfz+xsUZ10xfzRymJ42/VgxFdIrb
fWuOVJmul2apaMDfTJnCEejZvl9kjAR6kqPe4Km7SDnRXSjTKRY5oz3AqESzh+aUtZcXZpJf7i86
2ALCI9z/KN1ZsKORlTTUWQ2TV+2z2+wJ3/q19WI0CtsFIPQAhjfB6WdvK0RZWy4mgKoRxRAC6KyN
3MyPGYHwZ3Oa8aiqBOPdsB2XCSs9FlG32h1OW5IAumqnCmECsxDq2up71Sy3agtgD+KPc9sCQ5ON
lsusOcVdlrcV6t6NXTrFQAENuVfK5+EUg/C/+1gT6JVpnv9zLQNZG6WR/QfjDfx+lbrEK5X9x3yW
dmJDpfay/U8n67sdSPX06JnCgpWwzpMQY5i0QjwyF2NdFCtAnkKxQWk3wPzPHHvH2Tjrylcdg1hs
xh6gzTriwkBdTZ1Ez2xo7n80HWMZH7eAkkfIHp3ECcuq+4T11ao0Cz8QaUlPwvVFJATrW68mVEzX
Fep3aFGbtAn6gbHWOdVwhzlwrWrmZy4T8h3zTZDIu2nSD2F9I4/wFAJG8AFp4rjotehkWEShcry/
QldMvvRnO1ldMEgivvJEL0HLX5GnEfVIi0RFjmjeWVUXQ6LVKJ63P0cSpmXeifvuSa7fR3qIZ7rF
2q49Ugv74aysl3HM891bWRwIFynoz9bFPLMaeXjH4QVkn5WnbzXSNM1hOYuYPXm7ggSB3Njs3vrW
WOWeA4a1g860Ea2d0VQ00bjIVE3H53xnf8GP94ZG8rpZ1bKwzXcDrpY2rcXCMwgFYaXCU+bC5KYw
Ivp4uQmPR9tnRtqZAKTZEszwyj5u4SNqcKj8dl2G5FUuESygUWzYNe23FlMNb+hkB9lgy1zDMlYf
XaTvq/gAJIoPC1Y0y3PyaFidojmzfH6oBGxjiWwGghgyCPNidh14QBznVvspQSDs4OrG/wSOADdd
/tjrZvbhlVwkadE1Z4LacegwKtcDYaE+bX01ciA15C6c/hFnGbvZOr3mlJyO2EME7zbTzb+Z7xUk
ye1l7xmPxlrl/KRh43mgC4CNzjNN7jO8zTpOB2al55vNSxTTwuE+tha5sn06Hy7yvxeczuk/oPn/
3Kp2tkL0r3Pf63gfI0UTpDXcPGo6i5i1ECeO/9V3NnGo0iqwOc8S0VEFYdzTB3oym4x+HXbGr3RD
tQ7JlOpMIi96Sr96Tj9NIesgVIGbUJJMpmlG7nSarJ1ilWL+e4bZL0bADVLSW9yxAKvLOdr2WNud
0Bw01+Z7Bsdd6MB9iAWCSZVgdjcNGQ5QN0v2kXTwcLvGdN1LzQ2DFXyRiwGBL/GhjQyCaa19Z3qf
0EscxHW9E+u4rRELbkVbFG+NwEc7oY5LeXoNC6ZYl9xJjgWPOv3nJCzBg90X7mJXqAiaeEv7BMkE
40iG+K7GhraA8fu2Km9K5O5VbHo/4eecdmStPKsIlBsXDQoMBVzLaIN3gPeZxpt28w0h4iKgK/ls
NxPwBB01ymbZnCjTY/ExK2Fs980CXNbhCiwURt2LUHJSphp7eGXolzlkdiYkS6xpCdpngRh1SzYS
znBrNd2h1W4uMLN8Eo6YbP80mI4543XlJ6KTcOBblpFya99ZDAISUBBQecNlhBAyawExR/ZooF2q
wpK5FvOuqH6FNCUoDKAJxsR6VfzdEEs8qZCG0rT90GNsl9ivRQggIf1NX1at/3xYCEWgvsXos4HQ
QRC1D1NBV5hsnMAn2OtyU1c7RWmTgQBCHVyIZdDKdm5CKANPTHWYtdHyRtlkCH0WfBm5JlHKw1rQ
lu0EmzJTtG/rudI8/yo3/O6k1b0yilMWUbZOWPGTdtWpOzUmkYd0azWrirJ4SbdPm3aCbTI/+v+/
nbbseBAFpayJjlSrcWxyPVAam0xPht81CZCrUssvnAq1GjKQ64eZnWC2TgIDmwF/F3EyEhDacycE
evX7LW0t8jnfTYatwkuRwQQ5m1/d6+tXONpoS84KbdxXhPVsiz5nUjnmNm46/jRVspFXghHXJfMQ
Kv76e007UgmLTg/3bK91GE1nV30KyHi01xpP4pwE6+xUXGwfxFh1AaE7+lmQGa5Dn2xRsyb7Wuh9
8ntuRS1ON8sPRhaiz4NtWklh2UkxHOcwpnnbQe/sEKq1yirp7RgaI02rcLVU6DAjq3UFrPIBLG1K
4QpDybTEN1ex97vDP9wkBUl6T7VcbCL8y5W155xEAhNRR2ybQnVhr459NCRUja7vbQU8/+je74HY
WJWY/YoKKLNx2nzDqYaQbyyjaBf1Gn4k+EBw8JVILVSraSgs28e7Jt6WwGeSbFnBDQIHqJFvUPNT
vIHLHQzL7CuK5CN1JiRFGe8/qaGSLdCMPFJTBCbglKtiPjP/tSBjWXlQmP/6TuokCmIKnpj/Rq+L
sIfzLQtyxZ9W5NdcuPa4CfUenIgC0/ZjoLDcpPCAUlBXVX8DTHIIpZNU0qaRJX2o94bdO/xrGhEF
OFE39+kGnm6y/JfFMALXfPfiwJO6EW3UPcOMZIHP67b9AwEQuCxxQAIC/4XkzFVDu/qDP31aTjH9
qw3FdeOn3LPzX99XaP5HgisEd3lrsz98vU4rfJyOELYIqt/VeZMwtisebQGviBf+42w73BkN6jSN
OhEQRSC1FArjw0AoNcEoutj4iV+YGaMja0RbKXJVA5gMcxxKrdpcm/nBMJSz028qswoXz4Dphj7B
My3j3asGnx0coM3gVzfRxO2gMMbQ1tR/jQxmZ3W/zDX63R/HM2dgxQLuLjBItuAzFkl3kSJ3AOf2
DReMjKJlQoQoJEvuNP6sv25HeYBwEBpE4y9Vn8C/W0LbjkMPGJI4p+EDeM6KAJvewSBWMaFPKNZ7
uYMmz7sl8kigm0CQ+McAb0qYDJrP3g63HQBltzm57HEuvfrLPgmz+SbJJnb1PsnIHO5H2Vnzbqdq
ak6hQ0pg4Wbe7P31SO6cqaGNSwW0+t7VlXhjPauvYYi4XTdeel7mq2KtLm9lIiuhP+74/M0ZKU3g
FQTdKqdcNh6pVhIdPMUlBirBEROaRiqqFLcmC4zhlP6pUky+jKgo2cr/dEXsWo68Kvo4rumqilDs
hdHfmw5exc0htxwkAAhBRE750km4RSTbuPpnfKVrI3cu6acrvElQHusOsPZbegH7+r8Dboi+S/r+
jxXcvPOW2GJjn60L8/2p2Cj1ZpQKFex0DVEamPos2mnipUu9dNOn7KAFWK3gr8n/ylOWQtcveWHH
E83yfC60AK54O9NXhyea5e5ERajoz6lPf/oWe0k/W8WGAjBvllhCLL6akyV3bmUHFsYWxz2SimHg
ebb2VG5An+qr1xWaLrY1Ble2gIx4yAuteekg9vIm8mJXiWMEKrM8ROjCycmgWCiWd8H8lB4lk2sm
x9WYOUCIsIRDKVg69/r+FjZ4Eu/CB9BxJ63hr9m7BOnCk3+7uhPyrfXeARcbQ08tbwvHtslHflom
b/ZsAt3jY7Y6r/184wMg1rFZNWAe/1VMnSWzdMqb4MvpkgMlQHfhbB+vyrX2HdiC4y2sfGwMlqqm
pry6AqNZJed5iYn3BcGmunEMSDRy4EOJmKJsTXnEa3lFPjvheOx7GNbavL5UTEqCYR4lV/oojOi0
e/ss8caT/7+O/DeuJKjQJShyVy27xd1He2UA4sc7T+Ygu42GiMExmPDtaVa3USdZW0fE/bpj6g/4
dOgkxvrbw4zyJBgRIdyjNPVDexsoIgDLEVRe6NqeFCx3X+kS9RElgIJE3xEPRcWC1DyX+sXq0kvm
QMz3ztk8tVv5n8DHE/D/0d5UeQ4zm/i6jgxYZsXzD8owiLvswkR+8URdBzIaG8+LAsPa0DBAjjAl
ajIR0M+Hn0BJlsojHM6fPB8aw7RqsdtO2Rr2Og/sV2hDDSlpuu0rkMDPcVUz2eeBXxMP4+PUerI8
Gp1EFggynj0nlR5xixRzbq/7slsKuUGuVC4b6dKCzr87slNIpXF3XHEYPIgOHs6QVuJUNtbTRJmV
0t4muSQzBqznXL6l0tPJjcWR9lvK7iAKgJ8KDIIa+FlqQXfkm+yB4Moxfs3qwSxv3gm+ryZB8j8R
FcO+7tmjXiWaS+E4EVUH53nCVjam7C8Q4AQ1j97+D56EC41Ahl0C/eq2Mr/7qGx0hQqVzFZYvEQP
VUd/0M+3VkUGHp+qStJcsuY7x0mismRRvZhRvNDML6cPZyEyHCsBo4Lr9YYbRN0jC6ZtK7Tmy5sm
/htnbrqOcsnE7A+5ZqX6nc9a8AJXCv2n8omPTHsdJravji79JDDvUNN0Vm8z2x8q2BMnTSQE+pG7
3VQTHFAXRST2KeUFkE0mcOR+ehXtseN1rcM95Qk/wgKknTi7aDvuf5PfcFG0rzcULwkemuF9QpVG
fk14g1+QQS5C0FrOy+KK0kVOodCvRQ7Jucr4T3FJoqViey3pnSCZ1wwnEsLyQWHb50eMD2V/miOu
9bvFxYgGnVN4QSaauvXv7+Swf2rCbaMVc38fwa+ww0TiqoqTxATbxwFkbsqeCET/Mvok9NC1X5p7
RRnb+WgRc6UTM77mLPhnKkB0kZ8Fk00WdQDVHzpEF7QNxNorBKDyttkB+h2FhrI8M2QoslhOotwB
n6SAMT78egnKvIo3KbZp3UURZodAkMvF039bVRpm7Tx4dYLLH2qlNgGHUjjdm9ruW6H91GFf+gQB
KCBb7LCbQBh5OrpNxibV4rU23imHzmQFA7WLeyR21D4LcKCerhHmVws7giCycULYTdzdaQJhaJQf
FelX+7W/wY2xRA0Klczu284LWM3BOVjhiVCYxczYwsQQ5mutQNP72p/XDlQH+khkjyV1gQyxExNF
Ewr/g6sSvEdCV2gKg0IHcBMuu8BpuNRVtk2+lXtXDg3FA3hti9HLtUNIpngjxJM49O3gr1vsHOLb
DLChBJCtyfqfTjUB+SCJOyRvXEzzrjC8NlTnyrVYyP5EYLA7eX2MLg7okNZ2THHfNaBVWifAodhb
JdtoTJJpuj0tBUFkNC9p73iFQLWmFazqseImN0NB6jEJWnP0DA7H5pxRlq6EIr7WAZf9iaLnQDRB
YhFJTMI6IQMb2+bBB7FTVrIZViUL9a5J0mMOGMj0pY+GnVM5icrYhGZ9rno60rvaR+6kuhUOGE1b
cc3ctbp146A1kwQlT7LBhP1ppEjmvf2j0vzT/6ob4nlUiwlWMnIxcBsmTYKaMMydcHG0HZyO7nac
Fx474DkM2/BqIjjEl6H+uuc6/cxq5WOW2CZCkwbWwis5GS7oSU5Xb6Nc6esXymJeWS8xa/ROgs+/
wtKuIt5umdANMeUl3WxGe6JUofAivkVn/YljyLLlK9WkjOwXS99dhqoVR3GW1UgpP2Rgs85oupyH
0uFDmOayGlJ+idqBIZ8sDLeEQ669Drfv09MtZFAXLvbuKvaaWHu89sP3xslak1x1fyuGwRE2gUCz
IHsCIY6zriy8vuk06/Z+ZeS4BSKKpJVbCrdziOShpl3ogrGzfA/qUOsT2D5gP9g0q3348sM/vFdE
kFrmPKiH0FkPHmCBzcA8dA8cnjpDpCtQ3h6l5/iKdKMCQJfS2wal/OSwEEREpQAacmFa6oiR15vf
ljYrfdyNk8ibQ7VBb9gY5LIJpT6wSr1t/nAVwW1KLAp83me6sfUL+7ZUQKBa1MLT5jWsCB7aizwa
QFhvq35Az7jHijwN3jNoWQa6C6++QEbcF3foLikxMOr5DlkFfDoVqnWLmqoGu6ej8u72oLU/Krlh
v41AXYuvvGyYapDhG1kC9YiZHgXpM4twduiLsl1vEBQGFvm3SpZi/pEletwtuBZp90ChCTmbgvrj
WCrujo4biWN6DCgKBzH++Bps6qRrGzulfEv4SGV3bWuEdgeUrPCTdtd2AIiXhP93Xo28xg00Hc9A
ZEqSWc6hG2ppFKMckSfpAN0ZjC3XTzI4zNl5vucTmCf/t2qJ6Uo+e9eBT3mrKgU7uGhTEMu8bPDx
DzbyQMrdF+FS+XbrvhsJmrCDT2YH6h4Xu2r10slburWxIpojaka8oUAOouryOUOMTzYVP9/XdRRB
detX44nyqrCjh8x89li3wZn7EyGqFqYIugQcUnK+3bPhgxWTUppCkjKJAiTxk2T77Smze0jEYbwx
5b7LXx43XBrRrSpDPQACIgQLeeEvnacXSkDOVnWpill7R+zGBhdLKOYHyvLTD6IORse6M5jXY9+X
yianAW7NsaActmC6I4KwX9yidaOc2MANahidMPRtgpQPzcBoif3gajPsnWlEQeEswv6ayBrBwXNK
N5oeRD45OIijgg7iXQf7LpMHF9QWC5sF2FIWzpyg+Aq2yov4ztlCuU6WkBW33EdfrCGFFYEjhX26
TsC4QoL8mt4br0ZFxaxZLXn1XEoCGwNiiQFY7V7O9Ebm+9fymHA5ewJcHKGWRABNx4OtFSTN3boi
wTl+7PUQ2/Q58I7Xun9m3z0j5YYJc46D8TLGOmXyF2WxWzjxUdBVeUV3QoLwU3p+aZmd6HMMF+Uy
Z2avaleHw6qm46kE/iiKasEeY3lBwftSq6KO0X/NWmHHJejKQH39beWe9tKM70eBd9QOU0V1kSSC
5RfZsiIAEkqzITI8wAZuuDrXryCiNNlDpUOCaBDiWji4V2Tuf5zIB1PMTOpVGucrdKyyopm6dYLp
5sEJmIB1YOC0Yu/1QuX5ZsEUfUxIpadsUQkNNv4Q0WLwbwwfbXvlX3Qqh9k3/Cw3XVRZ1l7Nxe3Y
zIE+Rll8gDc3VMN+DH+quFErI6zn6da8EnZsL571VWvJzWHxapbK2fP+F64mWGXmC/3HRwXgAhze
9IbQPgqiBpVjOR0alPTKMgbfmAmh+UHgpvm/OwVFqjqD8WudO1/PkzFoIlj7ujst/O4gbKqvOI65
zQcXaTv/bRWjjsvQqRzAIZiWFSlFlguBzuZS3S5Ja3l3xmsLW8lPnUZeFZ4jX/DgSsCROZNHx/Qx
RVvBbjPXWicKwSl+RtDCKplMeVdHJIbP/4woB/2GtVc8S5i8RfOuKyt9AhmXDtdwMKNJ3W3b6tAT
oSbDtzmUGPawZqgmHLHpWfvcXaQoOJcIwTmiow0LU7C/c5dTrhGEH8biVkB26aUW3SZoDgBM4mHK
aO19lWJG1jcsAedWnjLA3z/S8GfAdqd12vz+6UmSBo+XfAx4D144KtTXEMnntCb5ds5X+wVJo3WJ
La3tGo71VyuLDYVSxosXPGV7JFkgwxu9n2EmPVueQWoR0EoGITcb6Sru5lvtpPs8aZhZEpB9ODju
Fy8elZpI3EON0mQlbTTWiU7+xJkjvEM4cLzoIeKr7DqNqw3YzAnSzKes5kptitwNI1lm2xYIAKJw
lzsbeeCTtfi1J6cF7mc3PQQGMMTfc0gMFMOfF795ZGfgS8osbP5UBSAsMAUyIJtxncteAZKIzPdO
Ic/WgJytVU7Xnt/AhUPGxWNkGiJU2SOyaNMnL+aLuG0PbWJO0c40t5hUYQ2v4ARy0Y+b08JdWajr
2pkrAR9ob4J8yFBl8IzrvC18R8cRksvLWMvWpAebCuLcuAvQH3UE+gAYeMpjqEhYgDulUBgQ/nb+
ANUAlHj8gLQTcPNF9C3wI/f6I+6oNBS63hImuW7Zp+GjrcLU3qKky9gfhpixfBM1qKzQCzvkOiL+
HK2doMz79tgZkYiMPLxaThU1UELxxZ1M6wrza5Qh79F6+hkhpoETkHxMRWb3zDdyari5TeExhUaK
LqYs/oEqDzDPuJHXN66O3txbZzxseChTwXDfSUIqNcBok5hPYw0ZePxG9chFQHP2VGVMNC1jAjC3
FXJ/CS/BGfxbz815g36qtm3hdtSyrhlPlOwKG6h2k+AkQLZQ1riHk20YEH4CExcstuMBC2ltKJbw
W/O9xtETOSbuLR/3uSiPd08sc482h8z+iBytCPIwzVsrO4XV9Ws8gL1CwEMYEEyG78UAauyE3Yk2
7O2PL5DxqN7Vp5yR2uwMLMBIelsqsEltO4/EANkFfdrnvqOdl2LzPPcOFkPv/TulYQr/RbJgDGI3
y8tPzHf5ZtvAhsPVmZZrI2j53iEkj4LhKMgqd8vgdLLX3jtuosvZqrt5zuRHsJX5aJI3yfCkxSeb
DnIkwcnQ2z4Ydb2jP/IT/jdgqGaBwK6xIsPVOVGBKjSt5jYhxXMHKff2HwueJTrZwEGxw2SM1ArI
Aj/lkI1Q8bVIQ1eChfRrynnSMyvIfcA6n6eu0b3jR0APLa2wRTRQkbQiFr/N9nvhIrcUk05o6/6Q
cyVfniR3hM+BqnAR/u5Pojpw3Pb5GbGq0GvEzlx7GKedDFXMFSM5SHcpCwABOw1Jm7msqvp1H6sP
lJ5t+08WNRoz7eQis0uhDu0grH9ykge0QJsdzPPh45mNAF3tgblCMi9KhXqCt26W5DeOYLw4u6IQ
EGsH7RxpGRaW3T/zEgl8rwIa6Ceaql8LQfjl0pFS3/3Pn4cT6jM0TDtoLADg7YREo03l+dNRbAdj
HzsU2IFMiIheuMC87X173yxNzHmzS+MxWO8UFBRkC54MeFAHtjOKizN7Dhtdb1qRU3e8ispFO01w
U5UGpennFgdAYqr08EB24Y1PacGFhkkukplw2Aixd57/lWB1om6eTfiLkYUtiL4Wxv03KlVmu9Ja
hEAHKWdz6alLWrYtuL1MMV/q/t9VHQSyxRoF+/tTDEME+Blf97aLGE/IQ+kJNL38Q3FKcbvQeK1n
RmBK8I8fdOygAsEonOasFYK8seQtjCo1dKHGobEKKDwwWClEbAewpCafmYu11oPSE4W2uPF1dfSS
76LNJvmI+Ygqg9BbLr/cgLbIYuQpqmDD40Mp2xU774tC3VYNyo9woehVm1VV16ARYrYjG2Ichcka
l/zryc2Xu2v8aI8vs6YnA8BscG+bK+A3c/BVZZuF+IfZsfwo3lFbw1NJiMqUaTHBAIEs+uWH7fS7
09PilO8G6eyg9KQdL/jTCgRJjazvEpPT+r5EJ9qp3G/bhLfKq55lQ3ZaBRbD0c7BQhDmTu6QcAg0
ybz2k8otqpVdTPYl2GsUjEScdzYgw6Ebhlbtv2KpYakezSgLgJ1Vty7TlztvANCPUaLLVIg3Bo8y
5F7MrK0dJ6HmnjADUo2rLYF3ZrEEKSbrfxDLXKiRARydusT+qmWCdisO5RxfUNzPfQ3C0aREB4RW
CpURh3NmyKJ1O28hlnCiumkOYuQbkjx2XaCpTWQkK+mry6S5sFBg4LzT/6Dq1lOW1nAuKnTM6Un3
EV6RY2QpkbDaJ37DYBNya9VGHDFHANmlwZGFFB1F3J1+rGjAtKZurui12B7m/8oXDui8LJXmzE50
Y/VUOEWmcQPCSepF0tjQjM0jJcvCuhgxjkyuvAk1GrC0OsF26ZFpADbWeRmbl9KCMENeMG6p8NSq
BVWQ+AWf+3AbrQ920uiAKGLOfKULhJgWnqAR4B+3P3H6h5sHvH4ZJ3S4KiYYmz1f3rDmV4l+WRxm
tPvgzj2OMw8dzbT0TQz8TNtE0cciXWR+R+lT+X3bhmme8i8e6RbHKADSVR3DpBoebDwtk6I90d2k
HylzfTlBzHKnG4caI6XPKd2Ij6f15cDS0j1OvjvafbElTcc5nxE7iYpi5QhmEgxA/E5N1s7DDOOP
lETTenBijR8WCQYk8Twsft7mK+IHR9z91MsaRF2U8FGfBbgjdVmf4UNKwJhCk6OAi15ihHLOFQbC
oLf/g2ljLs2E8DlAnzXEvVJIAnWVZq4J52dcdKGAg+EYoZymoUPYfw1hrReh8tAJruUMCjluvaFF
tGaMVYxjG9WOssbi45pcFAMBfyLgapSs9nKGfeNjMDbSJfbo46IKTFeTMIHXiNPEk0SZIWxpd4hB
HAc58p2yVTZ1RglMrOn7s1vBSTop+i3Yg3E/1ptgDGIS+3oGALTsG6r13Mn+18hXLkLeFwmwKor6
04liNVmpKycIzcCx/exhavucxy9Nc1qbH31PamTLJPTP11Eh7F6iqqQ7M/SaY3/fQhH7Iz4izoJu
7/arjCJWnOjIz8sx9+GckkLfHiK/YqloYF2L1zCURCKLw4f1G3BdYmx47hlS05IA7e3yS60kN8f0
K+jBNtSmO/Wy6DSnMxUs00gwQqaPTPnPmuySoJYQH4ENpyAIMAIeUgEutTb4dF+unHfAIJVNLVND
loVy1Xm8GRyfv7F8AzrhD5lyYVDZP+kpe4oCh0sNlQB9IUSze+pUX8VV7ktq34ALN0Gi1EWTVG5G
mQdIPB/WvH+Lxx9QaT+hlI4jc571Q10JmzLnH6DDVuvVrPrAH8MDcTK9qwFvAPu9+ZzS+RCLiCWd
i4V1il7S+b0m1Fr4C6b9/zjT62cT3OYobFs7bJEpxw6BMciMgpMxWcBg1hheVY7PC4+weAlS4r8z
as++zyq4mjKjXrVg6gRaZCaCxA7U3u7Y+TdRYCKr9cJ9p2BbPBwiL5kecD//jDQvr5dw47Q+zxVO
DlBsOrShYRySHQx+sXnqGm73UpSDVIiE2RpZ1Y+s/UOuyZ3/npQrxh0SZHEAKFS27LKTPjNOXyjF
iahkod2HF7FbkftEOEYYB2+xdOKYW7q0TZHoFRNlsswN0GDaIiGezc1YlPlzsAmme2grLQetBWc8
NubQYSKO73Lf4U6o9J61lXrytl/CNxR5j4zSYHOGy2DCgo9pi3gk1TM2RUivW4FXFKDqclcxixBn
aAa0Fk5NkS74w5vlayZzLj0djuOLrlNvlEChKtWMP/SCWpoCo6ynQuNr8yl12xQikPB4rsr0eDIi
841xI0tVa+4K/uNesXz0xhYEoKcwN+WZi4HjekHfyAEqvLJzrirDctkHFe5x4p6GFgDtrPjxNnjL
Bsm1KCcctZN+AOUOH9ZQrJfXSfSVRjghvoCC/6QXbe50Gk3j+88puErddvZmEyYZpa0b5zQL4USx
z5mkD3inX3wrRV3XCIckJhnqfrPM2qLsef6ZoeDyk8VBbDKAbp4EIOVKUjh7XW8XGkKOyadrYf19
Y/zZFUBBsK4ZIjcSMXpw6gYRv0UILv/+2QoqIWrnLqBgCD16QM51sUiMCFjzS+MiALNa7/AIzF0/
FZQHz8HNgNWutq9uZqFEAhC4nJ3Yn7jbNpx+LELlssnwmfnOhsTQEV8ule4PicDUHjwpeq8fMIVt
RAD8OfDh7pIF4hnHJgOyiQeQRJdkW3gQoAfzO3ZRWhpJe+xvyL1sSdygKwlEJMm6mVuDOULnz4/O
QjWjaRnqdVVnqmA9TNbte0kGZeH5nyjpCKeEe2X0XgB/bsijOt+z2N92yx2Pf3da4EnKjJGIS6pe
6EpFWOdiu788roRlM7ED1i5C48G90XxXbyTcrd6NpAsduASHRRYKMGe8jtCQv2DuId4rr/uRyWDb
dFa/ishIPjXXCCBHF+tJFU4SV2oYzp7OvFEJfP1AjTYBDZ64gBtc3fTXssbntRNGUo3PG1r1yRzk
XFzv0SHEfMad9a0aMPQX+NlecdFOOvTAfUwI9BsAFvp5X0DqWfw6iXFqsG5/Q4ATxmyi2WNH2H9c
pAjfkWJVhuIsVdQ7oo84BSoqJ6vWUkCq54l7vJS1zlic9bd/TZ7Clo3gbmULTRQYDxcSazLDRDT4
1w/dCExf62YhrScLcFSsQgX8hxGgb5aoNE8uYhuMl9WhpeB1y0AowUauxd7cJaaRTBchwq2o7fc9
5OQyyfdiU7g0r1Ki6+plXcPmugEBOkUinwrZKSxieySKrrlvb5L8jKJYlNoqZRuexBpSLY8lBQPt
exXK/T2cVXeGmrW+r0+OVlQeRLpqmJA31nmEHJT/vZTsL8jYafLY93UztNaJMS+BSoPRvNsDGwTd
+wjhymMhc4Gmm3w37pFhrqvljlM9JhW7v4qWr81xNeKp0Ybo94+Y1QS30tZxH7lUhQjRqA9iEuy3
Y/j1PTQIYDNvlxAA0j3a5eAzY/bfJVJ8dcvSzq4kzusUYqwpCvAfDzHHOxF/Xn5W9xVKLID2VaoC
SVESKV9j4QZysOrpf8al+evO53Lc+NW9ri5s7GpXPnb7CSPlwr1hNsUceKF0F4tI3VdT7EfAcTUp
QYdEF2LvRpwTFjylL0S4kBk3XXQN12eV8dh/2TFoW5XuBQISDSyXJa781Kren8EnDODol7zu1Exq
9zsPKBB+GI7zQ4hLr4ehJ0Rp07+YTmfDyBBaVIg/DKTeXYN3TXX7KniNWF/NA6BkDotRam6SV7vC
qKxHdod0MDnHd8HJPMSnc4DSpLymT7YWyS8SgrVAfOqFAxDfbb2hi54Q1+brKcsbxDHQyNEU3oyM
Pj20F73AfyViE5rN5g4q/ReZQivh/9kD0AhwD/gbfDLQqDr9rR2qUrG0LJEhQr8GB66wrp0/2sf/
v+YhBV2oNRwrNalucYooomK1lgwjj4zTl3fHzvozXJpn+2xLag8Abl4CJEQYpW98REvL0wRHOL6y
QNUgex6cAhW/vBr49/v/W16LvQLBJkDzM8dxKXe7n6IU2GpJ9WYgqMKZjbQ4Ydm17H00cvc6fnsV
j7cZJxR0iiuZr0ZPdaSnDqTRcCtYzguYH6xv1OtWAy/hgEATRs+N7w2DWwzJGQSJR/PgDcxYLrtI
qPa9gExBHFNIDhNLfRFeLF2Ae6VQkFUrL8zFHvLqao8bfbh4UPJwVohc1JDs2U79/5jQa292gOsI
z+7LJhPeqd5l9MaeRNrix50ToqOZ9LwPS8oYWWYA85DuEzKVp06BC2B19xE0rtqgOabKAWR2EEcC
27XcvXwcWt0jIefAwsf8pOSfx2uehmJpz9LCq4DdQdHx8stccGxTKA+hzLi5ET2EN0JKFQ7jhF+Q
geeDOLxHhYVUPu1pNy8JG+Qk+yVJDxaIU3kSKofvw7bD5yuIGY53Eg9WDi5VWrUtpukfPixooRyz
AlfE3e7MbLFFoO5wzonWFGWZmITTjHQYk8cTd7C2Q55+nqOFcC+6vrhBGat+eW98hoZmIHzdriLB
IRrmlgftSTYC3GubXK5Pp9CG+DsTUZc3AEKG19q1xwhJXmF1Rf5ugpA97gIuEgEXbsbS9eZAzRfx
dal6qTOE8DqPRqS2nJulvGLfof9fGHuaRZXxU2l7C3/dOYMR5KFd5eDX76Dqx7zRs7VpPvw0AEWT
BXh6TcfvwTaSglL92sSMWh2ZD8LUP6lrA/be7lp2wdXs3Blam1zoFsez0Ma05LquPZ1jGL1bpg2v
gYktZekfeDZuyFTnaASyyWQZQDJKUxQ//DE4VovSXJlIdf3juIR81m0nD/Y+hjtwWKoGpUye2aUs
nuxkItKh/d2tOFGLmqCKa88LbUv5TPROqUy3grlck7/NgDJ0CdQ38NENNoO7Ur16/UdJiQR+NWm+
9/MvpMHLS1vo8/ZObmaVWs9flWwuFS86TTyydoGUB76MQDzBMGCTttnTmxw93/7o6KpPlAZ33ujN
Pi1p9I3LqevVlJqaerPPiVeKcAhngVbE5+xMfMW1RKhsDDfrJOHgL1+ED7U5wnC0KM1jOzKcGIfu
441wd7BybCQipMEKBiEOUZhQNcqdXyvSwfADz6dsxJOC/gL6peRmkp2T1RBM5awJPMpBRFToErP1
HZH8kCxXJn3sckBtKNKO6qXRrBGBLBqxgXtWcjtirocQXU7Ywl1j/5vgmnCEPOP6+NQ3t9YJlmOd
jj7nor8wSOtzrVyNxK8Mujk4FEUUJhR7qmKhcOxZ1iSjTvO2LQRj+AYpfGgOJZ1sdn17IRVK9/76
DvmNYqvZH5wx14IY0+S0HbUsPjvW6zTl8BLZYnH5BhVwPTggnxtgJD2RmcrdTcvxhVGmpvyBjYow
cdN2TY5IRnSHiTNo6WB1RILikWRmKTBNxplBI8sizU2Y2YhhFS2lwaMuT1B8odV0Zl3ghLY61pa6
JKeblTskuW/CW3wvOila8iaWhQYMlQ9C0n/i5ApEoTz/vEFqGy+CDkdESnfGWBS7frNGe/jrY5eI
aE2Bz88dwsHYZ8Q+AHVUueg4fWs7CwOdgm2jf9U021jENKSNEtZxt9nOEq5Exnb0PpHN0j65hV7Q
YUaMyo3ndOrPLCRC8h1PCO1UisxP/JTx3IKV5pU+wvRAdj27Zqi5F33+zJ8geqt7Ky1Uw1EiDM7c
MUqD6CEWW3PFuk3bRoPai2etYQEkVRpbgDpkjtoVVaYe5LELNmEJioIqKrSqdQaLXK/J+ilOYYn5
GpIy4A+p+H2yWVFM/NA4qEcIz5FKw74tjXUFhpylXVEiRU8E4M0n9PPCPB8Js6q7rJK1CgEqDCB5
u5SOdwtjSp2Gl8UERjcqWkya4fTccyo6GIVJzqmZ/DHZTVMqvEgaBVnpP5TDZfjToIjjUrkdZU3Y
h954vELv1TXlnFhsCZh77ZFS/a7xdTqV4Xhw+1LrbkavbUoZEyiEQwALY8zBGl4b/ErNKCU7Ve06
Et1Zc3sPAMPNcsYYf+GxWYXnxb5/XsaNsbw3BaUEJleRQoZSzVz6SbbaT/X+ooZ//3ogYWNqMXlv
drshdqTFGhSXje0QhIhS16eCPDvaM3yFlNpakT1/JdAuJ+QhJT//h5jqmj/kyowIs79d0EsTPzG8
wkbgFJwI6US4FGNVrJl1+e0A8/tNLdjzdnV9ovzvMDFEC5teFJmywqvlyxI3d+Y4Evavw1Iy9Hxn
Zp5DQHekjndYNKQUKf/5Ka5/eHsf1mUBuN0oKdK4BuNlePOWslgCVEsitrC7zpiyyrPyV0H0dsd0
PZKsxeGIBiQMAVOyeIosmem1p1IWQXTGTZFTJJDE/Tcsl/sxDEl6tcQ5vADxuJqWhEx5VmaI6ECb
2Lnl0r6B7oI5W6EIuFjJgZMDYrcZ/YzYfefu7F0MI1TUu2s4vNKKQem+V6a43DImTc1nmRN6DWSH
pQEw7PCzJhqAVxJxlL7CWKZYdqi/NIbw2VEivZWW4vnGG4uJ84F49Z4sQJq6V+Sjf888FB5i+BY7
pDgENc2pGLlpwdFT2CbqTgKQoj1Iy+IHFSwpbQrq8NzFOR/Bf99+C5WTYO7oZUunZqvDUffUaqx3
/1htQBIdZ1RGRegYUtQs2gz+dC67G44RdOjUkFsLc8k9SlpqxzxXsPLl06YXOgpdzoSx5d3rlD0q
PKnUsSVAl1gqHNppyN5MDROlj8IQQ5eD4YW6RNftYMpkvKoFonT0IFMxiwvo2SXDSRHeCuswSWE2
V5Bm1V/CVU+SNg90q+SNlbEN5eiyS0l8hNddqUoJgscZktK1i8m22ZLBcPzfYSbv0kvHCMUbBBtc
ku9UTfm3wAajZIGxwyLchn/MjFEH9D4TSzalpqJVADnCdmbzuStFmc+qOrZMcckFGtRg1XhwwUUD
x2gHPWAZX+CHqghOyhrpb/YO7G8So2VJUxfPTPKm6B7fDeCvPLepmXUtDCv6BbtZVOSQCTV2kVmh
JKD0qFD5v7QuKQ/8fKBkIbGvXQ2GX9HbUUR85CKsydGFd85nKG8NQg3te3+0OouTk6p+uzajjvdk
YZgSiTCFCJ1/d6QBJ+FNaFhMXGO7RZ5QjnfiMnTvphVmzwt2TEIwwoy6FF1bk3A9EDHGjE4lwxdU
x96pvyt3WImq/P3VXpR9j6y4NCHhqNfPhyG5djcLFN67BisiQSRcNqM6FRdh79ohG+B/MmlO3x7U
74eGoKF3ucK29idk6t0kRZXc4Hbc0W5VXxw8VXV0ldFJnNQzPyMYYpX9mWhpcJCikJHpEM231axb
L4zAWLhdfB6FcT8ExYm/KMBUkvBNP0e2hYAGT5P7WtvWtCKibzJwYNU+6yajAGP3k4BcyMnEcQpY
csSsgYPyA9wF5SGdoqvk5nf0GbPam5qbGn+GXIDrI8TXA9VX7QHRpywVQrDhl+LVZG8u0UYuuTZO
JFecjEY27vXJF1ZqRjhifmJYI1pzM+YyVaf/pRyxz6Fh9hnKiGNfeiG5ilZfN7RH/mJMXHokI07o
UosYGBU3qk/klT8h/7wIZCzDrmQOnA3O9VwTw2p5TGnrXM69HyoxY4JTySTcT4e9txpl5Or6jf/E
/tivzvbtXKOk9T66ZG3PDHJf7o4fQksBNkZHHlDpYs86XpHY90jV0N5aGLC0863THk0wEedgAax8
eAhRS89uOgZ97I9ZGJF8UE1EhPXxgHU4xB/QNwg4rU482vk1bhXbzuPzKKTDekrkU0Q+5r8XxpQQ
59mYDUPVi9Z/Jg/z9A5cBsSd078DdzUXrx9YSf17Tj1s8cMPauDbGoPu7J5iYfHiMXWNuV3uSODo
0kcPb+KSWKuqPuMWgJhSh0akQ58ohILCpK046veLO6vXFNG4ZJjcldawSbpHAswiMuZ68nbHJMl+
JinHllqYIB92i8JVa5pHUdWTg2GyXR1uFcMxOoRzh0XDquChcEzM7etP0jvS1jzhHNXfrD1TKIIE
D89hYYF4SOOkQLjwgsiisIgAFjznbzMkMUE/t6eTWBJY/pEMHF958z90WbIU1g4TanrDupeyG9XT
Np3SnUk5WC16n50P1Gr6h8B5iZCsgKv6PcEq7JseFHkoTPsrB5b49qgZD7D6R309ZOdv7ya4fUUG
wKkE3cSSGKAtAMUjA6PotdVu/82pwHXyDMeoI53DsWoLkALv5eC6JPDdmnVHUlpXycTgoo3Euv2D
Vq1MxbB0amqKdNQmTVMri4GVBHv3qR87vGxcasw3mzTMfigB/eK4nX+XcSXe4WJTyJ+SEsxn/VLp
hrFzUCJ7VMdVo1mQJXDC+69HbUggwEbvzeRbP8LXYdAAUoQ48FXxmsjqUqUP54+xGEYPUqd7sHWb
0uN5HMMIWS+AMu4OP/eWU15mSoXtwyD8GM6pkYAXc49hZRXM11c+7/LkBCKiLXvcZjlUcbp/S7kb
5c4F2NOE6x3fT2ZvaCwfh7BeU3oV9LxEYKE9I+engFzNkDGXAMO+VPwypVy/lDiJyoAyNsP/iq+i
gyCTF1bIgbKIEwOnr7i+WN9lw3WmcEwgnBYP4JMJOOnnMk2C8n1U/knAZ98UEvEUx6RcLXrr/4US
5FaKjG1Qu1c50IasZJlE3UoEpXlRsbG7p2PNgV3unTLwRFVrEF+tIouNDZ+2BHYJyHXEBQWwTPR3
hdmEjxj9xvaF2UlDmL+wBBA0Yi2BD94HU200S927ESffZZ2WeKZLan6gSgIo/bHPFmcaDGP//N+n
ScSDzbuFC6R64GmPJrKqFEIhWN8ie0bHEZAHi5arVJso2xS9lT+ULs/Cv9JKvC7drXNiBU58mGF0
njgzOw8K18tQbDA9hf/sSXwx7ZY/PlULgpADDMd9uBZPqCaNgkuBnLTHMt7b6d1xPGIsaNmhkcAv
1i7FRWQAQdH1FdszrXzwLSxmLEySwfKircJ+kWp68FTqDdbV7essCGPw9I76xFZQUP/XYlLVvuyk
Nf09BVTBmvkw6OnZOdRT+pSlUkFXnPWXOpW2rLXZd7laLer9vSHIjGGNTUEJ1WWRUlFpPm0CDWoM
mpzpcyEFhOA3NUGTWYn5MvD/+gdgO28b1JxR/BTTm/7WoaSoN0tS0YbqFBPLO2JWhJE4X08VE9am
qW7KZh7ls/InsYApE6a3TBLXba0EEABNCi1hgZ3XG6lAkV53FSB2NUoQYkHLY5/C/7Q7dySlCCcK
zA1E5COS2S4xOse0gymlnUp6NmK3RUNBJvF+BbYGvbeLH0erfEXH6/Zz2lGFZO1Z/ajDwyf/9vVl
G3pvptubFJaFxAeRpVR+4cRQYt5BLBq9E2pKpOiedtwQ5h2KyERN13feBi1zl68svUj0jTHObb9Q
/K9aS6JH9KI0SbmUWRg161TRtlPkUZkSZdVAc8D+H0pzPemxftqSQmAO1FtnZSslApOCZtS03BBa
ZkM4RfWmh35y+r+aH77Q8ZzGxPiy0TY0yGOlSNQBJB6Tb7MWTzm0nsP7y4TXK59iKB69pkAvSnKM
NdVzVtKOt/mL/oNAqLLGVx6mYCg5krdslrf7jARwMCzX7J4ICpJ9BrC7/bnatl6P3i+B9PUEpXa9
MtURXkPrnTY1XMJPb4fJYxEKuzgbkA3wFLk5b/DQk6yWVjRhwI5ApZ9Ov5I9q5mRQMEbA3nM5V3v
zbfu6ubmfpbImirufcTM62HFaHs8yJSD/VkO6arNxi+qJSffnlA2kzoyH8lYWPgQL7KgzX39ZkUk
d/NZZ8RwHHGGMCu7AeS9iL4+4glOQcrjsxe4K33s4diW98L/j6tSlfotAUJIc7qgRaweiU+3Vzzc
mKNn7LBv+8B+F80vuNP8OGl3A6PoTbOVM+xhBeDsCadcVreX67GsRop4N+uvtwhDitUQ2PPJTmK+
mWuWu+kbwOklbk9F6dueo967/KZdxaBQzPPZsOsBoyTO8iASkxaPAUlRKHK8+SZ2ebxxlZCc338t
WVQgYeDAIFqVjz2D8W2KjJ81RKwcnctw6rI+qXdRTeDv75BXIwekLH/bUQKVkYCxICYQu2f7ndnX
AtAM2zxnDzIO6DHFGZ3l6pRvA9RcwDMJm8C5U+7cffitjxxTx1hLV1iD/vlZrl7jLHwYOv1i7J3S
61n9+cBJK8e0hheRbUvXgxSE5RV+D7ghq9W7ZKRzeFYfAMUBkDS17655ImpdQ1Mlg9D8MqXa1bHb
g8pRhmt88KhUcVPRejhFS5yx4p9d02/CMgvv2radLGXTmm1t68t3a1GLuQHP+6cvHWCWDIalGN8T
PpZRj372kcuydaC1j+2puAH3cXkJKFhQI0KPEM60myQXR9c/s37fACae6if4h7rDkksMUo+CL+Dy
QvhLWENUY4YkhThqEW5VMzKVuT4wvc9d5CNzHIutwacMGIObLr35Fb8uAQnqTxkgBldUwD2wQ5dg
5c4x+qbgTClgXQUIx+WpwmzGtCLlzeibNbuzOGMTZBsp6RBXPKOC4T31oXcT6lvR/4q26NCQJyH+
zGCRY8MqGIvltwuCKHQl5fx6njTmH0rHhcIwrwKez6k4WVXdcAj7jGl5KMOrj5nI9h/c0JcT0ejk
ZQM6o5a7X4HBwoIhz6G6H5UYggAYxcP1GTNuWlIixkmNjyc+GNZDnXC07WDdrh4WuqlIsfvUa5rk
l+zX7EHwNUjIuNW5W+M6+pIq2BNcgEEGzAE0c6JihhZ2bMVU4pWCN54gjGsHeL/fDPA4OlOKoKg2
Bi1TOrcygwUZYRCmbDRTk6dW3W37Y4+zh6pMvwp75TgensLAuQgN2SmCaNfzB3bQ7uMu7x5/bhGG
L8DyfpW5R9qpmIeA3GwrT6dYt0nfpjN3wWzyaJMRHnYUdgkhFpx9JcghNDSWYaq7gCxm6k+3yZHM
3g9UBuslfgHw5Z4ymaE0VkBTOsWkHDhCyHz4ott0Nl/0WTlwhvtyCZCm8m/guGxE1QnF2y3KLLT/
biM7oLHKkDjPKhPL/LLzbrDIMt7A62mmnnIb/yTNP7irXw0hvXNOjJTFncHUGrOJo9xRpx+6SbD1
dDYTM0D9mGGGxBSMQnIdGAV/EeCTl7KwsFaac0lY+MMarjI+3ryNsTvCq+LjGdXNNn7C9O1hCWDk
QBD+d+DQDKAqBf39bLGgWX21YNqQ6m2IkTX/hn/2fJklLDodtqXlFrh4302e+N7kGDogaloKkiJg
ChQIufwfEf5njJ6aLZwCjK1ytPt+K0H/N1VhE1fD4K7EFmxjakB8OJutOAAf/Gxi8EIqbtF4HFEg
2UlxCPKW8TyrASNQxf0jtOGI1AvByAsSLY9eq3zB5XAMUqHJrgxSL8ch9CnGkrUdah73zVHHXbeS
Yk+eUpeLKwvwDzUlNKgDoV8oAKSCGQKKTqkDF6d1o7PEgASFjPIcL/vb0MVpZ1Sx0zkzlvWDCWJF
+T5rhNIrEeOJFueXw/r9hrdJ38DW6XcedRd64VKOMhJv+cy/+J4covivZOrrNjCKoDxtqti8u8WG
N5um+8As7SSRUg+YzmKHgca7VrHRzfEk+i9ZIfUmD/eGFVulKOLIeK6qVbo2JMRaXKuV03n2z0Iq
63Wgc1BHBfYxZNOmMHDXz50DuftY6/UB4a0BtCPH127OpCcxujrI7q7M5oBmasmcx6pnBYUwsVbl
ibgyWrkBpI9zIACIVVE9j9Bse3MjxiXj4/8QfGiH1ha0xloWkOjS9Eic+DnDYTWhVbiMFNiVs//V
g2gVuf3SHmXFndE1yD9G2BKjSF1Xy/7dR3zEuwQe6Xro6wipeMLb/4SYOU+qoU7anQGWQAbCFo89
+mPSjTt721ZVINSkNy6gdNJAY4PlY9By8OOafKvdErGqnCb0cKdfdbSRbCD8LF2Kxb06ArtEBI+b
VKJa5bhjbiLuLGbNe6ZSt7jOHC0tgLX5meeX/l/VAg6N54KVTXWqqL46fpIQJJU/T35yvEgqPtgD
ffMM5qFWkdFHUk5AdOPwE0lvf9ZeYboErn+4iwq1hSM51UUjALydgJv8iuZmZoRHyotZuhFg9IGL
ppScwgNegaVAdWEfn9uaqVvLbSQ5l7BCUmSyzyIlIEi4U4eAxe7JW0dEGb4VheAzlsvXEYMJF25C
9t+xFr+E9aryMlc/UZIDLFwHLvSo8ALqc7PC5kAz55X5+D9bcW1kdwhalP0vGhim7NWDfJFO5WE6
M5FDtMYdUxpssEuYzf0fPvQHzZD3NYRpWiZ5baqfvwWMKjTmWQsOLQ5VpBrTRaHn4E8fk5qwWmtu
Rtlc5MxlavaNASW0OnlCFOkADJ1ZeDPXL1sNo/TVmUP8cKRjYcM1aRKLz9ESLOyPMRpyFBfCob2O
m5K8h0kMbv/786Xemjy8dunvDLwairw9Y6tTFFPwy0GAS2WPLwcv81RCQZAQ+eSwfPpjL3wagqpa
FumeWYWPKd8+kndgH2+NDoMRqeod0OrdWOQMUqhcpzFI8gpiEDtgJrpIw+fkW4VH9amAvyd2g7bp
iMoQNBIZWYBQQ4P7vgualhulOLDIwDi8+NRLIkEW7xOoqkXFHxer2SX5fLBe/1v5BY1UR9TwFrPa
j6UkdWP0TVQz4BoreyHlI7yuNH10dQ+uoQqI57CjoGF8Qk0L0bVzp2ltDGyY1pwA1qX7LI83mviT
KOZUgkCJ1b/+jb9pNpAgkuEvOhoKwDcfsPmZX1qHwgl4DBkN0FEjKPEG2/ePs9+4yAFjSzxDjB4p
xXuXtO4Ikbqb6CtZnW6/IgSYuzEFq6r1V6zG3MrmN2/Vvc2tD6hDOn6jNkJid8kY6pensgs64feC
lk3hArU+EhL21HYvV7V0Js0s8Ujw39syIN+gHvb9akji9sCZsCcB+w+Qw9VDjTdcFEW4S38sj6V/
Uby1s7V/DZesVxfAS7uVwx+WIG9iCloHAmzzeRCcE89U3C4OOvKxRdInjC8lHu9ibpLwV0rMJbwr
mQBJGka45RfxTViHob8ziNAVA012Z+IsM2t21fAEpy3inSiMuD4xu0m00rNWphpXUCYhwCCqelPm
Jc8/HZGMpFGiIaKEjwrTLgNCcAsBFLC7pMRUX9LVCUoE/EH5tX8wllbdx1K2TgSQ9+s/D9IYOjHO
LFCnoV+Z73WqtlOsIW9crgpOi5Q3MYmNGmiuy3Zs7baNB48KlJwGqNpOm/uyKVEm1WJE9XNi88Pl
MoJZYb2dab67n1dtIQpI5ihlClTg84d/+Z87R6qvqp2uvh4vuh1amtjQppBDt1Ye9NLq6VArqE2K
J90OGqc3mBWvfGbZw6ALz7YtWlfohJ1mZAaUr+UMZsfm2uPEeRiR3lQUwCB4uBLogHf0QVQQhMRG
QxNurXJ4Kwlet/pqoIIKCV6frN+/QGz5xT1Wn+otX3MKQvlhgNgrmXDi0FJPV8q7nkdBUqSGtMri
bT+SfL19kBK6+gAHDtJvFKdl7VRyDzM/C051m2Q5q892+XP5IDnet3mfL1Z+LrTEeVw/expCNKuX
Z9NoNbdaw+IAAt8fcAX4RCW4pWx1lOaUa41WpFtMm6je2O6S70okm4vSnroARBYQkByvK5RZmonZ
IwsxX+lXzu5LWjPIV1IyiBCUg9FT25lHoHNhNUoL7We1weuFQTX3PSUfuaR1h3REP4COsLlY111o
49QM9kknSafTFA7nTg6Cxg0avkL0LtIq3N2Mbshdlqg77rNZn4ZjGHFZqA3ks7sGy3dnS4YUiun9
hmN/BrFnup7sja08k/ECr/XcQZn0ykgrbtMqQQb6ouHPUiYN8/dGM1CAvJ4iezRBlxxHRuth1TDF
yYGW2iYiIjuIu1CU4ahuNWvega05LiWXU3uTiByb+SG50B+0d4jLiK5+4gEUJ8zzUzgnaa44EiML
DlIYEJh4tlmU/lo+Ju9uIFWVgEqyi/r1rs+RAluHeHn+fVk1ELjqzf4yKjQROSTXP/ubS+kmzDxV
4z/39UqnsZ9u2dOpP6zaBRTlVnU4jG0T20+v0Apan56oU2T1+tNYHFZxlbihDCQgvGnO0n04+wfz
e3ltSCi1SQHUklYKP9zx8Yme6dfOh3BLa9qff/G8NZnBc7wJAXD0R5Lt5Ww7pu5rmAZRczSUbUAY
tMsnyT5HS/hRuhURiFGHxhOlrGLti6oPnVvBzZhPmLRG/yAUm0VjTZ6NOBsChlqOU2Rc4a9sYnje
KLh4U5JOk8GahFJhqpii3T816DQmUx36R6z+k+riiPoyMwUWwMf/yexnorxQc6GmY72digd5YZCD
6ikrP1erEuGT1LEXGclvoWnIDi317w1gaqw/8vAw8aMA82crEfr1ij88fkx6Hl9scZcFoYSO0HQb
XknUzGEfOABkogf41LYXkJcoFj+YnwAgxSqXSb4hATavQEQeRTPeMZSEO2JpI0b604pYI9UxXdWh
MN+U8C/XBrdML/s9p07OFSo0gLvEQCpDOqbmYzhe3+qvJjtC6mFrx4tIYCKdNVOBj9o7n0t4jAB9
aTw/YwrtBzqGni7A2oQXXFrA7L7/iYq5YmFPYMOu6wVOzMloQrkDg3+QsVsVYL/TZpv2Nq2RNCYy
fJovgtMdi2snRqVZAPjl54Zksjx0iKThZIOzd1Uy8DdVknqF6CZfqMltQTFUu6ZvQEeQ47jJt74A
7CoXBMX06LXrLmaizV7GEJagKHhJrbzPhX4K/ZLegi8sP2CkaDSgnEwSR8yXoMWa6jv4jKOzRVTO
NB5BxSxnUmrFl3RmA66U0lf9gJS7nzu3TWGygv3Ol4+FT4YsCpHugYc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_5,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.7492 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
  doutb(31 downto 24) <= \^doutb\(31 downto 24);
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15 downto 8) <= \^doutb\(15 downto 8);
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_5
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 24) => \^doutb\(31 downto 24),
      doutb(23 downto 16) => NLW_U0_doutb_UNCONNECTED(23 downto 16),
      doutb(15 downto 8) => \^doutb\(15 downto 8),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  port (
    axi_rvalid_reg : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_bvalid : out STD_LOGIC;
    hdmi_clk_p : out STD_LOGIC;
    hdmi_clk_n : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aresetn : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  signal blue : STD_LOGIC_VECTOR ( 1 to 1 );
  signal bram_addra : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal bram_addrb : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal bram_dina : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bram_douta : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bram_doutb : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal bram_wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clk_125MHz : STD_LOGIC;
  signal clk_25MHz : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal drawY : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal hsync : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal map_n_0 : STD_LOGIC;
  signal map_n_1 : STD_LOGIC;
  signal map_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal vde : STD_LOGIC;
  signal vsync : STD_LOGIC;
  signal NLW_mem_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mem : label is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of mem : label is "blk_mem_gen_v8_4_5,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of vga_to_hdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vga_to_hdmi : label is "package_project";
  attribute downgradeipidentifiedwarnings of vga_to_hdmi : label is "yes";
  attribute x_core_info of vga_to_hdmi : label is "hdmi_tx_v1_0,Vivado 2022.2";
begin
clk_wiz: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0
     port map (
      clk_in1 => axi_aclk,
      clk_out1 => clk_25MHz,
      clk_out2 => clk_125MHz,
      locked => locked,
      reset => p_0_in
    );
hdmi_text_controller_v1_0_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI
     port map (
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      axi_aclk => axi_aclk,
      axi_araddr(12 downto 0) => axi_araddr(12 downto 0),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(11 downto 0),
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rresp(0) => axi_rresp(0),
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      bram_addra(10 downto 0) => bram_addra(10 downto 0),
      bram_dina(31 downto 0) => bram_dina(31 downto 0),
      bram_wea(3 downto 0) => bram_wea(3 downto 0),
      douta(31 downto 0) => bram_douta(31 downto 0),
      rst => p_0_in
    );
\map\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mapper
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2 downto 0) => drawX(9 downto 7),
      Q(2 downto 0) => drawY(6 downto 4),
      S(2) => map_n_0,
      S(1) => map_n_1,
      S(0) => map_n_2
    );
mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0
     port map (
      addra(10 downto 0) => bram_addra(10 downto 0),
      addrb(10 downto 2) => bram_addrb(10 downto 2),
      addrb(1 downto 0) => drawX(5 downto 4),
      clka => axi_aclk,
      clkb => '0',
      dina(31 downto 0) => bram_dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => bram_douta(31 downto 0),
      doutb(31 downto 24) => bram_doutb(31 downto 24),
      doutb(23 downto 16) => NLW_mem_doutb_UNCONNECTED(23 downto 16),
      doutb(15 downto 8) => bram_doutb(15 downto 8),
      doutb(7 downto 0) => NLW_mem_doutb_UNCONNECTED(7 downto 0),
      ena => '1',
      enb => '1',
      wea(3 downto 0) => bram_wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
vga: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller
     port map (
      Q(4 downto 2) => drawX(9 downto 7),
      Q(1 downto 0) => drawX(5 downto 4),
      S(2) => map_n_0,
      S(1) => map_n_1,
      S(0) => map_n_2,
      addrb(8 downto 0) => bram_addrb(10 downto 2),
      clk_out1 => clk_25MHz,
      doutb(15 downto 8) => bram_doutb(31 downto 24),
      doutb(7 downto 0) => bram_doutb(15 downto 8),
      hsync => hsync,
      red(0) => blue(1),
      rst => p_0_in,
      \vc_reg[6]_0\(2 downto 0) => drawY(6 downto 4),
      vde => vde,
      vsync => vsync
    );
vga_to_hdmi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0
     port map (
      TMDS_CLK_N => hdmi_clk_n,
      TMDS_CLK_P => hdmi_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tx_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tx_p(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(3 downto 0) => B"0000",
      green(3 downto 0) => B"1111",
      hsync => hsync,
      pix_clk => clk_25MHz,
      pix_clk_locked => locked,
      pix_clkx5 => clk_125MHz,
      red(3 downto 2) => B"00",
      red(1) => blue(1),
      red(0) => '0',
      rst => p_0_in,
      vde => vde,
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    hdmi_clk_n : out STD_LOGIC;
    hdmi_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mb_block_hdmi_text_controller_0_1,hdmi_text_controller_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hdmi_text_controller_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME AXI_CLK, ASSOCIATED_BUSIF AXI, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of hdmi_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_n : signal is "XIL_INTERFACENAME hdmi_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_p : signal is "XIL_INTERFACENAME hdmi_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of hdmi_tx_n : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tx_p : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \^axi_rresp\(1);
  axi_rresp(0) <= \^axi_rresp\(1);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0
     port map (
      S_AXI_AWREADY => axi_awready,
      S_AXI_WREADY => axi_wready,
      axi_aclk => axi_aclk,
      axi_araddr(12 downto 0) => axi_araddr(14 downto 2),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(13 downto 2),
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rresp(0) => \^axi_rresp\(1),
      axi_rvalid_reg => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      hdmi_clk_n => hdmi_clk_n,
      hdmi_clk_p => hdmi_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0)
    );
end STRUCTURE;
