Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 13 18:13:10 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              89 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |              89 |           28 |
| Yes          | Yes                   | No                     |              34 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------+------------------------+------------------+----------------+--------------+
|   Clock Signal  |                  Enable Signal                  |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------------------------+------------------------+------------------+----------------+--------------+
|  CLKX_IBUF_BUFG | debounce_inst_0/sig0                            | SW1_IBUF               |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG | debounce_inst_1/sig_i_1__0_n_0                  | SW1_IBUF               |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG | debounce_inst_2/sig_i_1__1_n_0                  | SW1_IBUF               |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG | debounce_inst_3/sig_i_1__2_n_0                  | SW1_IBUF               |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG | incor0                                          |                        |                1 |              1 |         1.00 |
|  CLKX_IBUF_BUFG | rgb_reg[2]_i_1_n_0                              | SW1_IBUF               |                1 |              3 |         3.00 |
|  CLKX_IBUF_BUFG | debounce_inst_0/E[0]                            |                        |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | debounce_inst_0/FSM_sequential_user_reg[1]_0[0] | SW1_IBUF               |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | debounce_inst_0/FSM_sequential_user_reg[2][0]   | SW1_IBUF               |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | debounce_inst_0/FSM_sequential_user_reg[1][0]   | SW1_IBUF               |                2 |              4 |         2.00 |
|  CLKX_IBUF_BUFG | debounce_inst_0/FSM_sequential_user_reg[0][0]   | SW1_IBUF               |                2 |              4 |         2.00 |
|  CLKX_IBUF_BUFG | debounce_inst_1/admCharArray_reg[0]0            | lastPressad[1]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | debounce_inst_1/E[0]                            | SW1_IBUF               |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | debounce_inst_1/FSM_sequential_user_reg[3][0]   | SW1_IBUF               |                1 |              4 |         4.00 |
|  CLKX_IBUF_BUFG | led_reg                                         | SW1_IBUF               |                2 |              4 |         2.00 |
|  CLKX_IBUF_BUFG |                                                 |                        |                3 |              7 |         2.33 |
|  CLKX_IBUF_BUFG | oneScounter                                     | SW1_IBUF               |                6 |             23 |         3.83 |
|  CLKX_IBUF_BUFG | incor0                                          | incor[30]_i_1_n_0      |                8 |             30 |         3.75 |
|  CLKX_IBUF_BUFG | counter                                         | SW1_IBUF               |                7 |             31 |         4.43 |
|  CLKX_IBUF_BUFG |                                                 | SW1_IBUF               |               27 |             89 |         3.30 |
+-----------------+-------------------------------------------------+------------------------+------------------+----------------+--------------+


