{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665693892483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665693892483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 14:44:52 2022 " "Processing started: Thu Oct 13 14:44:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665693892483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693892483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod " "Command: quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693892483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665693892858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665693892858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alumod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alumod " "Found entity 1: alumod" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693899121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alumod " "Elaborating entity \"alumod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665693899141 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665693899146 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generald " "Pin \"generald\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1176 3288 3464 1192 "generald" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665693899146 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generalb " "Pin \"generalb\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 176 3288 3456 192 "generalb" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665693899146 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665693899146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst5 " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst5\"" {  } { { "alumod.bdf" "inst5" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 272 440 592 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder16:inst5\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder16:inst5\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665693899161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst3 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst3\"" {  } { { "alumod.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 640 784 1792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mega_nor.vhd 2 1 " "Using design file mega_nor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_nor-Behavioral " "Found design unit 1: mega_nor-Behavioral" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_nor " "Found entity 1: mega_nor" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_nor mega_nor:inst2 " "Elaborating entity \"mega_nor\" for hierarchy \"mega_nor:inst2\"" {  } { { "alumod.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 448 616 1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899489 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "af\[14..8\] mega_nor.vhd(16) " "Output port \"af\[14..8\]\" at mega_nor.vhd(16) has no driver" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665693899489 "|alumod|mega_nor:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_logic.vhd 2 1 " "Using design file alu_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899493 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alu_logic:inst " "Elaborating entity \"alu_logic\" for hierarchy \"alu_logic:inst\"" {  } { { "alumod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 448 608 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff eightbitff:inst1 " "Elaborating entity \"eightbitff\" for hierarchy \"eightbitff:inst1\"" {  } { { "alumod.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 544 464 640 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899522 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665693899522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665693899522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out eightbitff:inst1\|bus_split_out:phm " "Elaborating entity \"bus_split_out\" for hierarchy \"eightbitff:inst1\|bus_split_out:phm\"" {  } { { "eightbitff.bdf" "phm" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 1120 1264 488 "phm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665693899522 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[8\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[8\] " "Net is fed by \"flag_reg_input\[8\]\"" {  } { { "alumod.bdf" "flag_reg_input\[8\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[8\] " "Net is fed by \"bus_split_out:inst6\|c\[8\]\"" {  } { { "bus_split_out.vhd" "c\[8\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[8\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[7\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[7\] " "Net is fed by \"flag_reg_input\[7\]\"" {  } { { "alumod.bdf" "flag_reg_input\[7\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[7\] " "Net is fed by \"bus_split_out:inst6\|c\[7\]\"" {  } { { "bus_split_out.vhd" "c\[7\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[7\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[6\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[6\] " "Net is fed by \"flag_reg_input\[6\]\"" {  } { { "alumod.bdf" "flag_reg_input\[6\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[6\] " "Net is fed by \"bus_split_out:inst6\|c\[6\]\"" {  } { { "bus_split_out.vhd" "c\[6\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[6\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[5\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[5\] " "Net is fed by \"flag_reg_input\[5\]\"" {  } { { "alumod.bdf" "flag_reg_input\[5\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[5\] " "Net is fed by \"bus_split_out:inst6\|c\[5\]\"" {  } { { "bus_split_out.vhd" "c\[5\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[5\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[4\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[4\] " "Net is fed by \"flag_reg_input\[4\]\"" {  } { { "alumod.bdf" "flag_reg_input\[4\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[4\] " "Net is fed by \"bus_split_out:inst6\|c\[4\]\"" {  } { { "bus_split_out.vhd" "c\[4\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[4\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[3\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[3\] " "Net is fed by \"flag_reg_input\[3\]\"" {  } { { "alumod.bdf" "flag_reg_input\[3\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[3\] " "Net is fed by \"bus_split_out:inst6\|c\[3\]\"" {  } { { "bus_split_out.vhd" "c\[3\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[3\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[2\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[2\] " "Net is fed by \"flag_reg_input\[2\]\"" {  } { { "alumod.bdf" "flag_reg_input\[2\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[2\] " "Net is fed by \"bus_split_out:inst6\|c\[2\]\"" {  } { { "bus_split_out.vhd" "c\[2\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[2\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[1\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[1\] " "Net is fed by \"flag_reg_input\[1\]\"" {  } { { "alumod.bdf" "flag_reg_input\[1\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[1\] " "Net is fed by \"bus_split_out:inst6\|c\[1\]\"" {  } { { "bus_split_out.vhd" "c\[1\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[1\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pxa eightbitff:inst1\|pxa\[0\] " "Net \"pxa\", which fans out to \"eightbitff:inst1\|pxa\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "flag_reg_input\[0\] " "Net is fed by \"flag_reg_input\[0\]\"" {  } { { "alumod.bdf" "flag_reg_input\[0\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus_split_out:inst6\|c\[0\] " "Net is fed by \"bus_split_out:inst6\|c\[0\]\"" {  } { { "bus_split_out.vhd" "c\[0\]" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665693899569 ""}  } { { "eightbitff.bdf" "pxa\[0\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 40 208 200 "pxa\[15..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665693899569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 27 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 27 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665693899643 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 14:44:59 2022 " "Processing ended: Thu Oct 13 14:44:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665693899643 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665693899643 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665693899643 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693899643 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 29 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 29 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665693900203 ""}
