Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:42:15 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.270
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.397
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.703
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           37.663
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.325
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.259
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.626
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.701
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.121
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.832
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.144

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.766
  Slack (ns):              2.747
  Arrival (ns):            6.387
  Required (ns):           9.134
  Setup (ns):              0.254
  Minimum Period (ns):     2.506
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.966
  Slack (ns):              2.763
  Arrival (ns):           10.373
  Required (ns):          13.136
  Setup (ns):              0.254
  Minimum Period (ns):     5.237
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.899
  Slack (ns):              2.830
  Arrival (ns):           10.306
  Required (ns):          13.136
  Setup (ns):              0.254
  Minimum Period (ns):     5.170
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.872
  Slack (ns):              2.857
  Arrival (ns):           10.279
  Required (ns):          13.136
  Setup (ns):              0.254
  Minimum Period (ns):     5.143
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.867
  Slack (ns):              2.865
  Arrival (ns):           10.271
  Required (ns):          13.136
  Setup (ns):              0.254
  Minimum Period (ns):     5.135
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  data required time                                  9.134
  data arrival time                          -        6.387
  slack                                               2.747
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.576          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.832                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:An (r)
               +     0.248          cell: ADLIB:RGB
  5.080                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:YL (f)
               +     0.541          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11_rgbl_net_1
  5.621                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.708                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:Q (r)
               +     0.679          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]
  6.387                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D (r)
                                    
  6.387                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.584                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:An (f)
               +     0.317          cell: ADLIB:RGB
  8.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:YL (r)
               +     0.487          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10_rgbl_net_1
  9.388                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.134                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
                                    
  9.134                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[8]:ALn
  Delay (ns):              2.531
  Slack (ns):              5.102
  Arrival (ns):            7.940
  Required (ns):          13.042
  Recovery (ns):           0.353
  Minimum Period (ns):     2.898
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[6]:ALn
  Delay (ns):              2.531
  Slack (ns):              5.102
  Arrival (ns):            7.940
  Required (ns):          13.042
  Recovery (ns):           0.353
  Minimum Period (ns):     2.898
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[4]:ALn
  Delay (ns):              2.531
  Slack (ns):              5.102
  Arrival (ns):            7.940
  Required (ns):          13.042
  Recovery (ns):           0.353
  Minimum Period (ns):     2.898
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[10]:ALn
  Delay (ns):              2.531
  Slack (ns):              5.102
  Arrival (ns):            7.940
  Required (ns):          13.042
  Recovery (ns):           0.353
  Minimum Period (ns):     2.898
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[5]:ALn
  Delay (ns):              2.531
  Slack (ns):              5.111
  Arrival (ns):            7.940
  Required (ns):          13.051
  Recovery (ns):           0.353
  Minimum Period (ns):     2.889
  Skew (ns):               0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[8]:ALn
  data required time                                 13.042
  data arrival time                          -        7.940
  slack                                               5.102
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:YL (r)
               +     0.511          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1_rgbl_net_1
  5.409                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  5.501                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.323          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.824                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.096          cell: ADLIB:CFG2
  5.920                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     2.020          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  7.940                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[8]:ALn (r)
                                    
  7.940                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.595          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.587                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  12.904                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:YL (r)
               +     0.491          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7_rgbl_net_1
  13.395                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[8]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.042                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[8]:ALn
                                    
  13.042                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/bl[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[0]:D
  Delay (ns):              0.687
  Slack (ns):             10.495
  Arrival (ns):            1.026
  Required (ns):          11.521
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/bl[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/rl_dti[0]:D
  data required time                                 11.521
  data arrival time                          -        1.026
  slack                                              10.495
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.339          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.339                        CAEN_LINK_instance/I_conet_interf/bl[0]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.399                        CAEN_LINK_instance/I_conet_interf/bl[0]:Q (r)
               +     0.627          net: CAEN_LINK_instance/I_conet_interf/bl[0]
  1.026                        CAEN_LINK_instance/I_conet_interf/rl_dti[0]:D (r)
                                    
  1.026                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.403          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.160                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  11.379                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.343          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  11.722                       CAEN_LINK_instance/I_conet_interf/rl_dti[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.521                       CAEN_LINK_instance/I_conet_interf/rl_dti[0]:D
                                    
  11.521                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.329
  Slack (ns):              1.270
  Arrival (ns):            3.244
  Required (ns):           4.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.320
  Slack (ns):              1.270
  Arrival (ns):            3.251
  Required (ns):           4.521
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.312
  Slack (ns):              1.272
  Arrival (ns):            3.243
  Required (ns):           4.515
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.276
  Arrival (ns):            3.245
  Required (ns):           4.521
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.281
  Arrival (ns):            3.232
  Required (ns):           4.513
  Setup (ns):              0.202
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  data required time                                  4.514
  data arrival time                          -        3.244
  slack                                               1.270
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  2.342                        fpgack40_buf/U_GB_RGB1_RGB78:An (f)
               +     0.219          cell: ADLIB:RGB
  2.561                        fpgack40_buf/U_GB_RGB1_RGB78:YL (r)
               +     0.354          net: fpgack40_buf/U_GB_RGB1_RGB78_rgbl_net_1
  2.915                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.975                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]
  3.244                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D (r)
                                    
  3.244                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.403          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.160                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  4.379                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.336          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  4.715                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.514                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
                                    
  4.514                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.948
  Slack (ns):              0.397
  Arrival (ns):            5.891
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.603
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.931
  Slack (ns):              0.426
  Arrival (ns):            5.874
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.574
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.925
  Slack (ns):              0.443
  Arrival (ns):            5.868
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.557
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.947
  Slack (ns):              0.457
  Arrival (ns):            5.890
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.543
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.476
  Slack (ns):              7.248
  Arrival (ns):            5.426
  Required (ns):          12.674
  Setup (ns):              0.254
  Minimum Period (ns):     0.752
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.891
  slack                                               0.397
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.489          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.943                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.051                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.420          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.471                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.695                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.891                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.891                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.707
  Arrival (ns):            1.413
  Required (ns):          11.120
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.707
  Skew (ns):              -3.400
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.712
  Arrival (ns):            1.413
  Required (ns):          11.125
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.712
  Skew (ns):              -3.405
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  data required time                                 11.120
  data arrival time                          -        1.413
  slack                                               9.707
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.630          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.413                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn (r)
                                    
  1.413                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.400                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.120                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
                                    
  11.120                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.097
  Slack (ns):             -0.703
  Arrival (ns):            6.612
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.703
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[41]
  Delay (ns):              1.201
  Slack (ns):             -0.665
  Arrival (ns):            6.695
  Required (ns):           6.030
  Setup (ns):              1.970
  Minimum Period (ns):     8.665
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.015
  Slack (ns):             -0.627
  Arrival (ns):            6.527
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.627
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.115
  Slack (ns):             -0.610
  Arrival (ns):            6.627
  Required (ns):           6.017
  Setup (ns):              1.983
  Minimum Period (ns):     8.610
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              0.929
  Slack (ns):             -0.583
  Arrival (ns):            6.432
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.583
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  data required time                                  5.909
  data arrival time                          -        6.612
  slack                                              -0.703
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.656                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  4.973                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB12:YL (r)
               +     0.542          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB12_rgbl_net_1
  5.515                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.602                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:Q (r)
               +     0.595          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[2]
  6.197                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.391                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:IPA (r)
               +     0.221          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[34]
  6.612                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34] (r)
                                    
  6.612                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.091          Library setup time: ADLIB:SERDESIF_075_IP
  5.909                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
                                    
  5.909                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_EQ_17:ALn
  Delay (ns):              1.681
  Slack (ns):              5.939
  Arrival (ns):            7.192
  Required (ns):          13.131
  Recovery (ns):           0.353
  Minimum Period (ns):     2.061
  Skew (ns):               0.027
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/SP_4B_RDN:ALn
  Delay (ns):              1.681
  Slack (ns):              5.939
  Arrival (ns):            7.192
  Required (ns):          13.131
  Recovery (ns):           0.353
  Minimum Period (ns):     2.061
  Skew (ns):               0.027
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K29_K30:ALn
  Delay (ns):              1.681
  Slack (ns):              5.939
  Arrival (ns):            7.192
  Required (ns):          13.131
  Recovery (ns):           0.353
  Minimum Period (ns):     2.061
  Skew (ns):               0.027
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:ALn
  Delay (ns):              1.681
  Slack (ns):              5.939
  Arrival (ns):            7.192
  Required (ns):          13.131
  Recovery (ns):           0.353
  Minimum Period (ns):     2.061
  Skew (ns):               0.027
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K23_K27:ALn
  Delay (ns):              1.681
  Slack (ns):              5.939
  Arrival (ns):            7.192
  Required (ns):          13.131
  Recovery (ns):           0.353
  Minimum Period (ns):     2.061
  Skew (ns):               0.027
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_EQ_17:ALn
  data required time                                 13.131
  data arrival time                          -        7.192
  slack                                               5.939
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.652                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  4.969                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.542          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  5.511                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.598                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.431          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  6.029                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  6.103                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.089          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.192                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_EQ_17:ALn (r)
                                    
  7.192                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.653                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  12.970                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11:YL (r)
               +     0.514          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11_rgbl_net_1
  13.484                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_EQ_17:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.131                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_EQ_17:ALn
                                    
  13.131                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.513
  Slack (ns):              9.686
  Arrival (ns):            1.870
  Required (ns):          11.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.203
  Slack (ns):              9.990
  Arrival (ns):            1.566
  Required (ns):          11.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.129
  Slack (ns):             10.064
  Arrival (ns):            1.492
  Required (ns):          11.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              0.962
  Slack (ns):             10.237
  Arrival (ns):            1.319
  Required (ns):          11.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              0.828
  Slack (ns):             10.371
  Arrival (ns):            1.185
  Required (ns):          11.556
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  data required time                                 11.556
  data arrival time                          -        1.870
  slack                                               9.686
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.357          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.357                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.431                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (f)
               +     0.415          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  0.846                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:B (f)
               +     0.102          cell: ADLIB:CFG4
  0.948                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:Y (r)
               +     0.153          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_991
  1.101                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:A (r)
               +     0.051          cell: ADLIB:CFG2
  1.152                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:Y (r)
               +     0.556          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1000
  1.708                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:D (r)
               +     0.110          cell: ADLIB:CFG4
  1.818                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:Y (r)
               +     0.052          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/i8_mux_i
  1.870                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D (r)
                                    
  1.870                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.390          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.198                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.417                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.340          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  11.757                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.556                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
                                    
  11.556                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              1.279
  Slack (ns):              0.673
  Arrival (ns):            5.562
  Required (ns):           6.235
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.328
  Slack (ns):              1.316
  Arrival (ns):            3.242
  Required (ns):           4.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.317
  Arrival (ns):            3.234
  Required (ns):           4.551
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.322
  Arrival (ns):            3.236
  Required (ns):           4.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.327
  Slack (ns):              1.350
  Arrival (ns):            3.223
  Required (ns):           4.573
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  6.235
  data arrival time                          -        5.562
  slack                                               0.673
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.604          net: fpgack40_buf/U_GB_YWn
  3.453                        fpgack40_buf/U_GB_RGB1_RGB71:An (f)
               +     0.317          cell: ADLIB:RGB
  3.770                        fpgack40_buf/U_GB_RGB1_RGB71:YL (r)
               +     0.513          net: fpgack40_buf/U_GB_RGB1_RGB71_rgbl_net_1
  4.283                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.370                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     1.192          net: CAEN_LINK_instance/I_conet_interf/pckw
  5.562                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  5.562                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  4.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  5.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  5.652                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  5.969                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:YL (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5_rgbl_net_1
  6.489                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  6.235                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  6.235                        data required time


Operating Conditions : WORST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             12.074
  Slack (ns):             37.663
  Arrival (ns):           19.316
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    12.337
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             12.017
  Slack (ns):             37.712
  Arrival (ns):           19.259
  Required (ns):          56.971
  Setup (ns):              0.254
  Minimum Period (ns):    12.288
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             11.945
  Slack (ns):             37.792
  Arrival (ns):           19.187
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    12.208
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.769
  Slack (ns):             37.969
  Arrival (ns):           19.010
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    12.031
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             11.712
  Slack (ns):             38.018
  Arrival (ns):           18.953
  Required (ns):          56.971
  Setup (ns):              0.254
  Minimum Period (ns):    11.982
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.979
  data arrival time                          -       19.316
  slack                                              37.663
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.415                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  6.731                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.511          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  7.242                        EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.329                        EPCS_Demo_instance/ConfigMaster_0/state[25]:Q (r)
               +     0.900          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[25]
  8.229                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:B (r)
               +     0.326          cell: ADLIB:CFG4
  8.555                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y (f)
               +     0.424          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]
  8.979                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B (f)
               +     0.209          cell: ADLIB:CFG3
  9.188                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y (f)
               +     0.670          net: EPCS_Demo_instance/ConfigMaster_0/N_462
  9.858                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:C (f)
               +     0.209          cell: ADLIB:CFG3
  10.067                       EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:Y (f)
               +     0.694          net: EPCS_Demo_instance/ConfigMaster_0/N_441
  10.761                       EPCS_Demo_instance/ConfigMaster_0/d_state98:A (f)
               +     0.315          cell: ADLIB:CFG4
  11.076                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (r)
               +     0.711          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.787                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (r)
               +     0.202          cell: ADLIB:CFG3
  11.989                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (r)
               +     0.629          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.618                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (r)
               +     0.225          cell: ADLIB:CFG4
  12.843                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (f)
               +     0.974          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.817                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (f)
               +     0.433          cell: ADLIB:ARI1_CC
  14.250                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:UB (r)
               +     0.000          net: NET_CC_CONFIG4124
  14.250                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[3] (r)
               +     0.758          cell: ADLIB:CC_CONFIG
  15.008                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[11] (f)
               +     0.000          net: NET_CC_CONFIG4149
  15.008                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI720Q9[8]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  15.081                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI720Q9[8]:S (f)
               +     0.836          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[8]
  15.917                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:D (f)
               +     0.433          cell: ADLIB:ARI1_CC
  16.350                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:UB (r)
               +     0.000          net: NET_CC_CONFIG4262
  16.350                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:UB[1] (r)
               +     0.717          cell: ADLIB:CC_CONFIG
  17.067                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[4] (f)
               +     0.000          net: NET_CC_CONFIG4272
  17.067                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  17.140                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:S (f)
               +     0.993          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[11]
  18.133                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:D (f)
               +     0.274          cell: ADLIB:ARI1_CC
  18.407                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:UB (r)
               +     0.000          net: NET_CC_CONFIG386
  18.407                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[1] (r)
               +     0.778          cell: ADLIB:CC_CONFIG
  19.185                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG399
  19.185                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  19.241                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.075          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  19.316                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  19.316                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.415                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  56.731                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.502          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  57.233                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.979                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.979                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  Delay (ns):              2.929
  Slack (ns):             46.715
  Arrival (ns):           10.182
  Required (ns):          56.897
  Recovery (ns):           0.353
  Minimum Period (ns):     3.285
  Skew (ns):               0.003
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_q1:ALn
  Delay (ns):              2.929
  Slack (ns):             46.726
  Arrival (ns):           10.182
  Required (ns):          56.908
  Recovery (ns):           0.353
  Minimum Period (ns):     3.274
  Skew (ns):              -0.008
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/ins1[1]:ALn
  Delay (ns):              2.703
  Slack (ns):             46.931
  Arrival (ns):            9.965
  Required (ns):          56.896
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[7]:ALn
  Delay (ns):              2.703
  Slack (ns):             46.931
  Arrival (ns):            9.965
  Required (ns):          56.896
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/acc[17]:ALn
  Delay (ns):              2.703
  Slack (ns):             46.931
  Arrival (ns):            9.965
  Required (ns):          56.896
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.013
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  data required time                                 56.897
  data arrival time                          -       10.182
  slack                                              46.715
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.620          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.420                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  6.736                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.517          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  7.253                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.345                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:Q (r)
               +     1.235          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int
  8.580                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:A (r)
               +     0.074          cell: ADLIB:CFG2
  8.654                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:Y (r)
               +     1.528          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_i
  10.182                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn (r)
                                    
  10.182                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.632          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.432                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.316          cell: ADLIB:RGB
  56.748                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.502          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  57.250                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.897                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
                                    
  56.897                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.794
  Slack (ns):             21.920
  Arrival (ns):            9.673
  Required (ns):          31.593
  Setup (ns):              0.254
  Minimum Period (ns):     3.080
  Operating Conditions:    WORST

Path 2
  From: clock_counter[11]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.724
  Slack (ns):             21.990
  Arrival (ns):            9.603
  Required (ns):          31.593
  Setup (ns):              0.254
  Minimum Period (ns):     3.010
  Operating Conditions:    WORST

Path 3
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.598
  Slack (ns):             22.126
  Arrival (ns):            9.467
  Required (ns):          31.593
  Setup (ns):              0.254
  Minimum Period (ns):     2.874
  Operating Conditions:    WORST

Path 4
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.563
  Slack (ns):             22.161
  Arrival (ns):            9.432
  Required (ns):          31.593
  Setup (ns):              0.254
  Minimum Period (ns):     2.839
  Operating Conditions:    WORST

Path 5
  From: clock_counter[14]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.545
  Slack (ns):             22.179
  Arrival (ns):            9.414
  Required (ns):          31.593
  Setup (ns):              0.254
  Minimum Period (ns):     2.821
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[5]:CLK
  To: state_clock[0]:D
  data required time                                 31.593
  data arrival time                          -        9.673
  slack                                              21.920
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.556          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.028                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.345                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.534          net: clk40
  6.879                        clock_counter[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.987                        clock_counter[5]:Q (f)
               +     0.432          net: clock_counter[5]
  7.419                        state_clock_ns_1_0_.m15_e_11:A (f)
               +     0.287          cell: ADLIB:CFG4
  7.706                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.423          net: state_clock_ns_1_0_.m15_e_11
  8.129                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.209          cell: ADLIB:CFG4
  8.338                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.738          net: state_clock_ns_1_0_.N_43_mux
  9.076                        state_clock_ns_1_0_.m17:A (f)
               +     0.099          cell: ADLIB:CFG3
  9.175                        state_clock_ns_1_0_.m17:Y (r)
               +     0.222          net: state_clock_ns_1_0_.N_44_mux
  9.397                        state_clock_ns_1_0_.m24:D (r)
               +     0.202          cell: ADLIB:CFG4
  9.599                        state_clock_ns_1_0_.m24:Y (r)
               +     0.074          net: state_clock_ns[0]
  9.673                        state_clock[0]:D (r)
                                    
  9.673                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.557          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.029                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  31.346                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.847                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.593                       state_clock[0]:D
                                    
  31.593                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              4.089
  Arrival (ns):            4.089
  Setup (ns):              0.201
  External Setup (ns):    -0.308
  Operating Conditions:     BEST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              4.088
  Arrival (ns):            4.088
  Setup (ns):              0.201
  External Setup (ns):    -0.308
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.783
  Arrival (ns):            3.783
  Setup (ns):              0.201
  External Setup (ns):    -0.614
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.638
  Arrival (ns):            3.638
  Setup (ns):              0.201
  External Setup (ns):    -0.751
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[1]:D
  data required time                                    N/C
  data arrival time                          -        4.089
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.260          cell: ADLIB:IOPAD_IN
  1.260                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.022          net: lvCLKLOS_ibuf/U0/YIN1
  1.282                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.071          cell: ADLIB:IOINFF_BYPASS
  1.353                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     2.083          net: lvCLKLOS_0
  3.436                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.069          cell: ADLIB:CFG3
  3.505                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.063          net: state_clock_ns_1_0_.m22_1_0
  3.568                        state_clock_ns_1_0_.m22:C (r)
               +     0.051          cell: ADLIB:CFG3
  3.619                        state_clock_ns_1_0_.m22:Y (r)
               +     0.225          net: state_clock_ns_1_0_.N_31_mux
  3.844                        state_clock_ns_1_0_.m26:C (r)
               +     0.195          cell: ADLIB:CFG4
  4.039                        state_clock_ns_1_0_.m26:Y (r)
               +     0.050          net: state_clock_ns[1]
  4.089                        state_clock[1]:D (r)
                                    
  4.089                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.240          Clock generation
  N/C                          
               +     0.308          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.118          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.371          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.348          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  N/C                          state_clock[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          state_clock[1]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              8.409
  Arrival (ns):           15.273
  Clock to Out (ns):      15.273
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              7.690
  Arrival (ns):           14.543
  Clock to Out (ns):      14.543
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              7.188
  Arrival (ns):           14.041
  Clock to Out (ns):      14.041
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.865
  Arrival (ns):           13.729
  Clock to Out (ns):      13.729
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: CLK_SEL1
  data required time                                    N/C
  data arrival time                          -       15.273
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.557          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.029                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.346                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.518          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.864                        clock_selection[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.972                        clock_selection[0]:Q (f)
               +     5.488          net: CLKLEDR_c
  12.460                       CLK_SEL1_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.790                       CLK_SEL1_obuf/U0/U_IOOUTFF:Y (f)
               +     0.113          net: CLK_SEL1_obuf/U0/DOUT
  12.903                       CLK_SEL1_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  15.273                       CLK_SEL1_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL1
  15.273                       CLK_SEL1 (f)
                                    
  15.273                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL1 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.163
  Slack (ns):             25.432
  Arrival (ns):            4.097
  Required (ns):          29.529
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.162
  Slack (ns):             25.432
  Arrival (ns):            4.096
  Required (ns):          29.528
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.947
  Slack (ns):             25.636
  Arrival (ns):            3.893
  Required (ns):          29.529
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.865
  Slack (ns):             25.727
  Arrival (ns):            3.802
  Required (ns):          29.529
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.695
  Slack (ns):             25.880
  Arrival (ns):            3.641
  Required (ns):          29.521
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[1]:D
  data required time                                 29.529
  data arrival time                          -        4.097
  slack                                              25.432
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.423          net: fpgack40_buf/U_GB_YWn_GEast
  2.348                        fpgack40_buf/U_GB_RGB1_RGB32:An (f)
               +     0.219          cell: ADLIB:RGB
  2.567                        fpgack40_buf/U_GB_RGB1_RGB32:YL (r)
               +     0.367          net: fpgack40_buf/U_GB_RGB1_RGB32_rgbl_net_1
  2.934                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.008                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.466          net: regs.clocksel[0]
  3.474                        state_clock_ns_1_0_.m22:B (f)
               +     0.153          cell: ADLIB:CFG3
  3.627                        state_clock_ns_1_0_.m22:Y (r)
               +     0.225          net: state_clock_ns_1_0_.N_31_mux
  3.852                        state_clock_ns_1_0_.m26:C (r)
               +     0.195          cell: ADLIB:CFG4
  4.047                        state_clock_ns_1_0_.m26:Y (r)
               +     0.050          net: state_clock_ns[1]
  4.097                        state_clock[1]:D (r)
                                    
  4.097                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.383          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.163                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  29.382                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.348          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  29.730                       state_clock[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.529                       state_clock[1]:D
                                    
  29.529                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.157
  Slack (ns):             20.325
  Arrival (ns):           11.157
  Required (ns):          31.482
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.157
  Slack (ns):             20.326
  Arrival (ns):           11.157
  Required (ns):          31.483
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              6.377
  Slack (ns):             21.026
  Arrival (ns):           10.377
  Required (ns):          31.403
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.482
  data arrival time                          -       11.157
  slack                                              20.325
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.927          net: GBTX_RXRDY_0
  10.082                       state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.209          cell: ADLIB:CFG3
  10.291                       state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.094          net: state_clock_ns_1_0_.m22_1_0
  10.385                       state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  10.472                       state_clock_ns_1_0_.m22:Y (f)
               +     0.315          net: state_clock_ns_1_0_.N_31_mux
  10.787                       state_clock_ns_1_0_.m24:C (f)
               +     0.296          cell: ADLIB:CFG4
  11.083                       state_clock_ns_1_0_.m24:Y (f)
               +     0.074          net: state_clock_ns[0]
  11.157                       state_clock[0]:D (f)
                                    
  11.157                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.540          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.848                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.155                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.656                       state_clock[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.482                       state_clock[0]:D
                                    
  31.482                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.285
  Slack (ns):              1.259
  Arrival (ns):            2.285
  Required (ns):           3.544
  Setup (ns):              0.245
  Minimum Period (ns):    -1.259
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.782
  Slack (ns):              1.814
  Arrival (ns):            1.782
  Required (ns):           3.596
  Setup (ns):              0.201
  Minimum Period (ns):    -1.814
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.743
  Slack (ns):             90.727
  Arrival (ns):           12.392
  Required (ns):         103.119
  Setup (ns):              2.663
  Minimum Period (ns):    18.546
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.321
  Slack (ns):             93.088
  Arrival (ns):           11.979
  Required (ns):         105.067
  Setup (ns):              0.715
  Minimum Period (ns):    13.824
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:D
  Delay (ns):              5.090
  Slack (ns):             94.504
  Arrival (ns):           10.739
  Required (ns):         105.243
  Setup (ns):              0.254
  Minimum Period (ns):    10.992
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.544
  data arrival time                          -        2.285
  slack                                               1.259
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.977          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.564                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.662                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.068          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.730                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.790                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.066          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  1.856                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  1.916                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.369          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.285                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.285                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.427          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.227                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.445                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.344          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.789                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.544                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.544                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.117
  Slack (ns):            198.525
  Arrival (ns):            6.623
  Required (ns):         205.148
  Recovery (ns):           0.353
  Minimum Period (ns):     1.475
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.117
  Slack (ns):            198.525
  Arrival (ns):            6.623
  Required (ns):         205.148
  Recovery (ns):           0.353
  Minimum Period (ns):     1.475
  Skew (ns):               0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.148
  data arrival time                          -        6.623
  slack                                             198.525
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.622          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.676                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.992                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.514          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.506                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.614                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.338          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  5.952                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.147          cell: ADLIB:CFG2
  6.099                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.524          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.623                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  6.623                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.622          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.676                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.992                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.509          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.501                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.148                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.148                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.038
  Slack (ns):             17.626
  Arrival (ns):           10.700
  Required (ns):          28.326
  Setup (ns):              0.308
  Minimum Period (ns):     2.374
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.983
  Slack (ns):             17.692
  Arrival (ns):           10.634
  Required (ns):          28.326
  Setup (ns):              0.308
  Minimum Period (ns):     2.308
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.945
  Slack (ns):             17.730
  Arrival (ns):           10.596
  Required (ns):          28.326
  Setup (ns):              0.308
  Minimum Period (ns):     2.270
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.793
  Slack (ns):             17.892
  Arrival (ns):           10.434
  Required (ns):          28.326
  Setup (ns):              0.308
  Minimum Period (ns):     2.108
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.789
  Slack (ns):             17.895
  Arrival (ns):           10.431
  Required (ns):          28.326
  Setup (ns):              0.308
  Minimum Period (ns):     2.105
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.326
  data arrival time                          -       10.700
  slack                                              17.626
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.621          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.812                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.128                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.534          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.662                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.770                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:Q (f)
               +     0.667          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]
  9.437                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_8:A (f)
               +     0.287          cell: ADLIB:CFG4
  9.724                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_8:Y (f)
               +     0.217          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_8
  9.941                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:D (f)
               +     0.209          cell: ADLIB:CFG4
  10.150                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.550          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.700                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.700                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.621          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.812                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.128                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.506          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.634                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.326                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.326                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  Delay (ns):              0.978
  Slack (ns):             18.679
  Arrival (ns):            9.602
  Required (ns):          28.281
  Recovery (ns):           0.353
  Minimum Period (ns):     1.321
  Skew (ns):              -0.010
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):              0.979
  Slack (ns):             18.690
  Arrival (ns):            9.603
  Required (ns):          28.293
  Recovery (ns):           0.353
  Minimum Period (ns):     1.310
  Skew (ns):              -0.022
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
  Delay (ns):              0.978
  Slack (ns):             18.691
  Arrival (ns):            9.602
  Required (ns):          28.293
  Recovery (ns):           0.353
  Minimum Period (ns):     1.309
  Skew (ns):              -0.022
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:ALn
  Delay (ns):              0.831
  Slack (ns):             18.809
  Arrival (ns):            9.464
  Required (ns):          28.273
  Recovery (ns):           0.353
  Minimum Period (ns):     1.191
  Skew (ns):               0.007
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[1]:ALn
  Delay (ns):              0.831
  Slack (ns):             18.809
  Arrival (ns):            9.464
  Required (ns):          28.273
  Recovery (ns):           0.353
  Minimum Period (ns):     1.191
  Skew (ns):               0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  data required time                                 28.281
  data arrival time                          -        9.602
  slack                                              18.679
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.621          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.812                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.128                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.496          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.624                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.711                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     0.891          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc
  9.602                        EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn (r)
                                    
  9.602                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.621          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.812                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.128                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.506          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.634                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.281                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
                                    
  28.281                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              9.358
  Arrival (ns):           18.056
  Setup (ns):             -0.941
  Minimum Period (ns):    34.230
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              9.346
  Arrival (ns):           18.046
  Setup (ns):             -0.941
  Minimum Period (ns):    34.210
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.847
  Arrival (ns):           17.524
  Setup (ns):             -0.941
  Minimum Period (ns):    33.166
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.656
  Arrival (ns):           17.377
  Setup (ns):             -0.941
  Minimum Period (ns):    32.872
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.842
  Arrival (ns):           16.532
  Setup (ns):             -0.941
  Minimum Period (ns):    31.182
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       18.056
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.569          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.856                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  8.173                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9:YL (r)
               +     0.525          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9_rgbl_net_1
  8.698                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.806                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.852          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.658                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.221          cell: ADLIB:CFG4
  9.879                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.439          net: ident_coreinst/IICE_INST/N_13
  10.318                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.100          cell: ADLIB:CFG2
  10.418                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.714          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  11.132                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.311          cell: ADLIB:CFG4
  11.443                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.520          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.963                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.363          cell: ADLIB:CFG4
  12.326                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.722          net: ident_coreinst/b3_PLF_0_2
  13.048                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.147          cell: ADLIB:CFG4
  13.195                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.697          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  13.892                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.225          cell: ADLIB:CFG3
  14.117                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.226          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  14.343                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.209          cell: ADLIB:CFG4
  14.552                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.986          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  16.538                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  16.737                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  18.056                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  18.056                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.821
  Arrival (ns):            3.821
  Setup (ns):              0.201
  External Setup (ns):    -1.753
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.676
  Arrival (ns):            3.676
  Setup (ns):              0.201
  External Setup (ns):    -1.906
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.661
  Arrival (ns):            3.661
  Setup (ns):              0.201
  External Setup (ns):    -1.919
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.524
  Arrival (ns):            3.524
  Setup (ns):              0.201
  External Setup (ns):    -2.040
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[32]:D
  Delay (ns):              3.480
  Arrival (ns):            3.480
  Setup (ns):              0.201
  External Setup (ns):    -2.077
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  data required time                                    N/C
  data arrival time                          -        3.821
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.451          net: ident_coreinst/IICE_comm2iice[7]
  3.821                        ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D (r)
                                    
  3.821                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.380          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6:An (f)
               +     0.212          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6:YR (r)
               +     0.346          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6_rgbr_net_1
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.916
  Arrival (ns):            7.447
  Clock to Out (ns):       7.447
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.851
  Arrival (ns):            7.382
  Clock to Out (ns):       7.382
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.447
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     0.531          net: vme_int_instance/DS
  0.531                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.639                        vme_int_instance/DSINHIB:Q (f)
               +     0.058          net: vme_int_instance/DSINHIB
  0.697                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  0.993                        vme_int_instance/DS1L:Y (f)
               +     3.223          net: DS0L_c
  4.216                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.546                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.043                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.447                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.447                        DS0L (f)
                                    
  7.447                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[38]:D
  Delay (ns):              3.252
  Slack (ns):              8.812
  Arrival (ns):            7.040
  Required (ns):          15.852
  Setup (ns):              0.254
  Minimum Period (ns):     7.376
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[39]:D
  Delay (ns):              3.195
  Slack (ns):              8.869
  Arrival (ns):            6.983
  Required (ns):          15.852
  Setup (ns):              0.254
  Minimum Period (ns):     7.262
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              2.996
  Slack (ns):              9.085
  Arrival (ns):            6.768
  Required (ns):          15.853
  Setup (ns):              0.254
  Minimum Period (ns):     6.830
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[54]:D
  Delay (ns):              2.722
  Slack (ns):              9.402
  Arrival (ns):            6.455
  Required (ns):          15.857
  Setup (ns):              0.254
  Minimum Period (ns):     6.196
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.38.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[77]:D
  Delay (ns):              2.666
  Slack (ns):              9.443
  Arrival (ns):            6.447
  Required (ns):          15.890
  Setup (ns):              0.254
  Minimum Period (ns):     6.114
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[38]:D
  data required time                                 15.852
  data arrival time                          -        7.040
  slack                                               8.812
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.601          net: DCLK00_buf/U_GB_YWn
  2.952                        DCLK00_buf/U_GB_RGB1_RGB2:An (r)
               +     0.248          cell: ADLIB:RGB
  3.200                        DCLK00_buf/U_GB_RGB1_RGB2:YL (f)
               +     0.588          net: DCLK00_buf/U_GB_RGB1_RGB2_rgbl_net_1
  3.788                        dout_inbuf_instance.19.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.914                        dout_inbuf_instance.19.DDR_IN_inst:QR (r)
               +     3.126          net: GBTX_DOUT_rise[19]
  7.040                        GBTx_interface_instance/data_from_gbtx[38]:D (r)
                                    
  7.040                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  15.308                       DCLK00_buf/U_GB_RGB1_RGB45:An (f)
               +     0.317          cell: ADLIB:RGB
  15.625                       DCLK00_buf/U_GB_RGB1_RGB45:YL (r)
               +     0.481          net: DCLK00_buf/U_GB_RGB1_RGB45_rgbl_net_1
  16.106                       GBTx_interface_instance/data_from_gbtx[38]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.852                       GBTx_interface_instance/data_from_gbtx[38]:D
                                    
  15.852                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.526
  Arrival (ns):            5.142
  Required (ns):          14.668
  Setup (ns):              0.228
  External Setup (ns):    -1.026
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.640
  data arrival time                          -        5.182
  slack                                               9.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.386          net: DCLK00_buf/U_GB_YWn_GEast
  14.330                       DCLK00_buf/U_GB_RGB1_RGB76:An (r)
               +     0.165          cell: ADLIB:RGB
  14.495                       DCLK00_buf/U_GB_RGB1_RGB76:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB76_rgbl_net_1
  14.902                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.640                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.640                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB76:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB76:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB76_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:ALn
  Delay (ns):              2.855
  Slack (ns):             21.767
  Arrival (ns):            6.512
  Required (ns):          28.279
  Recovery (ns):           0.353
  Minimum Period (ns):     3.233
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:ALn
  Delay (ns):              2.855
  Slack (ns):             21.767
  Arrival (ns):            6.512
  Required (ns):          28.279
  Recovery (ns):           0.353
  Minimum Period (ns):     3.233
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[2]:ALn
  Delay (ns):              2.855
  Slack (ns):             21.767
  Arrival (ns):            6.512
  Required (ns):          28.279
  Recovery (ns):           0.353
  Minimum Period (ns):     3.233
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:ALn
  Delay (ns):              2.855
  Slack (ns):             21.767
  Arrival (ns):            6.512
  Required (ns):          28.279
  Recovery (ns):           0.353
  Minimum Period (ns):     3.233
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:ALn
  Delay (ns):              2.855
  Slack (ns):             21.776
  Arrival (ns):            6.512
  Required (ns):          28.288
  Recovery (ns):           0.353
  Minimum Period (ns):     3.224
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:ALn
  data required time                                 28.279
  data arrival time                          -        6.512
  slack                                              21.767
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YWn (f)
               +     0.587          net: DCLK00_buf/U_GB_YWn
  2.814                        DCLK00_buf/U_GB_RGB1_RGB53:An (f)
               +     0.316          cell: ADLIB:RGB
  3.130                        DCLK00_buf/U_GB_RGB1_RGB53:YR (r)
               +     0.527          net: DCLK00_buf/U_GB_RGB1_RGB53_rgbr_net_1
  3.657                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  3.749                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.763          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.512                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:ALn (r)
                                    
  6.512                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YWn (f)
               +     0.585          net: DCLK00_buf/U_GB_YWn
  27.812                       DCLK00_buf/U_GB_RGB1_RGB37:An (f)
               +     0.316          cell: ADLIB:RGB
  28.128                       DCLK00_buf/U_GB_RGB1_RGB37:YR (r)
               +     0.504          net: DCLK00_buf/U_GB_RGB1_RGB37_rgbr_net_1
  28.632                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.279                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:ALn
                                    
  28.279                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.067
  Slack (ns):             11.682
  Arrival (ns):           10.318
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C19/INST_RAM64x18_IP:B_ADDR_SRST_N
  Delay (ns):              8.713
  Slack (ns):             15.493
  Arrival (ns):           13.030
  Required (ns):          28.523
  Setup (ns):              0.271
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C18/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              8.736
  Slack (ns):             15.501
  Arrival (ns):           13.053
  Required (ns):          28.554
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C8/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.655
  Slack (ns):             15.584
  Arrival (ns):           12.972
  Required (ns):          28.556
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C10/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.534
  Slack (ns):             15.707
  Arrival (ns):           12.851
  Required (ns):          28.558
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.318
  slack                                              11.682
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn
  3.448                        fpgack40_buf/U_GB_RGB1_RGB45:An (f)
               +     0.316          cell: ADLIB:RGB
  3.764                        fpgack40_buf/U_GB_RGB1_RGB45:YR (r)
               +     0.487          net: fpgack40_buf/U_GB_RGB1_RGB45_rgbr_net_1
  4.251                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.359                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     2.788          net: GBTX_RESETB_c
  7.147                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.477                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  7.780                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.318                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.318                       GBTX_RESETB (f)
                                    
  10.318                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              1.009
  Slack (ns):              6.720
  Arrival (ns):            1.536
  Required (ns):           8.256
  Setup (ns):              0.254
  Minimum Period (ns):     1.280
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.925
  Slack (ns):              6.814
  Arrival (ns):            1.442
  Required (ns):           8.256
  Setup (ns):              0.254
  Minimum Period (ns):     1.186
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.886
  Slack (ns):              6.834
  Arrival (ns):            1.413
  Required (ns):           8.247
  Setup (ns):              0.254
  Minimum Period (ns):     1.166
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.884
  Slack (ns):              6.837
  Arrival (ns):            1.411
  Required (ns):           8.248
  Setup (ns):              0.254
  Minimum Period (ns):     1.163
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:D
  Delay (ns):              0.826
  Slack (ns):              6.894
  Arrival (ns):            1.353
  Required (ns):           8.247
  Setup (ns):              0.254
  Minimum Period (ns):     1.106
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  data required time                                  8.256
  data arrival time                          -        1.536
  slack                                               6.720
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.527          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.527                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.614                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:Q (r)
               +     0.376          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]
  0.990                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:B (r)
               +     0.143          cell: ADLIB:CFG2
  1.133                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNIT72Q[1]:Y (f)
               +     0.231          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_987
  1.364                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[2]:A (f)
               +     0.099          cell: ADLIB:CFG2
  1.463                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_RNO[2]:Y (r)
               +     0.073          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1015_i
  1.536                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D (r)
                                    
  1.536                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.510          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.510                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.256                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
                                    
  8.256                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:EN
  Delay (ns):              1.087
  Slack (ns):              1.701
  Arrival (ns):            6.546
  Required (ns):           8.247
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:EN
  Delay (ns):              1.087
  Slack (ns):              1.701
  Arrival (ns):            6.546
  Required (ns):           8.247
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:EN
  Delay (ns):              1.087
  Slack (ns):              1.702
  Arrival (ns):            6.546
  Required (ns):           8.248
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:EN
  Delay (ns):              1.087
  Slack (ns):              1.710
  Arrival (ns):            6.546
  Required (ns):           8.256
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:EN
  Delay (ns):              1.087
  Slack (ns):              1.711
  Arrival (ns):            6.546
  Required (ns):           8.257
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:EN
  data required time                                  8.247
  data arrival time                          -        6.546
  slack                                               1.701
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.567          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.634                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.951                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.508          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  5.459                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.567                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:Q (f)
               +     0.979          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r
  6.546                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:EN (r)
                                    
  6.546                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.501          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.501                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.247                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:EN
                                    
  8.247                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/bl[0]:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bl[0]:EN
  Delay (ns):              1.632
  Slack (ns):              1.121
  Arrival (ns):            7.046
  Required (ns):           8.167
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bl[0]:EN
  Delay (ns):              1.608
  Slack (ns):              1.156
  Arrival (ns):            7.011
  Required (ns):           8.167
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bl[0]:D
  Delay (ns):              0.801
  Slack (ns):              2.002
  Arrival (ns):            6.219
  Required (ns):           8.221
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/bl[0]:EN
  data required time                                  8.167
  data arrival time                          -        7.046
  slack                                               1.121
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.580                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.897                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.517          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  5.414                        CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.501                        CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:Q (r)
               +     0.462          net: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]
  5.963                        CAEN_LINK_instance/I_conet_interf/fsm_rx_RNI7ALP[1]:B (r)
               +     0.143          cell: ADLIB:CFG2
  6.106                        CAEN_LINK_instance/I_conet_interf/fsm_rx_RNI7ALP[1]:Y (f)
               +     0.940          net: CAEN_LINK_instance/I_conet_interf/N_944_i
  7.046                        CAEN_LINK_instance/I_conet_interf/bl[0]:EN (f)
                                    
  7.046                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.475          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.475                        CAEN_LINK_instance/I_conet_interf/bl[0]:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  8.167                        CAEN_LINK_instance/I_conet_interf/bl[0]:EN
                                    
  8.167                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.408
  Slack (ns):             10.739
  Arrival (ns):            5.711
  Required (ns):          16.450
  Setup (ns):              0.254
  Minimum Period (ns):     3.522
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.035
  Slack (ns):             11.130
  Arrival (ns):            5.320
  Required (ns):          16.450
  Setup (ns):              0.254
  Minimum Period (ns):     2.740
  Operating Conditions:    WORST

Path 3
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[4]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[1]:D
  Delay (ns):             11.083
  Slack (ns):             13.664
  Arrival (ns):           15.359
  Required (ns):          29.023
  Setup (ns):              0.254
  Minimum Period (ns):    11.336
  Operating Conditions:    WORST

Path 4
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[4]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[2]:D
  Delay (ns):             11.047
  Slack (ns):             13.690
  Arrival (ns):           15.323
  Required (ns):          29.013
  Setup (ns):              0.254
  Minimum Period (ns):    11.310
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[4]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[6]:D
  Delay (ns):             11.046
  Slack (ns):             13.691
  Arrival (ns):           15.322
  Required (ns):          29.013
  Setup (ns):              0.254
  Minimum Period (ns):    11.309
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKS:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.450
  data arrival time                          -        5.711
  slack                                              10.739
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.618          net: fpgack40_buf/U_GB_YWn_GEast
  3.467                        fpgack40_buf/U_GB_RGB1_RGB38:An (f)
               +     0.317          cell: ADLIB:RGB
  3.784                        fpgack40_buf/U_GB_RGB1_RGB38:YL (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB38_rgbl_net_1
  4.303                        vme_int_instance/DTACKS:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.390                        vme_int_instance/DTACKS:Q (r)
               +     1.088          net: vme_int_instance/DTACKS
  5.478                        vme_int_instance/DTACKSN_3:A (r)
               +     0.158          cell: ADLIB:CFG2
  5.636                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.075          net: vme_int_instance/DTACKSN_3
  5.711                        vme_int_instance/DTACKSN:D (r)
                                    
  5.711                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  15.932                       fpgack40_buf/U_GB_RGB1_RGB44:An (r)
               +     0.248          cell: ADLIB:RGB
  16.180                       fpgack40_buf/U_GB_RGB1_RGB44:YL (f)
               +     0.524          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  16.704                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.450                       vme_int_instance/DTACKSN:D
                                    
  16.450                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[3]
  To:   vme_int_instance/lb_rdata_i[2]:D
  Delay (ns):              8.504
  Slack (ns):             16.400
  Arrival (ns):           12.504
  Required (ns):          28.904
  Setup (ns):              0.254
  External Setup (ns):     4.600
  Operating Conditions:    WORST

Path 2
  From: VDB[4]
  To:   vme_int_instance/event_data[19]:D
  Delay (ns):              8.115
  Slack (ns):             16.792
  Arrival (ns):           12.115
  Required (ns):          28.907
  Setup (ns):              0.254
  External Setup (ns):     4.208
  Operating Conditions:    WORST

Path 3
  From: VDB[4]
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              7.988
  Slack (ns):             16.911
  Arrival (ns):           11.988
  Required (ns):          28.899
  Setup (ns):              0.254
  External Setup (ns):     4.089
  Operating Conditions:    WORST

Path 4
  From: VDB[6]
  To:   vme_int_instance/VDB_d1[6]:D
  Delay (ns):              7.600
  Slack (ns):             17.300
  Arrival (ns):           11.600
  Required (ns):          28.900
  Setup (ns):              0.254
  External Setup (ns):     3.700
  Operating Conditions:    WORST

Path 5
  From: VDB[9]
  To:   vme_int_instance/event_data[24]:D
  Delay (ns):              7.613
  Slack (ns):             17.304
  Arrival (ns):           11.613
  Required (ns):          28.917
  Setup (ns):              0.254
  External Setup (ns):     3.696
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[3]
  To: vme_int_instance/lb_rdata_i[2]:D
  data required time                                 28.904
  data arrival time                          -       12.504
  slack                                              16.400
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[3] (f)
               +     0.000          net: VDB[3]
  4.000                        VDB_iobuf[3]/U0/U_IOPAD:PAD (f)
               +     1.150          cell: ADLIB:IOPAD_BI
  5.150                        VDB_iobuf[3]/U0/U_IOPAD:Y (f)
               +     0.004          net: VDB_iobuf[3]/U0/YIN1
  5.154                        VDB_iobuf[3]/U0/U_IOINFF:A (f)
               +     0.081          cell: ADLIB:IOINFF_BYPASS
  5.235                        VDB_iobuf[3]/U0/U_IOINFF:Y (f)
               +     4.944          net: VDB_in[3]
  10.179                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[2]:C (f)
               +     0.209          cell: ADLIB:ARI1_CC
  10.388                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[2]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[2]
  10.483                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[2]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.582                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[2]:Y (r)
               +     0.923          net: vme_int_instance/lb_rdata_i_38_m23[2]
  11.505                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[2]:D (r)
               +     0.158          cell: ADLIB:ARI1_CC
  11.663                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[2]:Y (r)
               +     0.608          net: vme_int_instance/lb_rdata_i_38_m29[2]
  12.271                       vme_int_instance/lb_rdata_i_38[2]:D (r)
               +     0.158          cell: ADLIB:CFG4
  12.429                       vme_int_instance/lb_rdata_i_38[2]:Y (r)
               +     0.075          net: vme_int_instance/lb_rdata_i_38[2]
  12.504                       vme_int_instance/lb_rdata_i[2]:D (r)
                                    
  12.504                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.601          net: fpgack40_buf/U_GB_YWn_GEast
  28.364                       fpgack40_buf/U_GB_RGB1_RGB24:An (f)
               +     0.307          cell: ADLIB:RGB
  28.671                       fpgack40_buf/U_GB_RGB1_RGB24:YL (r)
               +     0.487          net: fpgack40_buf/U_GB_RGB1_RGB24_rgbl_net_1
  29.158                       vme_int_instance/lb_rdata_i[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.904                       vme_int_instance/lb_rdata_i[2]:D
                                    
  28.904                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):             10.008
  Slack (ns):              6.705
  Arrival (ns):           14.295
  Required (ns):          21.000
  Clock to Out (ns):      14.295
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.998
  Slack (ns):              6.715
  Arrival (ns):           14.285
  Required (ns):          21.000
  Clock to Out (ns):      14.285
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.528
  Slack (ns):              7.185
  Arrival (ns):           13.815
  Required (ns):          21.000
  Clock to Out (ns):      13.815
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.515
  Slack (ns):              7.198
  Arrival (ns):           13.802
  Required (ns):          21.000
  Clock to Out (ns):      13.802
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              9.424
  Slack (ns):              7.289
  Arrival (ns):           13.711
  Required (ns):          21.000
  Clock to Out (ns):      13.711
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       14.295
  slack                                               6.705
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn_GEast
  3.462                        fpgack40_buf/U_GB_RGB1_RGB48:An (f)
               +     0.317          cell: ADLIB:RGB
  3.779                        fpgack40_buf/U_GB_RGB1_RGB48:YL (r)
               +     0.508          net: fpgack40_buf/U_GB_RGB1_RGB48_rgbl_net_1
  4.287                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.374                        vme_int_instance/NOEADWi:Q (r)
               +     1.804          net: NOEADW_c
  6.178                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.278                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.300          net: NOEADW_c_i
  8.578                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.908                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.563                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  14.295                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  14.295                       AML[2] (f)
                                    
  14.295                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.450
  Slack (ns):             10.740
  Arrival (ns):            5.670
  Required (ns):          16.410
  Recovery (ns):           0.353
  Minimum Period (ns):     3.520
  Skew (ns):              -0.043
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C18/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.983
  Slack (ns):             13.818
  Arrival (ns):           15.300
  Required (ns):          29.118
  Recovery (ns):           0.327
  Minimum Period (ns):    11.182
  Skew (ns):              -0.128
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C32/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.965
  Slack (ns):             13.828
  Arrival (ns):           15.282
  Required (ns):          29.110
  Recovery (ns):           0.327
  Minimum Period (ns):    11.172
  Skew (ns):              -0.120
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C32/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.855
  Slack (ns):             13.941
  Arrival (ns):           15.172
  Required (ns):          29.113
  Recovery (ns):           0.327
  Minimum Period (ns):    11.059
  Skew (ns):              -0.123
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C17/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.298
  Slack (ns):             14.498
  Arrival (ns):           14.615
  Required (ns):          29.113
  Recovery (ns):           0.327
  Minimum Period (ns):    10.502
  Skew (ns):              -0.123
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.410
  data arrival time                          -        5.670
  slack                                              10.740
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  3.432                        fpgack40_buf/U_GB_RGB1_RGB44:An (r)
               +     0.248          cell: ADLIB:RGB
  3.680                        fpgack40_buf/U_GB_RGB1_RGB44:YL (f)
               +     0.540          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  4.220                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.328                        vme_int_instance/DTACKSN:Q (f)
               +     0.424          net: vme_int_instance/DTACKSN
  4.752                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.973                        vme_int_instance/un23_active_high_reset:Y (r)
               +     0.697          net: vme_int_instance/un23_active_high_reset_i
  5.670                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.670                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.614          net: fpgack40_buf/U_GB_YWn_GEast
  15.963                       fpgack40_buf/U_GB_RGB1_RGB40:An (f)
               +     0.317          cell: ADLIB:RGB
  16.280                       fpgack40_buf/U_GB_RGB1_RGB40:YL (r)
               +     0.483          net: fpgack40_buf/U_GB_RGB1_RGB40_rgbl_net_1
  16.763                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.410                       vme_int_instance/DRLTC:ALn
                                    
  16.410                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              3.360
  Slack (ns):             18.807
  Arrival (ns):           10.224
  Required (ns):          29.031
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.300
  Slack (ns):             18.868
  Arrival (ns):           10.153
  Required (ns):          29.021
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.069
  Slack (ns):             19.080
  Arrival (ns):            9.933
  Required (ns):          29.013
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.333
  Slack (ns):             19.827
  Arrival (ns):            9.186
  Required (ns):          29.013
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: vme_int_instance/event_data[16]:D
  data required time                                 29.031
  data arrival time                          -       10.224
  slack                                              18.807
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.557          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.029                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.346                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.518          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.864                        clock_selection[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.951                        clock_selection[0]:Q (r)
               +     1.135          net: CLKLEDR_c
  8.086                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:D (r)
               +     0.292          cell: ADLIB:CFG4
  8.378                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:Y (r)
               +     0.306          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]
  8.684                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:B (r)
               +     0.292          cell: ADLIB:CFG4
  8.976                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:Y (r)
               +     0.665          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]
  9.641                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:A (r)
               +     0.074          cell: ADLIB:CFG4
  9.715                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:Y (r)
               +     0.232          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]
  9.947                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:C (r)
               +     0.202          cell: ADLIB:CFG3
  10.149                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:Y (r)
               +     0.075          net: vme_int_instance/event_data_13[16]
  10.224                       vme_int_instance/event_data[16]:D (r)
                                    
  10.224                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.618          net: fpgack40_buf/U_GB_YWn_GEast
  28.467                       fpgack40_buf/U_GB_RGB1_RGB38:An (f)
               +     0.317          cell: ADLIB:RGB
  28.784                       fpgack40_buf/U_GB_RGB1_RGB38:YL (r)
               +     0.501          net: fpgack40_buf/U_GB_RGB1_RGB38_rgbl_net_1
  29.285                       vme_int_instance/event_data[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.031                       vme_int_instance/event_data[16]:D
                                    
  29.031                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.270
  Slack (ns):             -1.769
  Arrival (ns):            6.679
  Required (ns):           4.910
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.270
  Slack (ns):             -1.769
  Arrival (ns):            6.679
  Required (ns):           4.910
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.565
  Arrival (ns):            6.478
  Required (ns):           4.913
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.595
  Slack (ns):             -1.003
  Arrival (ns):            6.007
  Required (ns):           5.004
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.467
  Slack (ns):             -0.884
  Arrival (ns):            5.888
  Required (ns):           5.004
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.910
  data arrival time                          -        6.679
  slack                                              -1.769
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.580                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.897                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.512          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  5.409                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.517                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.347          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.864                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.963                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.716          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.679                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.679                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn
  4.460                        fpgack40_buf/U_GB_RGB1_RGB79:An (f)
               +     0.317          cell: ADLIB:RGB
  4.777                        fpgack40_buf/U_GB_RGB1_RGB79:YL (r)
               +     0.486          net: fpgack40_buf/U_GB_RGB1_RGB79_rgbl_net_1
  5.263                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.910                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.910                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.286
  Slack (ns):             -1.832
  Arrival (ns):            6.742
  Required (ns):           4.910
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.286
  Slack (ns):             -1.832
  Arrival (ns):            6.742
  Required (ns):           4.910
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.599
  Slack (ns):             -1.077
  Arrival (ns):            6.065
  Required (ns):           4.988
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.480
  Slack (ns):             -0.960
  Arrival (ns):            5.955
  Required (ns):           4.995
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.476
  Slack (ns):             -0.958
  Arrival (ns):            5.952
  Required (ns):           4.994
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.910
  data arrival time                          -        6.742
  slack                                              -1.832
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.579          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.646                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.963                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.493          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  5.456                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.564                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.315          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.879                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.026                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.716          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.742                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.742                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn
  4.460                        fpgack40_buf/U_GB_RGB1_RGB79:An (f)
               +     0.317          cell: ADLIB:RGB
  4.777                        fpgack40_buf/U_GB_RGB1_RGB79:YL (r)
               +     0.486          net: fpgack40_buf/U_GB_RGB1_RGB79_rgbl_net_1
  5.263                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.910                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.910                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.394
  Slack (ns):             14.629
  Arrival (ns):           14.394
  Required (ns):          29.023
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[1]:D
  Delay (ns):              9.093
  Slack (ns):             15.813
  Arrival (ns):           13.093
  Required (ns):          28.906
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[2]:D
  Delay (ns):              9.092
  Slack (ns):             15.815
  Arrival (ns):           13.092
  Required (ns):          28.907
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[8]:D
  Delay (ns):              9.115
  Slack (ns):             15.882
  Arrival (ns):           13.115
  Required (ns):          28.997
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[0]:D
  Delay (ns):              8.763
  Slack (ns):             16.143
  Arrival (ns):           12.763
  Required (ns):          28.906
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.023
  data arrival time                          -       14.394
  slack                                              14.629
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.337          net: GBTX_RXRDY_0
  9.492                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.209          cell: ADLIB:CFG4
  9.701                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     1.071          net: GBTx_interface_instance/bunch_reset_clk
  10.772                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.296          cell: ADLIB:CFG4
  11.068                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     0.928          net: bunch_reset_delay
  11.996                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.164          cell: ADLIB:CFG3
  12.160                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.234          net: vme_int_instance/BUNCH_RES_2
  14.394                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.394                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB34:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB34:YR (r)
               +     0.518          net: fpgack40_buf/U_GB_RGB1_RGB34_rgbr_net_1
  29.182                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.023                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.023                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET tx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.414
  Slack (ns):              2.913
  Arrival (ns):            0.771
  Required (ns):           3.684
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.331
  Slack (ns):              2.995
  Arrival (ns):            0.694
  Required (ns):           3.689
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              2.997
  Arrival (ns):            0.692
  Required (ns):           3.689
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.327
  Slack (ns):              2.999
  Arrival (ns):            0.684
  Required (ns):           3.683
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  data required time                                  3.684
  data arrival time                          -        0.771
  slack                                               2.913
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.357          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.357                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.417                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:Q (r)
               +     0.354          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]
  0.771                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D (r)
                                    
  0.771                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.409          net: fpgack40_buf/U_GB_YWn
  3.334                        fpgack40_buf/U_GB_RGB1_RGB62:An (f)
               +     0.219          cell: ADLIB:RGB
  3.553                        fpgack40_buf/U_GB_RGB1_RGB62:YL (r)
               +     0.332          net: fpgack40_buf/U_GB_RGB1_RGB62_rgbl_net_1
  3.885                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  3.684                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
                                    
  3.684                        data required time


Operating Conditions : BEST

END SET tx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             12.186
  Arrival (ns):           12.186

Path 2
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             12.186
  Arrival (ns):           12.186

Path 3
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.064
  Arrival (ns):           12.064

Path 4
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.064
  Arrival (ns):           12.064

Path 5
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.726
  Arrival (ns):           11.726


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGAIO1
  data required time                                    N/C
  data arrival time                          -       12.186
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB28:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB28:YL (r)
               +     0.470          net: fpgack40_buf/U_GB_RGB1_RGB28_rgbl_net_1
  4.252                        vme_int_instance/un1_regs.fp_lemo_1_u_1_2:C (r)
               +     0.225          cell: ADLIB:CFG3
  4.477                        vme_int_instance/un1_regs.fp_lemo_1_u_1_2:Y (f)
               +     1.179          net: vme_int_instance/fp_lemo_1_u_1_2
  5.656                        vme_int_instance/un1_regs.fp_lemo_1_u:A (f)
               +     0.221          cell: ADLIB:CFG4
  5.877                        vme_int_instance/un1_regs.fp_lemo_1_u:Y (r)
               +     3.338          net: un1_regs.fp_lemo_1_u
  9.215                        lvFPGAIO1_iobuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  9.401                        lvFPGAIO1_iobuf/U0/U_IOOUTFF:Y (r)
               +     0.212          net: lvFPGAIO1_iobuf/U0/DOUT
  9.613                        lvFPGAIO1_iobuf/U0/U_IOPAD:D (r)
               +     2.573          cell: ADLIB:IOPAD_BI
  12.186                       lvFPGAIO1_iobuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGAIO1
  12.186                       lvFPGAIO1 (r)
                                    
  12.186                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGAIO1 (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

