<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
dma_demo.twr -v 30 -l 30 dma_demo_routed.ncd dma_demo.pcf

</twCmdLine><twDesign>dma_demo_routed.ncd</twDesign><twDesignPath>dma_demo_routed.ncd</twDesignPath><twPCF>dma_demo.pcf</twPCF><twPcfPath>dma_demo.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg400"><twDevName>xc7z010</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 187.5 MHz HIGH 50%;</twConstName><twItemCnt>147900</twItemCnt><twErrCntSetup>487</twErrCntSetup><twErrCntEndPt>487</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22203</twEndPtCnt><twPathErrCnt>2023</twPathErrCnt><twMinPer>6.784</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.451</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>6.385</twTotPathDel><twClkSkew dest = "1.483" src = "1.847">0.364</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>4.581</twRouteDel><twTotDel>6.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.305</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.286</twTotPathDel><twClkSkew dest = "1.530" src = "1.847">0.317</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y32.RDEN</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X0Y32.RDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>4.194</twRouteDel><twTotDel>6.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.283</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twDest><twTotPathDel>6.229</twTotPathDel><twClkSkew dest = "1.495" src = "1.847">0.352</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twBEL></twPathDel><twLogDel>2.003</twLogDel><twRouteDel>4.226</twRouteDel><twTotDel>6.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.269</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twDest><twTotPathDel>6.248</twTotPathDel><twClkSkew dest = "1.528" src = "1.847">0.319</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.840</twLogDel><twRouteDel>4.408</twRouteDel><twTotDel>6.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.268</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.256</twTotPathDel><twClkSkew dest = "1.537" src = "1.847">0.310</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y21.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X0Y21.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>3.965</twRouteDel><twTotDel>6.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.226</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>6.213</twTotPathDel><twClkSkew dest = "1.536" src = "1.847">0.311</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y11.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y11.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.226</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>6.213</twTotPathDel><twClkSkew dest = "1.536" src = "1.847">0.311</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y11.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.121</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>6.097</twTotPathDel><twClkSkew dest = "1.525" src = "1.847">0.322</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>6.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.121</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="RAM">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>6.097</twTotPathDel><twClkSkew dest = "1.525" src = "1.847">0.322</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='RAM'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>6.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.010</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "1.539" src = "1.847">0.308</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.751</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.010</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "1.539" src = "1.847">0.308</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.751</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.010</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "1.539" src = "1.847">0.308</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.751</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.010</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "1.539" src = "1.847">0.308</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.751</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.010</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "1.539" src = "1.847">0.308</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.751</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.009</twSlack><twSrc BELType="FF">cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twSrc><twDest BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>6.268</twTotPathDel><twClkSkew dest = "1.672" src = "1.711">0.039</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twSrc><twDest BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X3Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[71]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/o_i&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.SAXIHP0WDATA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.464</twDelInfo><twComp>cpu0_i/axi_hp0_M_WDATA[4]</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.SAXIHP0ACLK</twSite><twDelType>Tpssdck_SAXIHP0WDATA</twDelType><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>1.359</twLogDel><twRouteDel>4.909</twRouteDel><twTotDel>6.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.950</twSlack><twSrc BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68</twSrc><twDest BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>6.216</twTotPathDel><twClkSkew dest = "1.672" src = "1.704">0.032</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68</twSrc><twDest BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X0Y65.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[55]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[59]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/o_i&lt;59&gt;1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.SAXIHP0WDATA59</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.236</twDelInfo><twComp>cpu0_i/axi_hp0_M_WDATA[59]</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.SAXIHP0ACLK</twSite><twDelType>Tpssdck_SAXIHP0WDATA</twDelType><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>4.431</twRouteDel><twTotDel>6.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.942</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.495" src = "1.847">0.352</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twLogDel>2.053</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.942</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.495" src = "1.847">0.352</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twLogDel>2.053</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.942</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.495" src = "1.847">0.352</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twLogDel>2.053</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.942</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.495" src = "1.847">0.352</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY&lt;1&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_i/axi_hp0/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twLogDel>2.053</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.934</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twTotPathDel>5.911</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twLogDel>1.854</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.934</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twTotPathDel>5.911</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twLogDel>1.854</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.934</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twTotPathDel>5.911</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twBEL></twPathDel><twLogDel>1.854</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.934</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>5.911</twTotPathDel><twClkSkew dest = "1.526" src = "1.847">0.321</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>1.854</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.924</twSlack><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew dest = "1.531" src = "1.847">0.316</twClkSkew><twDelConst>5.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>cpu0_i/axi_hp0_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>cpu0_i/axi_hp0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[39]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48</twBEL></twPathDel><twLogDel>2.053</twLogDel><twRouteDel>3.853</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 187.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y9.CLKARDCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y9.CLKARDCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y9.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y9.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y11.CLKARDCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y11.CLKARDCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y11.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y11.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y2.CLKARDCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y2.CLKARDCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y2.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y2.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y21.CLKARDCLK" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y21.CLKBWRCLK" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y32.RDCLK" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y32.WRCLK" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y15.CLKARDCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y15.CLKARDCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y15.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y15.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y8.CLKARDCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y8.CLKARDCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y8.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKB" slack="2.389" period="5.333" constraintValue="5.333" deviceLimit="2.944" freqLimit="339.674" physResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y8.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKB" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y18.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y19.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y19.CLKBWRCLKU" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKB" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y1.CLKBWRCLKL" clockNet="cpu0_i/mstclk_0"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="2.757" period="5.333" constraintValue="5.333" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y5.CLKARDCLK" clockNet="cpu0_i/mstclk_0"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_gp0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.559</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.982</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.387</twTotPathDel><twClkSkew dest = "0.778" src = "0.915">0.137</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.559</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.982</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.387</twTotPathDel><twClkSkew dest = "0.778" src = "0.915">0.137</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.559</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.982</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.387</twTotPathDel><twClkSkew dest = "0.778" src = "0.915">0.137</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X33Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X33Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="109" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_v1_05_a_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.156</twTotDel><twSrc BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.028</twDel><twSUTime>0.093</twSUTime><twTotPathDel>4.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL0[13]</twSrcClk><twPathDel><twSite>SLICE_X36Y63.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.094</twRouteDel><twTotDel>4.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.806</twTotDel><twSrc BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.740</twDel><twSUTime>0.031</twSUTime><twTotPathDel>1.771</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL0[13]</twSrcClk><twPathDel><twSite>SLICE_X36Y63.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.717</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.405</twTotDel><twSrc BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.275</twDel><twSUTime>0.095</twSUTime><twTotPathDel>1.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL0[13]</twSrcClk><twPathDel><twSite>SLICE_X36Y63.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.713</twRouteDel><twTotDel>1.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="116" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_v1_05_a_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="117" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_v1_05_a_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="118" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_v1_05_a_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="119"><twUnconstPath anchorID="120" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.514</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.449</twDel><twSUTime>0.402</twSUTime><twTotPathDel>1.851</twTotPathDel><twClkSkew dest = "2.193" src = "5.405">3.212</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.300" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.451</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twFalling">CONTROL0[13]</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="121"><twUnconstPath anchorID="122" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.569</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.569</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.865</twRouteDel><twTotDel>3.569</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="123"><twUnconstPath anchorID="124" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.438</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.438</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.734</twRouteDel><twTotDel>3.438</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="125"><twUnconstPath anchorID="126" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.414</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.414</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>3.414</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="127"><twUnconstPath anchorID="128" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.393</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.393</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>3.393</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="129"><twUnconstPath anchorID="130" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.316</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.316</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.612</twRouteDel><twTotDel>3.316</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="131"><twUnconstPath anchorID="132" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.295</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.295</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N157</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.591</twRouteDel><twTotDel>3.295</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="133"><twUnconstPath anchorID="134" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.052</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.052</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>3.052</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="135"><twUnconstPath anchorID="136" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.931</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.931</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.227</twRouteDel><twTotDel>2.931</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.858</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.858</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>2.858</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.745</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.745</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>2.745</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="141"><twUnconstPath anchorID="142" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.679</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.679</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>2.679</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="143" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 150 MHz HIGH 50%;</twConstName><twItemCnt>53840</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8757</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.336</twMinPer></twConstHead><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.253</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.253</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.253</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.253</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="RAM">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twDest><twTotPathDel>6.190</twTotPathDel><twClkSkew dest = "0.778" src = "0.887">0.109</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y0.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>RAMB36_X0Y0.DOBDO0</twSite><twDelType>Trcko_DOB_REG</twDelType><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.611</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_444[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twBEL></twPathDel><twLogDel>2.706</twLogDel><twRouteDel>3.484</twRouteDel><twTotDel>6.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="RAM">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twDest><twTotPathDel>6.187</twTotPathDel><twClkSkew dest = "0.778" src = "0.887">0.109</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y0.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>RAMB36_X0Y0.DOADO8</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_444[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y9.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4</twBEL></twPathDel><twLogDel>2.675</twLogDel><twRouteDel>3.512</twRouteDel><twTotDel>6.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.243</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.243</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.243</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.243</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.140</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.235</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.312</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.235</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.312</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.235</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.312</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.235</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;4&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.312</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.229</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.229</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.229</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.229</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;2&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.227</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.227</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.227</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.227</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;2&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>6.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twTotPathDel>6.225</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.933</twRouteDel><twTotDel>6.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twTotPathDel>6.225</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.933</twRouteDel><twTotDel>6.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twTotPathDel>6.225</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.933</twRouteDel><twTotDel>6.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twTotPathDel>6.225</twTotPathDel><twClkSkew dest = "0.848" src = "0.896">0.048</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut&lt;1&gt;_INV_0</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut&lt;6&gt;</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.933</twRouteDel><twTotDel>6.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="204"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 150 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="205" type="MINPERIOD" name="Trper_CLKA" slack="4.090" period="6.666" constraintValue="6.666" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y1.CLKARDCLKL" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="206" type="MINPERIOD" name="Trper_CLKA" slack="4.090" period="6.666" constraintValue="6.666" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL" logResource="cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKB" slack="4.090" period="6.666" constraintValue="6.666" deviceLimit="2.576" freqLimit="388.199" physResource="cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL" logResource="cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL" locationPin="RAMB36_X0Y0.CLKBWRCLKL" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="208" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="209" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="210" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="212" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="213" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="214" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="215" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="216" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="217" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="218" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="219" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="220" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="221" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="222" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="223" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="224" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="225" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="226" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="227" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="228" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="229" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="230" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="231" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="232" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="233" type="MINHIGHPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/><twPinLimit anchorID="234" type="MINLOWPULSE" name="Tmpw" slack="4.166" period="6.666" constraintValue="3.333" deviceLimit="1.250" physResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK" logResource="cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1/CLK" locationPin="SLICE_X0Y37.CLK" clockNet="cpu0_i/clk150mhz"/></twPinLimitRpt></twConst><twConst anchorID="235" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_2 = PERIOD TIMEGRP &quot;clk_fpga_2&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>168671</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3706</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.979</twMinPer></twConstHead><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.701</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.858</twRouteDel><twTotDel>9.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.698</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.893</twLogDel><twRouteDel>7.805</twRouteDel><twTotDel>9.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.697</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.854</twRouteDel><twTotDel>9.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.682</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.839</twRouteDel><twTotDel>9.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.675</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.830</twRouteDel><twTotDel>9.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.672</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.827</twRouteDel><twTotDel>9.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.657</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.814</twRouteDel><twTotDel>9.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.726</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.945</twRouteDel><twTotDel>9.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.723</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>7.892</twRouteDel><twTotDel>9.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.722</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.941</twRouteDel><twTotDel>9.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.638</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.795</twRouteDel><twTotDel>9.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.631</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_16_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.786</twRouteDel><twTotDel>9.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.631</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.786</twRouteDel><twTotDel>9.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.707</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.926</twRouteDel><twTotDel>9.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.700</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.917</twRouteDel><twTotDel>9.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.619</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.769</twLogDel><twRouteDel>7.850</twRouteDel><twTotDel>9.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.697</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.914</twRouteDel><twTotDel>9.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.682</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.901</twRouteDel><twTotDel>9.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.599</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.756</twRouteDel><twTotDel>9.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.595</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.893</twLogDel><twRouteDel>7.702</twRouteDel><twTotDel>9.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.585</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N103</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00831</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.769</twLogDel><twRouteDel>7.816</twRouteDel><twTotDel>9.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.585</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.742</twRouteDel><twTotDel>9.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twTotPathDel>9.663</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;4&gt;3</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>7.882</twRouteDel><twTotDel>9.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.656</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_16_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N117</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.873</twRouteDel><twTotDel>9.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.656</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>7.873</twRouteDel><twTotDel>9.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.569</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o&lt;31&gt;11_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.724</twRouteDel><twTotDel>9.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.644</twTotPathDel><twClkSkew dest = "1.498" src = "1.663">0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o&lt;31&gt;121</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>7.937</twRouteDel><twTotDel>9.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twTotPathDel>9.562</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00834_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;5&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.717</twRouteDel><twTotDel>9.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twTotPathDel>9.556</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/iTRIG_IN[59]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3</twBEL></twPathDel><twLogDel>1.893</twLogDel><twRouteDel>7.663</twRouteDel><twTotDel>9.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType="FF">cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twTotPathDel>9.555</twTotPathDel><twClkSkew dest = "1.498" src = "1.741">0.243</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twSrc><twDest BELType='FF'>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5_F</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/iTRIG_IN[59]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o&lt;31&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]</twComp><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.712</twRouteDel><twTotDel>9.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="296"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP &quot;clk_fpga_2&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="297" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/axi_gp0_M_ARREADY[2]/CLK" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_prepare_wrce_pulse_lite_d4/CLK" locationPin="SLICE_X20Y56.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="298" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/axi_gp0_M_ARREADY[2]/CLK" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_prepare_wrce_pulse_lite_d4/CLK" locationPin="SLICE_X20Y56.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="299" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/axi_gp0_M_ARREADY[2]/CLK" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_sig_arvalid_arrived_d4/CLK" locationPin="SLICE_X20Y56.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="300" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/axi_gp0_M_ARREADY[2]/CLK" logResource="cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_sig_arvalid_arrived_d4/CLK" locationPin="SLICE_X20Y56.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="301" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/srl_time_out/CLK" logResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X42Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/srl_time_out/CLK" logResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X42Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="303" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/asr_lpf_3/CLK" logResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X42Y57.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="304" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/asr_lpf_3/CLK" logResource="cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X42Y57.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="305" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="306" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="307" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="308" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="309" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="310" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="311" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="312" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="313" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="314" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="315" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="316" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X14Y55.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="317" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="318" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="319" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="320" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="321" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="322" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="323" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="324" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="325" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/><twPinLimit anchorID="326" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cpu0_i/axi_gp0_S_BID[3]/CLK" logResource="cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3/CK" locationPin="SLICE_X0Y50.CLK" clockNet="cpu0_i/processing_system7_0_FCLK_CLK2"/></twPinLimitRpt></twConst><twConst anchorID="327" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_hp0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="328"><twUnconstPath anchorID="329" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.357</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>2.546</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.951</twTotPathDel><twClkSkew dest = "2.677" src = "3.048">0.371</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.966</twRouteDel><twTotDel>2.951</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="330"><twUnconstPath anchorID="331" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.357</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>2.546</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.951</twTotPathDel><twClkSkew dest = "2.677" src = "3.048">0.371</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.966</twRouteDel><twTotDel>2.951</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="332"><twUnconstPath anchorID="333" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.357</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>2.546</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.951</twTotPathDel><twClkSkew dest = "2.677" src = "3.048">0.371</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.966</twRouteDel><twTotDel>2.951</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="334"><twUnconstPath anchorID="335" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X33Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="336"><twUnconstPath anchorID="337" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X33Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="338" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_vdma_0_cdc_tig_v_path&quot; TIG;</twConstName><twItemCnt>1178</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="339"><twUnconstPath anchorID="340" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.624</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24</twDest><twDel>7.145</twDel><twSUTime>0.058</twSUTime><twTotPathDel>7.203</twTotPathDel><twClkSkew dest = "2.687" src = "3.073">0.386</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA24</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.695</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[120]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[24]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>5.695</twRouteDel><twTotDel>7.203</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="341"><twUnconstPath anchorID="342" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.535</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26</twDest><twDel>7.033</twDel><twSUTime>0.081</twSUTime><twTotPathDel>7.114</twTotPathDel><twClkSkew dest = "2.687" src = "3.073">0.386</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA26</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.583</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[122]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[24]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>5.583</twRouteDel><twTotDel>7.114</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="343"><twUnconstPath anchorID="344" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.440</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28</twDest><twDel>6.939</twDel><twSUTime>0.081</twSUTime><twTotPathDel>7.020</twTotPathDel><twClkSkew dest = "2.688" src = "3.073">0.385</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA28</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.489</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[124]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>5.489</twRouteDel><twTotDel>7.020</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="345"><twUnconstPath anchorID="346" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.328</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13</twDest><twDel>6.857</twDel><twSUTime>0.045</twSUTime><twTotPathDel>6.902</twTotPathDel><twClkSkew dest = "2.682" src = "3.073">0.391</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA13</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.407</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[109]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[15]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13</twBEL></twPathDel><twLogDel>1.495</twLogDel><twRouteDel>5.407</twRouteDel><twTotDel>6.902</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="347"><twUnconstPath anchorID="348" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.257</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4</twDest><twDel>6.794</twDel><twSUTime>0.031</twSUTime><twTotPathDel>6.825</twTotPathDel><twClkSkew dest = "2.676" src = "3.073">0.397</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA4</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.344</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[100]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>6.825</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="349"><twUnconstPath anchorID="350" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.097</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20</twDest><twDel>6.614</twDel><twSUTime>0.067</twSUTime><twTotPathDel>6.681</twTotPathDel><twClkSkew dest = "2.692" src = "3.073">0.381</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA20</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.164</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[116]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20</twBEL></twPathDel><twLogDel>1.517</twLogDel><twRouteDel>5.164</twRouteDel><twTotDel>6.681</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="351"><twUnconstPath anchorID="352" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.670</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21</twDest><twDel>6.173</twDel><twSUTime>0.081</twSUTime><twTotPathDel>6.254</twTotPathDel><twClkSkew dest = "2.692" src = "3.073">0.381</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA21</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.723</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[117]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>6.254</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="353"><twUnconstPath anchorID="354" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.522</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22</twDest><twDel>6.045</twDel><twSUTime>0.061</twSUTime><twTotPathDel>6.106</twTotPathDel><twClkSkew dest = "2.692" src = "3.073">0.381</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA22</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.595</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[118]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>4.595</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="355"><twUnconstPath anchorID="356" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.070</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twDel>5.699</twDel><twSUTime>0.043</twSUTime><twTotPathDel>5.742</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>4.500</twRouteDel><twTotDel>5.742</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="357"><twUnconstPath anchorID="358" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.062</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twDel>5.636</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.729</twTotPathDel><twClkSkew dest = "2.683" src = "2.981">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.631</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>5.729</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="359"><twUnconstPath anchorID="360" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.014</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>5.593</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.686</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>1.524</twLogDel><twRouteDel>4.162</twRouteDel><twTotDel>5.686</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="361"><twUnconstPath anchorID="362" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.975</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twDel>5.551</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.644</twTotPathDel><twClkSkew dest = "2.683" src = "2.979">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.682</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>5.644</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="363"><twUnconstPath anchorID="364" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.961</twTotDel><twSrc BELType="OTHER">cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12</twDest><twDel>5.504</twDel><twSUTime>0.031</twSUTime><twTotPathDel>5.535</twTotPathDel><twClkSkew dest = "2.682" src = "3.073">0.391</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0WDATA12</twSite><twDelType>Tpsscko_MAXIGP0WDATA</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>cpu0_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.054</twDelInfo><twComp>cpu0_i/axi_gp0_M_WDATA[108]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[15]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>4.054</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="365"><twUnconstPath anchorID="366" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.899</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>5.524</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.571</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>4.325</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="367"><twUnconstPath anchorID="368" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.896</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2</twDest><twDel>5.466</twDel><twSUTime>0.095</twSUTime><twTotPathDel>5.561</twTotPathDel><twClkSkew dest = "2.681" src = "2.981">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.854</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;2&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>4.502</twRouteDel><twTotDel>5.561</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="369"><twUnconstPath anchorID="370" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.851</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twDest><twDel>5.423</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.516</twTotPathDel><twClkSkew dest = "2.681" src = "2.981">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>4.348</twRouteDel><twTotDel>5.516</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="371"><twUnconstPath anchorID="372" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.846</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twDel>5.475</twDel><twSUTime>0.043</twSUTime><twTotPathDel>5.518</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;30&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>4.311</twRouteDel><twTotDel>5.518</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="373"><twUnconstPath anchorID="374" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.790</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>5.369</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.462</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>1.489</twLogDel><twRouteDel>3.973</twRouteDel><twTotDel>5.462</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="375"><twUnconstPath anchorID="376" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.778</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>5.403</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.450</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>3.968</twRouteDel><twTotDel>5.450</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="377"><twUnconstPath anchorID="378" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.729</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twDel>5.309</twDel><twSUTime>0.095</twSUTime><twTotPathDel>5.404</twTotPathDel><twClkSkew dest = "2.691" src = "2.981">0.290</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[15]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;21&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>5.404</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="379"><twUnconstPath anchorID="380" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.718</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twDel>5.292</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.385</twTotPathDel><twClkSkew dest = "2.683" src = "2.981">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;1&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>4.452</twRouteDel><twTotDel>5.385</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="381"><twUnconstPath anchorID="382" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.708</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16</twDest><twDel>5.340</twDel><twSUTime>0.043</twSUTime><twTotPathDel>5.383</twTotPathDel><twClkSkew dest = "2.691" src = "2.981">0.290</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;16&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>4.141</twRouteDel><twTotDel>5.383</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="383"><twUnconstPath anchorID="384" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.675</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twDel>5.300</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.347</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;31&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.136</twRouteDel><twTotDel>5.347</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="385"><twUnconstPath anchorID="386" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.673</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twDel>5.255</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.348</twTotPathDel><twClkSkew dest = "2.691" src = "2.981">0.290</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i[19]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;18&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>4.056</twRouteDel><twTotDel>5.348</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="387"><twUnconstPath anchorID="388" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.663</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twDel>5.242</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.335</twTotPathDel><twClkSkew dest = "2.688" src = "2.981">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_gp0_M_RDATA[111]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;29&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>4.043</twRouteDel><twTotDel>5.335</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="389"><twUnconstPath anchorID="390" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.638</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10</twDest><twDel>5.255</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.302</twTotPathDel><twClkSkew dest = "2.680" src = "2.981">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.646</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;10&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[11]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;10&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;10&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[11]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;10&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>4.415</twRouteDel><twTotDel>5.302</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="391"><twUnconstPath anchorID="392" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.630</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6</twDest><twDel>5.244</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.291</twTotPathDel><twClkSkew dest = "2.677" src = "2.981">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338&lt;6&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>4.169</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="393"><twUnconstPath anchorID="394" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.627</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twDest><twDel>5.199</twDel><twSUTime>0.093</twSUTime><twTotPathDel>5.292</twTotPathDel><twClkSkew dest = "2.681" src = "2.981">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;3&gt;4</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>4.159</twRouteDel><twTotDel>5.292</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="395"><twUnconstPath anchorID="396" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.616</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5</twDest><twDel>5.236</twDel><twSUTime>0.045</twSUTime><twTotPathDel>5.281</twTotPathDel><twClkSkew dest = "2.681" src = "2.981">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[5]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[5]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334&lt;5&gt;5</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>4.272</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="397"><twUnconstPath anchorID="398" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.571</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twDel>5.199</twDel><twSUTime>0.047</twSUTime><twTotPathDel>5.246</twTotPathDel><twClkSkew dest = "2.691" src = "2.981">0.290</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>cpu0_i/axi_vdma_0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337&lt;17&gt;3</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>5.246</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="399" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_vdma_0_cdc_from_2_cdc_to_path&quot; TIG;</twConstName><twItemCnt>19</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="400"><twUnconstPath anchorID="401" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.201</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>1.807</twDel><twSUTime>0.075</twSUTime><twTotPathDel>1.882</twTotPathDel><twClkSkew dest = "2.687" src = "2.971">0.284</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X21Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>1.882</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="402"><twUnconstPath anchorID="403" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.159</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twDel>1.760</twDel><twSUTime>0.075</twSUTime><twTotPathDel>1.835</twTotPathDel><twClkSkew dest = "2.681" src = "2.970">0.289</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_147_o_MUX_597_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>1.835</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="404"><twUnconstPath anchorID="405" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.133</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.709</twDel><twSUTime>0.105</twSUTime><twTotPathDel>1.814</twTotPathDel><twClkSkew dest = "2.691" src = "2.975">0.284</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X23Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from_rt</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>1.253</twRouteDel><twTotDel>1.814</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="406"><twUnconstPath anchorID="407" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.106</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.710</twDel><twSUTime>0.077</twSUTime><twTotPathDel>1.787</twTotPathDel><twClkSkew dest = "2.691" src = "2.975">0.284</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X23Y9.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from_rt</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.787</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="408"><twUnconstPath anchorID="409" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.990</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twDel>1.555</twDel><twSUTime>0.109</twSUTime><twTotPathDel>1.664</twTotPathDel><twClkSkew dest = "2.690" src = "2.981">0.291</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X26Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from_rt</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>1.099</twRouteDel><twTotDel>1.664</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="410"><twUnconstPath anchorID="411" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.962</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twDel>1.542</twDel><twSUTime>0.092</twSUTime><twTotPathDel>1.634</twTotPathDel><twClkSkew dest = "2.685" src = "2.978">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y12.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/s_fsync_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_617_o_MUX_711_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.686</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.634</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="412"><twUnconstPath anchorID="413" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.857</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>1.466</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.533</twTotPathDel><twClkSkew dest = "2.691" src = "2.980">0.289</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X27Y7.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.661</twLogDel><twRouteDel>0.872</twRouteDel><twTotDel>1.533</twTotDel><twDestClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="414"><twUnconstPath anchorID="415" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.815</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>1.382</twDel><twSUTime>0.092</twSUTime><twTotPathDel>1.474</twTotPathDel><twClkSkew dest = "2.670" src = "2.976">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X20Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.864</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="416"><twUnconstPath anchorID="417" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.793</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twDel>1.389</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.456</twTotPathDel><twClkSkew dest = "2.674" src = "2.976">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X26Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="418"><twUnconstPath anchorID="419" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.681</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>1.278</twDel><twSUTime>0.077</twSUTime><twTotPathDel>1.355</twTotPathDel><twClkSkew dest = "2.687" src = "2.978">0.291</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X18Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>0.822</twRouteDel><twTotDel>1.355</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="420"><twUnconstPath anchorID="421" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.680</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>1.263</twDel><twSUTime>0.093</twSUTime><twTotPathDel>1.356</twTotPathDel><twClkSkew dest = "2.690" src = "2.979">0.289</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X19Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.356</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="422"><twUnconstPath anchorID="423" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.556</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twDel>1.183</twDel><twSUTime>0.044</twSUTime><twTotPathDel>1.227</twTotPathDel><twClkSkew dest = "2.683" src = "2.977">0.294</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_147_o_MUX_597_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.727</twRouteDel><twTotDel>1.227</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="424"><twUnconstPath anchorID="425" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.513</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twDel>1.120</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.187</twTotPathDel><twClkSkew dest = "2.690" src = "2.981">0.291</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y5.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y7.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.661</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="426"><twUnconstPath anchorID="427" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.388</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twDel>0.999</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.066</twTotPathDel><twClkSkew dest = "2.684" src = "2.971">0.287</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X16Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>1.066</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="428"><twUnconstPath anchorID="429" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.372</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twDel>1.001</twDel><twSUTime>0.043</twSUTime><twTotPathDel>1.044</twTotPathDel><twClkSkew dest = "2.687" src = "2.980">0.293</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_617_o_MUX_711_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.545</twRouteDel><twTotDel>1.044</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="430"><twUnconstPath anchorID="431" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.371</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>1.006</twDel><twSUTime>0.043</twSUTime><twTotPathDel>1.049</twTotPathDel><twClkSkew dest = "2.688" src = "2.975">0.287</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X15Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>1.049</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="432"><twUnconstPath anchorID="433" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.314</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twDel>0.943</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.990</twTotPathDel><twClkSkew dest = "2.691" src = "2.980">0.289</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X27Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="434"><twUnconstPath anchorID="435" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.280</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twDel>0.862</twDel><twSUTime>0.095</twSUTime><twTotPathDel>0.957</twTotPathDel><twClkSkew dest = "2.687" src = "2.975">0.288</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X18Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.957</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="436"><twUnconstPath anchorID="437" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.162</twTotDel><twSrc BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType="FF">cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twDel>0.794</twDel><twSUTime>0.044</twSUTime><twTotPathDel>0.838</twTotPathDel><twClkSkew dest = "2.681" src = "2.970">0.289</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twSrc><twDest BELType='FF'>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X20Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4</twComp><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11</twBEL><twBEL>cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>67.1</twPctLog><twPctRoute>32.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="438" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_hp2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>15</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="439"><twUnconstPath anchorID="440" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.512</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twDel>2.707</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.112</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="441"><twUnconstPath anchorID="442" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.512</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twDel>2.707</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.112</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="443"><twUnconstPath anchorID="444" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.512</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twDest><twDel>2.707</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.112</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="445"><twUnconstPath anchorID="446" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.484</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>2.678</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.083</twTotPathDel><twClkSkew dest = "2.682" src = "3.048">0.366</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="447"><twUnconstPath anchorID="448" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.484</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>2.678</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.083</twTotPathDel><twClkSkew dest = "2.682" src = "3.048">0.366</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="449"><twUnconstPath anchorID="450" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.484</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>2.678</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.083</twTotPathDel><twClkSkew dest = "2.682" src = "3.048">0.366</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="451"><twUnconstPath anchorID="452" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.482</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twDest><twDel>2.677</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="453"><twUnconstPath anchorID="454" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.482</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twDel>2.677</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="455"><twUnconstPath anchorID="456" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.482</twTotDel><twSrc BELType="FF">cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twDel>2.677</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "2.683" src = "3.048">0.365</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/processing_system7_0_FCLK_CLK2</twSrcClk><twPathDel><twSite>SLICE_X37Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp><twBEL>cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>cpu0_i/sys_reset_n_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="457"><twUnconstPath anchorID="458" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="459"><twUnconstPath anchorID="460" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X17Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="461"><twUnconstPath anchorID="462" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.073</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.062</twSUTime><twTotPathDel>1.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>1.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="463"><twUnconstPath anchorID="464" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X17Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.333">cpu0_i/mstclk_0</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="465"><twUnconstPath anchorID="466" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="467"><twUnconstPath anchorID="468" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.052</twTotDel><twSrc BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twDel>0.974</twDel><twSUTime>0.043</twSUTime><twTotPathDel>1.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync&lt;2&gt;_inv</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.634</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>1.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">cpu0_i/clk150mhz</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="469" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_axi_hp2_async_clock_conv = MAXDELAY FROM TIMEGRP &quot;RAMS&quot; TO TIMEGRP         &quot;axi_hp2_async_clock_conv_FFDEST&quot; 6.666 ns DATAPATHONLY;</twConstName><twItemCnt>125</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>125</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.074</twMaxDel></twConstHead><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathFromToDelay"><twSlack>3.592</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twTotPathDel>3.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>1.431</twRouteDel><twTotDel>3.074</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathFromToDelay"><twSlack>3.613</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[54]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathFromToDelay"><twSlack>3.616</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24</twDest><twTotPathDel>3.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[27]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>1.407</twRouteDel><twTotDel>3.050</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="476"><twConstPath anchorID="477" twDataPathType="twDataPathFromToDelay"><twSlack>3.639</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56</twDest><twTotPathDel>3.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[56]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56</twBEL></twPathDel><twLogDel>1.662</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>3.027</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="478"><twConstPath anchorID="479" twDataPathType="twDataPathFromToDelay"><twSlack>3.660</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58</twDest><twTotPathDel>3.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y43.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[58]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>1.370</twRouteDel><twTotDel>3.006</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="480"><twConstPath anchorID="481" twDataPathType="twDataPathFromToDelay"><twSlack>3.706</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>2.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y41.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[23]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>1.324</twRouteDel><twTotDel>2.960</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="482"><twConstPath anchorID="483" twDataPathType="twDataPathFromToDelay"><twSlack>3.725</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28</twDest><twTotPathDel>2.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y36.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28</twBEL></twPathDel><twLogDel>1.590</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>2.941</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>3.786</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26</twDest><twTotPathDel>2.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[27]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>1.220</twRouteDel><twTotDel>2.880</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>3.791</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50</twDest><twTotPathDel>2.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y39.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[53]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[50]</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[51]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>1.215</twRouteDel><twTotDel>2.875</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathFromToDelay"><twSlack>3.806</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63</twDest><twTotPathDel>2.860</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y42.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[65]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[63]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[63]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.860</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathFromToDelay"><twSlack>3.818</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twTotPathDel>2.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[7]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>1.207</twRouteDel><twTotDel>2.848</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="492"><twConstPath anchorID="493" twDataPathType="twDataPathFromToDelay"><twSlack>3.818</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52</twDest><twTotPathDel>2.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y39.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[53]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[52]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>2.848</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="494"><twConstPath anchorID="495" twDataPathType="twDataPathFromToDelay"><twSlack>3.821</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37</twDest><twTotPathDel>2.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y40.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[41]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[39]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>1.443</twRouteDel><twTotDel>2.845</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="496"><twConstPath anchorID="497" twDataPathType="twDataPathFromToDelay"><twSlack>3.822</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44</twDest><twTotPathDel>2.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y37.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[44]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44</twBEL></twPathDel><twLogDel>1.614</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.844</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="498"><twConstPath anchorID="499" twDataPathType="twDataPathFromToDelay"><twSlack>3.825</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61</twDest><twTotPathDel>2.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y42.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[65]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[61]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[63]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>1.439</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="500"><twConstPath anchorID="501" twDataPathType="twDataPathFromToDelay"><twSlack>3.825</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twDest><twTotPathDel>2.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X16Y32.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30_dpot1</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>1.248</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="502"><twConstPath anchorID="503" twDataPathType="twDataPathFromToDelay"><twSlack>3.834</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32</twDest><twTotPathDel>2.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y40.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32</twBEL></twPathDel><twLogDel>1.614</twLogDel><twRouteDel>1.218</twRouteDel><twTotDel>2.832</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="504"><twConstPath anchorID="505" twDataPathType="twDataPathFromToDelay"><twSlack>3.840</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twTotPathDel>2.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y37.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[19]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>2.826</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="506"><twConstPath anchorID="507" twDataPathType="twDataPathFromToDelay"><twSlack>3.846</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twTotPathDel>2.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y41.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[23]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[19]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>1.419</twRouteDel><twTotDel>2.820</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="508"><twConstPath anchorID="509" twDataPathType="twDataPathFromToDelay"><twSlack>3.847</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>2.819</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[15]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>2.819</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>3.850</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twTotPathDel>2.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y45.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>1.407</twRouteDel><twTotDel>2.816</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>3.851</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40</twDest><twTotPathDel>2.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y28.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[41]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[40]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[43]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40_dpot1</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>2.815</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathFromToDelay"><twSlack>3.854</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y43.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[55]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>1.411</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>3.857</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46</twDest><twTotPathDel>2.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>2.809</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="518"><twConstPath anchorID="519" twDataPathType="twDataPathFromToDelay"><twSlack>3.863</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42</twDest><twTotPathDel>2.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[42]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[43]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>2.803</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="520"><twConstPath anchorID="521" twDataPathType="twDataPathFromToDelay"><twSlack>3.871</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31</twDest><twTotPathDel>2.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/mstclk_0</twSrcClk><twPathDel><twSite>SLICE_X16Y32.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31_dpot1</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.795</twTotDel><twDestClk twEdge ="twRising">cpu0_i/clk150mhz</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="522"><twConstPath anchorID="523" twDataPathType="twDataPathFromToDelay"><twSlack>3.873</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twDest><twTotPathDel>2.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.793</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="524"><twConstPath anchorID="525" twDataPathType="twDataPathFromToDelay"><twSlack>3.883</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y45.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>1.123</twRouteDel><twTotDel>2.783</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="526"><twConstPath anchorID="527" twDataPathType="twDataPathFromToDelay"><twSlack>3.885</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57</twDest><twTotPathDel>2.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[57]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.781</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="528"><twConstPath anchorID="529" twDataPathType="twDataPathFromToDelay"><twSlack>3.903</twSlack><twSrc BELType="RAM">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1</twSrc><twDest BELType="FF">cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47</twDest><twTotPathDel>2.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1</twSrc><twDest BELType='FF'>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">cpu0_i/clk150mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y37.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]</twComp><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47_dpot</twBEL><twBEL>cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47</twBEL></twPathDel><twLogDel>1.359</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twRising">cpu0_i/mstclk_0</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="530" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3323</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>841</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.245</twMinPer></twConstHead><twPathRpt anchorID="531"><twConstPath anchorID="532" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.755</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y17.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.874</twRouteDel><twTotDel>9.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="533"><twConstPath anchorID="534" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.862</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.103</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.767</twRouteDel><twTotDel>9.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="535"><twConstPath anchorID="536" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.115</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.250</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.514</twRouteDel><twTotDel>8.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="537"><twConstPath anchorID="538" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.137</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>8.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="539"><twConstPath anchorID="540" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.285</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y17.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.304</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>8.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="541"><twConstPath anchorID="542" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.302</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>8.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="543"><twConstPath anchorID="544" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.391</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y13.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>5.232</twRouteDel><twTotDel>8.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="545"><twConstPath anchorID="546" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.419</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y12.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>5.204</twRouteDel><twTotDel>8.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="547"><twConstPath anchorID="548" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.422</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y2.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>5.207</twRouteDel><twTotDel>8.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.479</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>5.144</twRouteDel><twTotDel>8.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.604</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y12.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>5.019</twRouteDel><twTotDel>8.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="553"><twConstPath anchorID="554" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.635</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X1Y26.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB18_X1Y26.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.988</twRouteDel><twTotDel>8.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.676</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.947</twRouteDel><twTotDel>8.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="557"><twConstPath anchorID="558" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.707</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y12.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.916</twRouteDel><twTotDel>8.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="559"><twConstPath anchorID="560" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.714</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y9.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y9.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.915</twRouteDel><twTotDel>8.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="561"><twConstPath anchorID="562" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.724</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y9.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y9.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>8.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="563"><twConstPath anchorID="564" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.729</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.236</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y13.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.894</twRouteDel><twTotDel>8.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="565"><twConstPath anchorID="566" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.750</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.215</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y2.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.879</twRouteDel><twTotDel>8.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="567"><twConstPath anchorID="568" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.778</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y11.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y11.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.845</twRouteDel><twTotDel>8.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="569"><twConstPath anchorID="570" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.787</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X0Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X0Y12.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.836</twRouteDel><twTotDel>8.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="571"><twConstPath anchorID="572" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.002</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y10.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.627</twRouteDel><twTotDel>7.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="573"><twConstPath anchorID="574" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.009</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y11.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y11.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.614</twRouteDel><twTotDel>7.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.073</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.550</twRouteDel><twTotDel>7.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.111</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.854</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.512</twRouteDel><twTotDel>7.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="579"><twConstPath anchorID="580" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.190</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>7.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.223</twSlack><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.742</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X30Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly[3]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>6.336</twRouteDel><twTotDel>7.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="583"><twConstPath anchorID="584" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.289</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.676</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y11.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y11.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.334</twRouteDel><twTotDel>7.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="585"><twConstPath anchorID="586" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.327</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.638</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>7.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="587"><twConstPath anchorID="588" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.328</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.637</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y7.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y7.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.301</twRouteDel><twTotDel>7.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="589"><twConstPath anchorID="590" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.370</twSlack><twSrc BELType="RAM">ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y11.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>RAMB36_X2Y11.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>CONTROL0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.342</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>7.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL0[0]</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="591"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="592" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y17.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="593" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X0Y17.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="594" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" locationPin="RAMB18_X1Y26.RDCLK" clockNet="CONTROL0[0]"/><twPinLimit anchorID="595" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y11.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="596" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X1Y11.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="597" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="598" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X1Y12.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="599" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y13.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="600" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X0Y13.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="601" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y12.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="602" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y12.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="603" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="604" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X0Y12.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="605" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y14.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="606" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X0Y14.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="607" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y8.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="608" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y8.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="609" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y7.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="610" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y7.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="611" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y11.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="612" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y11.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="613" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y10.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="614" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y10.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="615" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y2.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="616" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y2.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="617" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="618" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X1Y10.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="619" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y3.CLKARDCLKL" clockNet="CONTROL0[0]"/><twPinLimit anchorID="620" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X2Y3.CLKARDCLKU" clockNet="CONTROL0[0]"/><twPinLimit anchorID="621" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y9.CLKARDCLKL" clockNet="CONTROL0[0]"/></twPinLimitRpt></twConst><twConst anchorID="622" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.402</twMaxDel></twConstHead><twPathRpt anchorID="623"><twConstPath anchorID="624" twDataPathType="twDataPathFromToDelay"><twSlack>11.598</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="625"><twConstPath anchorID="626" twDataPathType="twDataPathFromToDelay"><twSlack>11.598</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="627"><twConstPath anchorID="628" twDataPathType="twDataPathFromToDelay"><twSlack>11.598</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="629"><twConstPath anchorID="630" twDataPathType="twDataPathFromToDelay"><twSlack>11.598</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="631"><twConstPath anchorID="632" twDataPathType="twDataPathFromToDelay"><twSlack>11.606</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>3.359</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>2.288</twRouteDel><twTotDel>3.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="633"><twConstPath anchorID="634" twDataPathType="twDataPathFromToDelay"><twSlack>11.696</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>3.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="635"><twConstPath anchorID="636" twDataPathType="twDataPathFromToDelay"><twSlack>11.696</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>3.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="637"><twConstPath anchorID="638" twDataPathType="twDataPathFromToDelay"><twSlack>11.864</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>3.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>3.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="639"><twConstPath anchorID="640" twDataPathType="twDataPathFromToDelay"><twSlack>11.864</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>3.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>3.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="641"><twConstPath anchorID="642" twDataPathType="twDataPathFromToDelay"><twSlack>11.864</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>3.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>3.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="643"><twConstPath anchorID="644" twDataPathType="twDataPathFromToDelay"><twSlack>11.864</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>3.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>3.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="645"><twConstPath anchorID="646" twDataPathType="twDataPathFromToDelay"><twSlack>11.949</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>1.945</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="647"><twConstPath anchorID="648" twDataPathType="twDataPathFromToDelay"><twSlack>11.949</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>1.945</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="649"><twConstPath anchorID="650" twDataPathType="twDataPathFromToDelay"><twSlack>11.949</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>3.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>1.945</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="651"><twConstPath anchorID="652" twDataPathType="twDataPathFromToDelay"><twSlack>12.075</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>12.075</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>12.075</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="657"><twConstPath anchorID="658" twDataPathType="twDataPathFromToDelay"><twSlack>12.075</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="659" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.135</twMaxDel></twConstHead><twPathRpt anchorID="660"><twConstPath anchorID="661" twDataPathType="twDataPathFromToDelay"><twSlack>13.865</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>0.535</twRouteDel><twTotDel>1.100</twTotDel><twDestClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="662" twConstType="PATHBLOCK" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>1554</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>201</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="663"><twUnconstPath anchorID="664" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.710</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>4.270</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.442</twRouteDel><twTotDel>4.675</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="665"><twUnconstPath anchorID="666" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.689</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>4.249</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.421</twRouteDel><twTotDel>4.654</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="667"><twUnconstPath anchorID="668" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.584</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>4.144</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.316</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="669"><twUnconstPath anchorID="670" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.584</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>4.144</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.316</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="671"><twUnconstPath anchorID="672" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.579</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>4.139</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>4.544</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="673"><twUnconstPath anchorID="674" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.577</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>4.137</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.309</twRouteDel><twTotDel>4.542</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="675"><twUnconstPath anchorID="676" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.577</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>4.137</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.309</twRouteDel><twTotDel>4.542</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="677"><twUnconstPath anchorID="678" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.556</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>4.116</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.288</twRouteDel><twTotDel>4.521</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="679"><twUnconstPath anchorID="680" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.556</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>4.116</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.288</twRouteDel><twTotDel>4.521</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="681"><twUnconstPath anchorID="682" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.528</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>4.088</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.260</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="683"><twUnconstPath anchorID="684" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.494</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>4.054</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>4.459</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="685"><twUnconstPath anchorID="686" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.453</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>4.013</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.185</twRouteDel><twTotDel>4.418</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="687"><twUnconstPath anchorID="688" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.453</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>4.013</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.185</twRouteDel><twTotDel>4.418</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="689"><twUnconstPath anchorID="690" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.448</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>4.008</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.180</twRouteDel><twTotDel>4.413</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="691"><twUnconstPath anchorID="692" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.412</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>3.972</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="693"><twUnconstPath anchorID="694" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.412</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>3.972</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="695"><twUnconstPath anchorID="696" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.407</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>3.967</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X38Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[11]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[2]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>2.847</twRouteDel><twTotDel>4.372</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="697"><twUnconstPath anchorID="698" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.397</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.957</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.129</twRouteDel><twTotDel>4.362</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="699"><twUnconstPath anchorID="700" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.395</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>3.955</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.127</twRouteDel><twTotDel>4.360</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="701"><twUnconstPath anchorID="702" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.395</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>3.955</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.127</twRouteDel><twTotDel>4.360</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="703"><twUnconstPath anchorID="704" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.387</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>3.947</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.119</twRouteDel><twTotDel>4.352</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="705"><twUnconstPath anchorID="706" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.387</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>3.947</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.119</twRouteDel><twTotDel>4.352</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="707"><twUnconstPath anchorID="708" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.363</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>3.923</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.095</twRouteDel><twTotDel>4.328</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="709"><twUnconstPath anchorID="710" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.339</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>3.899</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.304</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.071</twRouteDel><twTotDel>4.304</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="711"><twUnconstPath anchorID="712" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.331</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twDel>3.891</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.063</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="713"><twUnconstPath anchorID="714" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.331</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>3.891</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.063</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="715"><twUnconstPath anchorID="716" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.326</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twDel>3.886</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>CONTROL0[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.058</twRouteDel><twTotDel>4.291</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="717"><twUnconstPath anchorID="718" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.318</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>3.878</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X37Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>CONTROL0[4]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CONTROL0[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.050</twRouteDel><twTotDel>4.283</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="719"><twUnconstPath anchorID="720" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.275</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.835</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CONTROL0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>4.240</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="721"><twUnconstPath anchorID="722" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.270</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>3.876</twDel><twSUTime>0.359</twSUTime><twTotPathDel>4.235</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon0/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twSrcClk><twPathDel><twSite>SLICE_X36Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/axi_hdmi_tx_16b_0/N157</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL[0]</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CONTROL0[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>4.235</twTotDel><twDestClk twEdge ="twRising">adc_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="723" twConstType="PATHBLOCK" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>278</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>260</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="724"><twUnconstPath anchorID="725" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.746</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.618</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>2.728</twRouteDel><twTotDel>3.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="726"><twUnconstPath anchorID="727" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.293</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.165</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="728"><twUnconstPath anchorID="729" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.215</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.087</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>3.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="730"><twUnconstPath anchorID="731" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.209</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.081</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="732"><twUnconstPath anchorID="733" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.150</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.022</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>3.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="734"><twUnconstPath anchorID="735" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.113</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.985</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>3.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="736"><twUnconstPath anchorID="737" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.044</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.916</twDel><twSUTime>0.093</twSUTime><twTotPathDel>3.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg[10]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>2.212</twRouteDel><twTotDel>3.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="738"><twUnconstPath anchorID="739" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.006</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.878</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>2.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="740"><twUnconstPath anchorID="741" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.980</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.852</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>2.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="742"><twUnconstPath anchorID="743" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.856</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.728</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>2.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="744"><twUnconstPath anchorID="745" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.839</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.711</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>1.586</twRouteDel><twTotDel>2.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="746"><twUnconstPath anchorID="747" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.722</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.594</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>2.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="748"><twUnconstPath anchorID="749" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.718</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.590</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="750"><twUnconstPath anchorID="751" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.565</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.437</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="752"><twUnconstPath anchorID="753" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.525</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twDest><twDel>2.171</twDel><twSUTime>0.319</twSUTime><twTotPathDel>2.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>2.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="754"><twUnconstPath anchorID="755" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.499</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.371</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y77.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="756"><twUnconstPath anchorID="757" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.490</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.362</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="758"><twUnconstPath anchorID="759" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.353</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.225</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="760"><twUnconstPath anchorID="761" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.334</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.206</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="762"><twUnconstPath anchorID="763" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.311</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twDest><twDel>1.871</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.291</twRouteDel><twTotDel>2.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="764"><twUnconstPath anchorID="765" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.211</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.083</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>2.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="766"><twUnconstPath anchorID="767" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.038</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.910</twDel><twSUTime>0.093</twSUTime><twTotPathDel>2.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg[10]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>2.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="768"><twUnconstPath anchorID="769" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.010</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twTotPathDel>2.010</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y76.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>1.419</twRouteDel><twTotDel>2.010</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="770"><twUnconstPath anchorID="771" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.998</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>1.998</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y76.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>1.407</twRouteDel><twTotDel>1.998</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="772"><twUnconstPath anchorID="773" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.993</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32</twDest><twTotPathDel>1.993</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iCAP_STATE[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iCAP_STATE[0]</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>1.993</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="774"><twUnconstPath anchorID="775" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.929</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twDest><twDel>1.575</twDel><twSUTime>0.319</twSUTime><twTotPathDel>1.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.995</twRouteDel><twTotDel>1.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="776"><twUnconstPath anchorID="777" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.921</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.567</twDel><twSUTime>0.319</twSUTime><twTotPathDel>1.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL0[0]</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="778"><twUnconstPath anchorID="779" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.918</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.918</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iCAP_STATE[1]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/iCAP_STATE[0]</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>1.918</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="780"><twUnconstPath anchorID="781" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.872</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLC</twDest><twTotPathDel>1.872</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[28]</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>1.872</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="782"><twUnconstPath anchorID="783" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.865</twTotDel><twSrc BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLD</twDest><twTotPathDel>1.865</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">adc_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y56.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[55]</twComp><twBEL>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[22]</twComp></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.273</twRouteDel><twTotDel>1.865</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="784">1</twUnmetConstCnt><twDataSheet anchorID="785" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="786"><twErrCnt>487</twErrCnt><twScore>242332</twScore><twSetupScore>242332</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>376947</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>36640</twConnCnt></twConstCov><twStats anchorID="787"><twMinPer>9.979</twMinPer><twFootnote number="1" /><twMaxFreq>100.210</twMaxFreq><twMaxFromToDel>3.402</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 28 11:46:44 2014 </twTimestamp></twFoot><twClientInfo anchorID="788"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 444 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
