// Seed: 180151964
module module_0 (
    output tri id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    output uwire id_8
);
  wor id_10 = ~~id_3 < id_6;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    inout supply1 id_7,
    output wor id_8,
    input wor id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    input wor id_13
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_0,
      id_10,
      id_1,
      id_1,
      id_10,
      id_4,
      id_0
  );
endmodule
