<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443696267441" xml:lang="en-us">
  <title class="- topic/title ">TRCVISSCTLR, ViewInst Start-Stop Control Register</title>
  <shortdesc class="- topic/shortdesc ">The TRCVISSCTLR defines the single address comparators that control the
    ViewInst Start/Stop logic.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCVISSCTLR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCVISSCTLR bit assignments</title>
        <image class="- topic/image " href="lau1443696312515.svg" placement="inline">
          <alt class="- topic/alt ">TRCVISSCTLR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:24]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">STOP, [23:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Defines the single address comparators to stop trace with the
              ViewInst Start/Stop control.</p>
            <p class="- topic/p ">One bit is provided for each implemented single address
              comparator.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [15:8]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">START, [7:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Defines the single address comparators to start trace with the
              ViewInst Start/Stop control.</p>
            <p class="- topic/p ">One bit is provided for each implemented single address
              comparator.</p>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCVISSCTLR can be accessed through the external <term keyref="debuginterface">debug interface</term>, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">088</ph></codeph>.</p>
      
    </section>
  </refbody>
</reference>
