module d latch (en,rst,q,qb);
input en rst,d;
output reg q;
output qb;
always @ (en,rst,d)
begin
if (rst)
q<=0;
else
q<=q;
end
assign qb=~q;
endmodule