{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:20:56 2013 " "Info: Processing started: Tue Nov 05 18:20:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithcircuitLogic4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ArithcircuitLogic4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArithcircuitLogic4bits " "Info: Found entity 1: ArithcircuitLogic4bits" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Info: Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4bit " "Info: Found entity 1: Register4bit" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logiccircuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logiccircuit4bit " "Info: Found entity 1: Logiccircuit4bit" {  } { { "Logiccircuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stateindicator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Stateindicator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stateindicator " "Info: Found entity 1: Stateindicator" {  } { { "Stateindicator.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Stateindicator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Info: Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file State4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State4bits " "Info: Found entity 1: State4bits" {  } { { "State4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/State4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Info: Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/fulladder1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit1bit " "Info: Found entity 1: arithcircuit1bit" {  } { { "arithcircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcicuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcicuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcicuit4bit " "Info: Found entity 1: arithcicuit4bit" {  } { { "arithcicuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcicuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arithcircuit4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithcircuit4bits " "Info: Found entity 1: Arithcircuit4bits" {  } { { "Arithcircuit4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitBinaryToDual7Seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitBinaryToDual7Seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitBinaryToDual7Seg " "Info: Found entity 1: 4bitBinaryToDual7Seg" {  } { { "4bitBinaryToDual7Seg.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/4bitBinaryToDual7Seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab42a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab42a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab42a " "Info: Found entity 1: lab42a" {  } { { "lab42a.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lab42a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4bits " "Info: Found entity 1: FullAdder4bits" {  } { { "FullAdder4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3top " "Info: Elaborating entity \"Lab3top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4bit Register4bit:inst3 " "Info: Elaborating entity \"Register4bit\" for hierarchy \"Register4bit:inst3\"" {  } { { "Lab3top.bdf" "inst3" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 40 1208 1304 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State4bits State4bits:inst26 " "Info: Elaborating entity \"State4bits\" for hierarchy \"State4bits:inst26\"" {  } { { "Lab3top.bdf" "inst26" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 40 1016 1160 200 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithcircuit4bits Arithcircuit4bits:inst9 " "Info: Elaborating entity \"Arithcircuit4bits\" for hierarchy \"Arithcircuit4bits:inst9\"" {  } { { "Lab3top.bdf" "inst9" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 72 536 680 296 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder4bits Arithcircuit4bits:inst9\|FullAdder4bits:inst " "Info: Elaborating entity \"FullAdder4bits\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\"" {  } { { "Arithcircuit4bits.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { { 208 648 888 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab42a Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5 " "Info: Elaborating entity \"lab42a\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5\"" {  } { { "FullAdder4bits.bdf" "inst5" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf" { { 152 144 240 272 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithcircuitLogic4bits Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1 " "Info: Elaborating entity \"ArithcircuitLogic4bits\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\"" {  } { { "Arithcircuit4bits.bdf" "inst1" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { { 224 360 456 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Info: Elaborating entity \"74157\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Info: Elaborated megafunction instantiation \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:8to4 " "Info: Elaborating entity \"74257\" for hierarchy \"74257:8to4\"" {  } { { "Lab3top.bdf" "8to4" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:8to4 " "Info: Elaborated megafunction instantiation \"74257:8to4\"" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logiccircuit4bit Logiccircuit4bit:inst " "Info: Elaborating entity \"Logiccircuit4bit\" for hierarchy \"Logiccircuit4bit:inst\"" {  } { { "Lab3top.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { { 360 536 664 616 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit Logiccircuit4bit:inst\|logiccircuit1bit:inst " "Info: Elaborating entity \"logiccircuit1bit\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\"" {  } { { "Logiccircuit4bit.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf" { { -24 672 792 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "inst" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub " "Info: Elaborating entity \"p74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub\"" {  } { { "74151.tdf" "sub" { Text "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Info: Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|p74151:sub\", which is child of megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "74151.tdf" "" { Text "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } } { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|29 Register4bit:inst4\|inst " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|29\" to the node \"Register4bit:inst4\|inst\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 392 448 496 424 "29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|26 Register4bit:inst4\|inst1 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|26\" to the node \"Register4bit:inst4\|inst1\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 312 448 496 344 "26" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|22 Register4bit:inst4\|inst2 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|22\" to the node \"Register4bit:inst4\|inst2\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 232 448 496 264 "22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74257:8to4\|20 Register4bit:inst4\|inst3 " "Warning: Converted the fan-out from the tri-state buffer \"74257:8to4\|20\" to the node \"Register4bit:inst4\|inst3\" into an OR gate" {  } { { "74257.bdf" "" { Schematic "d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 152 448 496 184 "20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "Clk " "Info: Promoted clock signal driven by pin \"Clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLRN " "Info: Promoted clear signal driven by pin \"CLRN\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "57 " "Info: Implemented 57 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "27 " "Info: Implemented 27 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:20:58 2013 " "Info: Processing ended: Tue Nov 05 18:20:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
