Fitter report for hsc
Fri Jul 26 18:25:26 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Incremental Compilation Routing Preservation
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. Dual Purpose and Dedicated Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. PLL Summary
 22. PLL Usage
 23. altmemphy Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Jul 26 18:25:26 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; hsc                                         ;
; Top-level Entity Name              ; hsc                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 9,677 / 22,320 ( 43 % )                     ;
;     Total combinational functions  ; 6,588 / 22,320 ( 30 % )                     ;
;     Dedicated logic registers      ; 6,502 / 22,320 ( 29 % )                     ;
; Total registers                    ; 6608                                        ;
; Total pins                         ; 46 / 154 ( 30 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 319,648 / 608,256 ( 53 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.8%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; led          ; Missing drive strength               ;
; mem_ba[0]    ; Missing drive strength and slew rate ;
; mem_ba[1]    ; Missing drive strength and slew rate ;
; mem_addr[0]  ; Missing drive strength and slew rate ;
; mem_addr[1]  ; Missing drive strength and slew rate ;
; mem_addr[2]  ; Missing drive strength and slew rate ;
; mem_addr[3]  ; Missing drive strength and slew rate ;
; mem_addr[4]  ; Missing drive strength and slew rate ;
; mem_addr[5]  ; Missing drive strength and slew rate ;
; mem_addr[6]  ; Missing drive strength and slew rate ;
; mem_addr[7]  ; Missing drive strength and slew rate ;
; mem_addr[8]  ; Missing drive strength and slew rate ;
; mem_addr[9]  ; Missing drive strength and slew rate ;
; mem_addr[10] ; Missing drive strength and slew rate ;
; mem_addr[11] ; Missing drive strength and slew rate ;
; mem_addr[12] ; Missing drive strength and slew rate ;
; mem_cke[0]   ; Missing drive strength and slew rate ;
; mem_cs_n[0]  ; Missing drive strength and slew rate ;
; mem_ras_n    ; Missing drive strength and slew rate ;
; mem_cas_n    ; Missing drive strength and slew rate ;
; mem_we_n     ; Missing drive strength and slew rate ;
; mem_dm[0]    ; Missing drive strength and slew rate ;
; mem_dm[1]    ; Missing drive strength and slew rate ;
; mem_odt[0]   ; Missing drive strength and slew rate ;
; mem_clk[0]   ; Missing drive strength and slew rate ;
; mem_clk_n[0] ; Missing drive strength and slew rate ;
; mem_dq[0]    ; Missing drive strength and slew rate ;
; mem_dq[1]    ; Missing drive strength and slew rate ;
; mem_dq[2]    ; Missing drive strength and slew rate ;
; mem_dq[3]    ; Missing drive strength and slew rate ;
; mem_dq[4]    ; Missing drive strength and slew rate ;
; mem_dq[5]    ; Missing drive strength and slew rate ;
; mem_dq[6]    ; Missing drive strength and slew rate ;
; mem_dq[7]    ; Missing drive strength and slew rate ;
; mem_dq[8]    ; Missing drive strength and slew rate ;
; mem_dq[9]    ; Missing drive strength and slew rate ;
; mem_dq[10]   ; Missing drive strength and slew rate ;
; mem_dq[11]   ; Missing drive strength and slew rate ;
; mem_dq[12]   ; Missing drive strength and slew rate ;
; mem_dq[13]   ; Missing drive strength and slew rate ;
; mem_dq[14]   ; Missing drive strength and slew rate ;
; mem_dq[15]   ; Missing drive strength and slew rate ;
; mem_dqs[0]   ; Missing drive strength and slew rate ;
; mem_dqs[1]   ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                           ;
+---------------------+---------------------------------------------+--------------+---------------+---------------+----------------------------+
; Name                ; Ignored Entity                              ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source             ;
+---------------------+---------------------------------------------+--------------+---------------+---------------+----------------------------+
; Location            ;                                             ;              ; fx3_a[0]      ; PIN_C16       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_a[1]      ; PIN_B16       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[0]     ; PIN_G16       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[10]    ; PIN_D11       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[11]    ; PIN_F9        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[12]    ; PIN_C11       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[13]    ; PIN_C9        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[14]    ; PIN_D9        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[15]    ; PIN_F13       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[16]    ; PIN_B7        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[17]    ; PIN_C6        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[18]    ; PIN_E7        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[19]    ; PIN_A10       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[1]     ; PIN_G15       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[20]    ; PIN_B6        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[21]    ; PIN_D6        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[22]    ; PIN_B10       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[23]    ; PIN_A6        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[24]    ; PIN_A13       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[25]    ; PIN_B11       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[26]    ; PIN_A11       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[27]    ; PIN_B13       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[28]    ; PIN_B12       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[29]    ; PIN_A15       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[2]     ; PIN_F16       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[30]    ; PIN_A7        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[31]    ; PIN_A14       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[3]     ; PIN_F14       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[4]     ; PIN_E10       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[5]     ; PIN_F15       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[6]     ; PIN_D14       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[7]     ; PIN_E11       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[8]     ; PIN_C14       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_db[9]     ; PIN_D12       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_flaga     ; PIN_D15       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_flagb     ; PIN_C15       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_flagc     ; PIN_A12       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_flagd     ; PIN_D16       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_pclk      ; PIN_B14       ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_pktend_n  ; PIN_E9        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_slcs_n    ; PIN_F8        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_sloe_n    ; PIN_E8        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_slrd_n    ; PIN_C8        ; QSF Assignment             ;
; Location            ;                                             ;              ; fx3_slwr_n    ; PIN_D8        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_rxclk    ; PIN_M2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_rxclk(n) ; PIN_M1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_rxdb     ; PIN_K2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_rxdb(n)  ; PIN_K1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_txclk    ; PIN_N2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_txclk(n) ; PIN_N1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_txdb     ; PIN_J2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvds_txdb(n)  ; PIN_J1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsclk       ; PIN_N2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsclk(n)    ; PIN_N1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[0]     ; PIN_J2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[0](n)  ; PIN_J1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[1]     ; PIN_K2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[1](n)  ; PIN_K1        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[2]     ; PIN_L2        ; QSF Assignment             ;
; Location            ;                                             ;              ; lvdsdb[2](n)  ; PIN_L1        ; QSF Assignment             ;
; Location            ;                                             ;              ; uart_rx       ; PIN_G2        ; QSF Assignment             ;
; Location            ;                                             ;              ; uart_tx       ; PIN_G1        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[0]        ; PIN_B5        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[1]        ; PIN_E6        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[2]        ; PIN_A4        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[3]        ; PIN_B4        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[4]        ; PIN_A2        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[5]        ; PIN_A3        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[6]        ; PIN_D5        ; QSF Assignment             ;
; Location            ;                                             ;              ; vdb[7]        ; PIN_B3        ; QSF Assignment             ;
; Location            ;                                             ;              ; vhref         ; PIN_B1        ; QSF Assignment             ;
; Location            ;                                             ;              ; vpclk         ; PIN_E1        ; QSF Assignment             ;
; Location            ;                                             ;              ; vscl          ; PIN_F1        ; QSF Assignment             ;
; Location            ;                                             ;              ; vsda          ; PIN_F2        ; QSF Assignment             ;
; Location            ;                                             ;              ; vvsync        ; PIN_C2        ; QSF Assignment             ;
; Location            ;                                             ;              ; vxclk         ; PIN_C3        ; QSF Assignment             ;
; DDIO_INPUT_REGISTER ; altddio_bidir                               ;              ; input_cell_H  ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_bidir                               ;              ; input_cell_L  ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                                  ;              ; input_cell_H  ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                                  ;              ; input_cell_L  ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; ddio_bidir_n5h                              ;              ; input_cell_l  ; LOW           ; Compiler or HDL Assignment ;
; Global Signal       ; ddr2_controller_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0]  ; off           ; Compiler or HDL Assignment ;
; Global Signal       ; ddr2_controller_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1]  ; off           ; Compiler or HDL Assignment ;
; I/O Standard        ; hsc                                         ;              ; fx3_a[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_a[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[10]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[11]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[12]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[13]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[14]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[15]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[16]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[17]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[18]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[19]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[20]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[21]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[22]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[23]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[24]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[25]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[26]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[27]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[28]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[29]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[30]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[31]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[3]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[4]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[5]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[6]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[7]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[8]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_db[9]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_flaga     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_flagb     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_flagc     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_flagd     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_pclk      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_pktend_n  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_slcs_n    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_sloe_n    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_slrd_n    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; fx3_slwr_n    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvds_rxclk    ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvds_rxdb     ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvds_txclk    ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvds_txdb     ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvdsclk       ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvdsdb[0]     ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvdsdb[1]     ; LVDS          ; QSF Assignment             ;
; I/O Standard        ; hsc                                         ;              ; lvdsdb[2]     ; LVDS          ; QSF Assignment             ;
+---------------------+---------------------------------------------+--------------+---------------+---------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                        ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]         ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Placement (by node) ;                       ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 13671 )  ; 0.00 % ( 0 / 13671 )       ; 0.00 % ( 0 / 13671 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 13671 )  ; 0.00 % ( 0 / 13671 )       ; 0.00 % ( 0 / 13671 )     ;
;                     ;                       ;                            ;                          ;
; Routing (by net)    ;                       ;                            ;                          ;
;     -- Requested    ; 0.26 % ( 28 / 10833 ) ; 0.26 % ( 28 / 10833 )      ; 0.00 % ( 0 / 10833 )     ;
;     -- Achieved     ; 0.26 % ( 28 / 10833 ) ; 0.26 % ( 28 / 10833 )      ; 0.00 % ( 0 / 10833 )     ;
+---------------------+-----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8762 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 4679 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.00 % ( 0 / 37138 )   ; 0.00 % ( 0 / 37138 )  ; N/A                 ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 54 )      ; 0.00 % ( 0 / 54 )     ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 54 )      ; 0.00 % ( 0 / 54 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 768 )     ; 0.00 % ( 0 / 768 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 0.00 % ( 0 / 719 )     ; 0.00 % ( 0 / 719 )    ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 719 )     ; 0.00 % ( 0 / 719 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 0.00 % ( 0 / 149 )     ; 0.00 % ( 0 / 149 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 149 )     ; 0.00 % ( 0 / 149 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 14220 )   ; 0.00 % ( 0 / 14220 )  ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 928 )     ; 0.00 % ( 0 / 928 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 928 )     ; 0.00 % ( 0 / 928 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 369 )     ; 0.00 % ( 0 / 369 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 369 )     ; 0.00 % ( 0 / 369 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 44 )      ; 0.00 % ( 0 / 44 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/gitwork/FPFA_EXC/hsc_ex9/output_files/hsc.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,677 / 22,320 ( 43 % )    ;
;     -- Combinational with no register       ; 3175                       ;
;     -- Register only                        ; 3089                       ;
;     -- Combinational with a register        ; 3413                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3524                       ;
;     -- 3 input functions                    ; 1826                       ;
;     -- <=2 input functions                  ; 1238                       ;
;     -- Register only                        ; 3089                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5986                       ;
;     -- arithmetic mode                      ; 602                        ;
;                                             ;                            ;
; Total registers*                            ; 6,608 / 23,018 ( 29 % )    ;
;     -- Dedicated logic registers            ; 6,502 / 22,320 ( 29 % )    ;
;     -- I/O registers                        ; 106 / 698 ( 15 % )         ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 760 / 1,395 ( 54 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 46 / 154 ( 30 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 17                         ;
; M9Ks                                        ; 42 / 66 ( 64 % )           ;
; Total block memory bits                     ; 319,648 / 608,256 ( 53 % ) ;
; Total block memory implementation bits      ; 387,072 / 608,256 ( 64 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global clocks                               ; 17 / 20 ( 85 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9% / 9% / 9%               ;
; Peak interconnect usage (total/H/V)         ; 20% / 21% / 19%            ;
; Maximum fan-out                             ; 2807                       ;
; Highest non-global fan-out                  ; 762                        ;
; Total fan-out                               ; 45219                      ;
; Average fan-out                             ; 2.87                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                              ;                       ;                       ;                                ;                                ;
; Total logic elements                         ; 6051 / 22320 ( 27 % ) ; 152 / 22320 ( < 1 % ) ; 3468 / 22320 ( 16 % )          ; 6 / 22320 ( < 1 % )            ;
;     -- Combinational with no register        ; 2924                  ; 62                    ; 183                            ; 6                              ;
;     -- Register only                         ; 741                   ; 29                    ; 2319                           ; 0                              ;
;     -- Combinational with a register         ; 2386                  ; 61                    ; 966                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                     ; 2795                  ; 51                    ; 678                            ; 0                              ;
;     -- 3 input functions                     ; 1446                  ; 34                    ; 343                            ; 3                              ;
;     -- <=2 input functions                   ; 1069                  ; 38                    ; 128                            ; 3                              ;
;     -- Register only                         ; 741                   ; 29                    ; 2319                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;                                ;
;     -- normal mode                           ; 4798                  ; 115                   ; 1067                           ; 6                              ;
;     -- arithmetic mode                       ; 512                   ; 8                     ; 82                             ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total registers                              ; 3233                  ; 90                    ; 3285                           ; 0                              ;
;     -- Dedicated logic registers             ; 3127 / 22320 ( 14 % ) ; 90 / 22320 ( < 1 % )  ; 3285 / 22320 ( 15 % )          ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 212                   ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used    ; 476 / 1395 ( 34 % )   ; 16 / 1395 ( 1 % )     ; 285 / 1395 ( 20 % )            ; 2 / 1395 ( < 1 % )             ;
;                                              ;                       ;                       ;                                ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                     ; 46                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 67744                 ; 0                     ; 251904                         ; 0                              ;
; Total RAM block bits                         ; 129024                ; 0                     ; 258048                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 14 / 66 ( 21 % )      ; 0 / 66 ( 0 % )        ; 28 / 66 ( 42 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 7 / 24 ( 29 % )                ;
; Double Data Rate I/O output circuitry        ; 43 / 220 ( 19 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 18 / 220 ( 8 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;                                ;
; Connections                                  ;                       ;                       ;                                ;                                ;
;     -- Input Connections                     ; 3302                  ; 133                   ; 4005                           ; 9                              ;
;     -- Registered Input Connections          ; 3143                  ; 99                    ; 3426                           ; 0                              ;
;     -- Output Connections                    ; 1857                  ; 177                   ; 1                              ; 5414                           ;
;     -- Registered Output Connections         ; 230                   ; 176                   ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;                                ;
;     -- Total Connections                     ; 31037                 ; 874                   ; 15533                          ; 5446                           ;
;     -- Registered Connections                ; 15133                 ; 617                   ; 9073                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; External Connections                         ;                       ;                       ;                                ;                                ;
;     -- Top                                   ; 40                    ; 123                   ; 1706                           ; 3290                           ;
;     -- sld_hub:auto_hub                      ; 123                   ; 20                    ; 167                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 1706                  ; 167                   ; 0                              ; 2133                           ;
;     -- hard_block:auto_generated_inst        ; 3290                  ; 0                     ; 2133                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;                                ;
;     -- Input Ports                           ; 5                     ; 21                    ; 551                            ; 9                              ;
;     -- Output Ports                          ; 272                   ; 39                    ; 504                            ; 10                             ;
;     -- Bidir Ports                           ; 20                    ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                ; 0                     ; 4                     ; 121                            ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 28                    ; 493                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                     ; 178                            ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 15                    ; 493                            ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ext_clk   ; E15   ; 6        ; 53           ; 17           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ext_rst_n ; E16   ; 6        ; 53           ; 17           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led          ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[0]  ; R11   ; 4        ; 34           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[10] ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[11] ; R4    ; 3        ; 5            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[12] ; T4    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[1]  ; R14   ; 4        ; 49           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[2]  ; N11   ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[3]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[4]  ; T12   ; 4        ; 36           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[5]  ; P16   ; 5        ; 53           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[6]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[7]  ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[8]  ; R12   ; 4        ; 36           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[9]  ; J16   ; 5        ; 53           ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[0]    ; P9    ; 4        ; 38           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[1]    ; R13   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cas_n    ; N12   ; 4        ; 47           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cke[0]   ; T10   ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cs_n[0]  ; R10   ; 4        ; 34           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[0]    ; P3    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[1]    ; N14   ; 5        ; 53           ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_odt[0]   ; T11   ; 4        ; 36           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ras_n    ; P14   ; 4        ; 49           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_we_n     ; T13   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                                                                 ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; mem_clk[0]   ; T14   ; 4        ; 45           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                    ; -                   ;
; mem_clk_n[0] ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                    ; -                   ;
; mem_dq[0]    ; R6    ; 3        ; 14           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]  ; -                   ;
; mem_dq[10]   ; R16   ; 5        ; 53           ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10] ; -                   ;
; mem_dq[11]   ; L16   ; 5        ; 53           ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11] ; -                   ;
; mem_dq[12]   ; L13   ; 5        ; 53           ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12] ; -                   ;
; mem_dq[13]   ; P15   ; 5        ; 53           ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13] ; -                   ;
; mem_dq[14]   ; J14   ; 5        ; 53           ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14] ; -                   ;
; mem_dq[15]   ; N16   ; 5        ; 53           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15] ; -                   ;
; mem_dq[1]    ; L7    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]  ; -                   ;
; mem_dq[2]    ; N5    ; 3        ; 5            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]  ; -                   ;
; mem_dq[3]    ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]  ; -                   ;
; mem_dq[4]    ; R7    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]  ; -                   ;
; mem_dq[5]    ; R5    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]  ; -                   ;
; mem_dq[6]    ; L8    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]  ; -                   ;
; mem_dq[7]    ; N6    ; 3        ; 5            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]  ; -                   ;
; mem_dq[8]    ; N15   ; 5        ; 53           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]  ; -                   ;
; mem_dq[9]    ; K16   ; 5        ; 53           ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]  ; -                   ;
; mem_dqs[0]   ; M7    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]   ; -                   ;
; mem_dqs[1]   ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]   ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                            ;
+----------+--------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name           ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+--------------------+--------------------------+---------------------+---------------------------+
; F4       ; nSTATUS            ; -                        ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK               ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H5       ; nCONFIG            ; -                        ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                ; -                        ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE ; Use as regular IO        ; mem_addr[9]         ; Dual Purpose Pin          ;
; H14      ; CONF_DONE          ; -                        ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0              ; -                        ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1              ; -                        ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2              ; -                        ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3              ; -                        ; -                   ; Dedicated Programming Pin ;
; A5       ; DIFFIO_T5n, DATA7  ; Use as regular IO        ; led                 ; Dual Purpose Pin          ;
+----------+--------------------+--------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 16 / 25 ( 64 % ) ; 1.8V          ; 0.9V         ;
; 4        ; 15 / 20 ( 75 % ) ; 1.8V          ; 0.9V         ;
; 5        ; 12 / 18 ( 67 % ) ; 1.8V          ; 0.9V         ;
; 6        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                 ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; led                             ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; ext_clk                         ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; ext_rst_n                       ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; mem_dq[14]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; mem_addr[9]                     ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; mem_dqs[1]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; mem_dq[9]                       ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; mem_dq[1]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; mem_dq[6]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; mem_dq[12]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; VREFB5N0                        ;        ;                 ; 0.9V    ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; mem_dq[11]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; mem_dq[3]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; mem_dqs[0]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; mem_dq[2]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; mem_dq[7]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; mem_addr[2]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; mem_cas_n                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; mem_dm[1]                       ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; mem_dq[8]                       ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; mem_dq[15]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; mem_dm[0]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; VREFB3N0                        ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; mem_addr[6]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; mem_ba[0]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; VREFB4N0                        ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; mem_ras_n                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; mem_dq[13]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; mem_addr[5]                     ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; mem_addr[11]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; mem_dq[5]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; mem_dq[0]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; mem_dq[4]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; mem_cs_n[0]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; mem_addr[0]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; mem_addr[8]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; mem_ba[1]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; mem_addr[1]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; mem_dq[10]                      ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; mem_addr[12]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; mem_addr[7]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; mem_addr[3]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; mem_addr[10]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                            ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; mem_cke[0]                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; mem_odt[0]                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; mem_addr[4]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; mem_we_n                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; mem_clk[0]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; mem_clk_n[0]                    ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                          ; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1 ; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                                                                                                  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1                                                      ;
; PLL mode                      ; Normal                                                                                                                                                                                                                                                                                                                                                                                            ; Normal                                                                                                                    ;
; Compensate clock              ; clock1                                                                                                                                                                                                                                                                                                                                                                                            ; clock0                                                                                                                    ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Input frequency 0             ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                         ; 25.0 MHz                                                                                                                  ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Nominal PFD frequency         ; 7.7 MHz                                                                                                                                                                                                                                                                                                                                                                                           ; 25.0 MHz                                                                                                                  ;
; Nominal VCO frequency         ; 1169.2 MHz                                                                                                                                                                                                                                                                                                                                                                                        ; 600.0 MHz                                                                                                                 ;
; VCO post scale K counter      ; --                                                                                                                                                                                                                                                                                                                                                                                                ; 2                                                                                                                         ;
; VCO frequency control         ; Manual Phase                                                                                                                                                                                                                                                                                                                                                                                      ; Auto                                                                                                                      ;
; VCO phase shift step          ; 106 ps                                                                                                                                                                                                                                                                                                                                                                                            ; 208 ps                                                                                                                    ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Freq min lock                 ; 70.2 MHz                                                                                                                                                                                                                                                                                                                                                                                          ; 12.5 MHz                                                                                                                  ;
; Freq max lock                 ; 111.22 MHz                                                                                                                                                                                                                                                                                                                                                                                        ; 27.09 MHz                                                                                                                 ;
; M VCO Tap                     ; 6                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                                                                                                                         ;
; M Initial                     ; 2                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                                                                                                                         ;
; M value                       ; 152                                                                                                                                                                                                                                                                                                                                                                                               ; 24                                                                                                                        ;
; N value                       ; 13                                                                                                                                                                                                                                                                                                                                                                                                ; 1                                                                                                                         ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                                                                                                                                         ; setting 1                                                                                                                 ;
; Loop filter resistance        ; setting 16                                                                                                                                                                                                                                                                                                                                                                                        ; setting 24                                                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                                                                                                                                         ; setting 0                                                                                                                 ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                                                                                                                                                                                                                                                                                                                                ; 450 kHz to 980 kHz                                                                                                        ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                                                                                                                                            ; Medium                                                                                                                    ;
; Real time reconfigurable      ; On                                                                                                                                                                                                                                                                                                                                                                                                ; Off                                                                                                                       ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                                                                                                                               ; Off                                                                                                                       ;
; PLL location                  ; PLL_1                                                                                                                                                                                                                                                                                                                                                                                             ; PLL_2                                                                                                                     ;
; Inclk0 signal                 ; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                             ; ext_clk                                                                                                                   ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
; Inclk0 signal type            ; Global Clock                                                                                                                                                                                                                                                                                                                                                                                      ; Dedicated Pin                                                                                                             ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                        ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] ; clock1       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] ; clock2       ; 152  ; 91  ; 167.03 MHz       ; -90 (-1497 ps) ; 6.43 (106 ps)    ; 50/50      ; C1      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] ; clock3       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C2      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] ; clock4       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C3      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                               ; clock0       ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                               ; clock2       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                               ; clock4       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard    ; Current Strength ; Output Termination                ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 0          ; 16         ; 30         ;               ;          ;          ; 167.0 MHz           ;                   ;                 ;                  ;                                   ;                                    ;                     ;
;      mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                             ; DQS   ; Bidir     ; M7           ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; R6           ; 14         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; L7           ; 16         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; N5           ; 5          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; M6           ; 7          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; R7           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; R5           ; 14         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; L8           ; 18         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; N6           ; 5          ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Output    ; P3           ; 1          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;      mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                             ; DQS   ; Bidir     ; K15          ; 53         ; 13         ; 7          ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; N15          ; 53         ; 9          ; 14         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; K16          ; 53         ; 12         ; 0          ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; R16          ; 53         ; 8          ; 21         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; L16          ; 53         ; 11         ; 7          ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; L13          ; 53         ; 10         ; 14         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; P15          ; 53         ; 6          ; 14         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; J14          ; 53         ; 15         ; 7          ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                        ; DQ    ; Bidir     ; N16          ; 53         ; 9          ; 21         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                                         ; DQ    ; Output    ; N14          ; 53         ; 6          ; 21         ; x9            ; Right    ; 5        ; 167.0 MHz           ; 125.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |hsc                                                                                                                                 ; 9677 (1)    ; 6502 (0)                  ; 106 (106)     ; 319648      ; 42   ; 0            ; 0       ; 0         ; 46   ; 0            ; 3175 (1)     ; 3089 (0)          ; 3413 (0)         ; |hsc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |ddr2_test:u5_ddr2_test|                                                                                                          ; 30 (30)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 24 (24)          ; |hsc|ddr2_test:u5_ddr2_test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |hsc_ddr2_top:u4_hsc_ddr2_top|                                                                                                    ; 5997 (0)    ; 3072 (0)                  ; 0 (0)         ; 67744       ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2925 (0)     ; 738 (0)           ; 2334 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ddr2_controller:u_ddr2_controller|                                                                                            ; 5628 (0)    ; 2774 (0)                  ; 0 (0)         ; 2208        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2853 (0)     ; 627 (0)           ; 2148 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|                                                        ; 5628 (0)    ; 2774 (0)                  ; 0 (0)         ; 2208        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2853 (0)     ; 627 (0)           ; 2148 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|                           ; 3760 (0)    ; 1785 (0)                  ; 0 (0)         ; 1664        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1967 (0)     ; 380 (0)           ; 1413 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |alt_mem_ddrx_controller_st_top:controller_inst|                                                                      ; 3743 (0)    ; 1777 (0)                  ; 0 (0)         ; 1664        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1959 (0)     ; 380 (0)           ; 1404 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                          ; 3743 (1)    ; 1777 (1)                  ; 0 (0)         ; 1664        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1959 (0)     ; 380 (0)           ; 1404 (0)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; work         ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 81 (4)      ; 54 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (4)       ; 13 (0)            ; 44 (1)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; work         ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 33 (33)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 21 (21)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; work         ;
;                            |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; work         ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                              ; 19 (1)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 6 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; work         ;
;                            |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 6 (6)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; work         ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 197 (197)   ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 114 (114)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; work         ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 77 (77)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 3 (3)             ; 61 (61)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; work         ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 195 (195)   ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (103)    ; 0 (0)             ; 92 (92)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; work         ;
;                      |alt_mem_ddrx_input_if:input_if_inst|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; work         ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 199 (199)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 56 (56)           ; 60 (60)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; work         ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 682 (97)    ; 256 (34)                  ; 0 (0)         ; 448         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 425 (62)     ; 4 (1)             ; 253 (34)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; work         ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work         ;
;                               |altsyncram_7pl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated                                                   ; work         ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                           ; 44 (2)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (2)       ; 0 (0)             ; 23 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; work         ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 42 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 23 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work         ;
;                               |scfifo_j941:auto_generated|                                                                           ; 42 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 23 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated                                              ; work         ;
;                                  |a_dpfifo_sk31:dpfifo|                                                                              ; 42 (24)     ; 23 (12)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (12)      ; 0 (0)             ; 23 (12)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo                         ; work         ;
;                                     |altsyncram_fud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram ; work         ;
;                                     |cntr_bo7:usedw_counter|                                                                         ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_bo7:usedw_counter  ; work         ;
;                                     |cntr_unb:rd_ptr_msb|                                                                            ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb     ; work         ;
;                                     |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_vnb:wr_ptr         ; work         ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 36 (1)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 3 (0)             ; 20 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; work         ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 35 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 3 (0)             ; 20 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work         ;
;                               |scfifo_o941:auto_generated|                                                                           ; 35 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 3 (0)             ; 20 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated                                                                             ; work         ;
;                                  |a_dpfifo_1l31:dpfifo|                                                                              ; 35 (24)     ; 23 (12)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 3 (3)             ; 20 (9)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo                                                        ; work         ;
;                                     |altsyncram_pud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram                                ; work         ;
;                                     |cntr_bo7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_bo7:usedw_counter                                 ; work         ;
;                                     |cntr_unb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_unb:rd_ptr_msb                                    ; work         ;
;                                     |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_vnb:wr_ptr                                        ; work         ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                          ; 279 (279)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (183)    ; 0 (0)             ; 96 (96)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; work         ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                ; 226 (226)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 0 (0)             ; 80 (80)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; work         ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 588 (588)   ; 453 (453)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 218 (218)         ; 243 (243)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; work         ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 95 (95)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 1 (1)             ; 35 (35)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; work         ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 985 (985)   ; 416 (416)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 564 (564)    ; 65 (65)           ; 356 (356)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; work         ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 761 (3)     ; 281 (3)                   ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 478 (0)      ; 20 (0)            ; 263 (3)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                               |altsyncram_lil1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated            ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 34 (34)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 7 (7)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; work         ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 572 (512)   ; 202 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (341)    ; 18 (15)           ; 187 (156)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; work         ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                       ; 60 (60)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 3 (3)             ; 31 (31)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; work         ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 84 (84)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 2 (2)             ; 35 (35)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; work         ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 69 (69)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 32 (32)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; work         ;
;                |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                   ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                                 ; work         ;
;             |ddr2_controller_phy:ddr2_controller_phy_inst|                                                                           ; 1903 (0)    ; 989 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 886 (0)      ; 247 (0)           ; 770 (0)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|                                                ; 1903 (0)    ; 989 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 886 (0)      ; 247 (0)           ; 770 (0)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|                                                   ; 92 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 25 (0)            ; 59 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc                                                                                                                                                                                                                               ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                       ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                       ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                        ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                       ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                        ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                       ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                        ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                        ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                        ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                        ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                        ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                        ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                        ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                        ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                            ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                             ; work         ;
;                            |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                 ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                            ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                             ; work         ;
;                            |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                 ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|                                                               ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                               ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                    ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                          ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin                                                                                                                                           ; work         ;
;                            |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                               ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                        ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                         ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                                                                                                                                  ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin                                                                                                                                   ; work         ;
;                            |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                       ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|                                                               ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                               ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                    ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|                                                                ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                                ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                 ; work         ;
;                            |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                     ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_clk_reset:clk|                                                                    ; 61 (34)     ; 49 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (3)       ; 22 (16)           ; 27 (15)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                     ; work         ;
;                         |ddio_bidir_ref:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated                                                                                                                                                                       ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                     ; work         ;
;                         |ddio_bidir_n5h:auto_generated|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated                                                                                                                                                                       ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_pll:pll|                                                                       ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 8 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll                                                                                                                                                                                                        ; work         ;
;                         |altpll:altpll_component|                                                                                    ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 8 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                                                                                                                                ; work         ;
;                            |altpll_28l3:auto_generated|                                                                              ; 18 (10)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 1 (1)             ; 8 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated                                                                                                                                                     ; work         ;
;                               |altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2                                                                                                        ; work         ;
;                               |altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4                                                                                                        ; work         ;
;                               |altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5                                                                                                        ; work         ;
;                               |cntr_22e:phasestep_counter|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_22e:phasestep_counter                                                                                                                          ; work         ;
;                               |cntr_8ge:pll_internal_phasestep|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep                                                                                                                     ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                      ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                    ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                              ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                     ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_dp_io:dpio|                                                                       ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 111 (63)          ; 1 (1)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                   ; work         ;
;                      |altddio_in:dqs_group[0].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[1].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                 ; work         ;
;                         |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_mimic:mmc|                                                                        ; 31 (31)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 5 (5)             ; 19 (19)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                    ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                             ; 19 (19)     ; 10 (10)                   ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 15 (15)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                         ; work         ;
;                         |altsyncram_boi1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated                                                                                                                                                                          ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_read_dp:rdp|                                                                      ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                                  ; work         ;
;                      |altsyncram:full_rate_ram_gen.altsyncram_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                                ; work         ;
;                         |altsyncram_reh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated                                                                                                                                                                 ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                          ; 1524 (0)    ; 682 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 833 (0)      ; 62 (0)            ; 629 (0)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                      ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_seq:seq_inst|                                                                  ; 1524 (44)   ; 682 (36)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 833 (8)      ; 62 (6)            ; 629 (26)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                         ; work         ;
;                         |ddr2_controller_phy_alt_mem_phy_admin:admin|                                                                ; 317 (317)   ; 97 (97)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 213 (213)    ; 4 (4)             ; 100 (100)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin                                                                                                                                             ; work         ;
;                         |ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|                                                                  ; 231 (231)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 11 (11)           ; 130 (130)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                               ; work         ;
;                         |ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|                                                                  ; 837 (837)   ; 366 (366)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 464 (464)    ; 33 (33)           ; 340 (340)        ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                               ; work         ;
;                         |ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|                                                                  ; 114 (114)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 8 (8)             ; 48 (48)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                               ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|                                                ; 65 (65)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 21 (21)           ; 23 (23)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp                                                                                                                                                                                                                            ; work         ;
;       |hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|                                                                                          ; 370 (74)    ; 298 (40)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (34)      ; 111 (0)           ; 187 (40)         ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |rd_fifo:rd_fifo_inst|                                                                                                      ; 151 (0)     ; 129 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 59 (0)            ; 70 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 151 (0)     ; 129 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 59 (0)            ; 70 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |dcfifo_3mj1:auto_generated|                                                                                          ; 151 (45)    ; 129 (33)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (4)       ; 59 (27)           ; 70 (11)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                                                      ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 16 (16)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                                                      ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 18 (18)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_tld:rs_dgwp|                                                                                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_se9:dffpipe5|                                                                                          ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |alt_synch_pipe_uld:ws_dgrp|                                                                                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_te9:dffpipe8|                                                                                          ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_am31:fifo_ram|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |wr_fifo:wr_fifo_inst|                                                                                                      ; 145 (0)     ; 129 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 52 (0)            ; 77 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 145 (0)     ; 129 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 52 (0)            ; 77 (0)           ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |dcfifo_glj1:auto_generated|                                                                                          ; 145 (43)    ; 129 (33)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 52 (22)           ; 77 (13)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                                                      ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 16 (16)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                                                      ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 19 (19)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_rld:rs_dgwp|                                                                                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_qe9:dffpipe13|                                                                                         ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_sld:ws_dgrp|                                                                                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 9 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_re9:dffpipe16|                                                                                         ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 9 (9)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_am31:fifo_ram|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hsc|hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |led_controller:u2_led_controller|                                                                                                ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |hsc|led_controller:u2_led_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                ; 152 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 29 (0)            ; 61 (0)           ; |hsc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                 ; 151 (110)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (48)      ; 29 (27)           ; 61 (36)          ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                   ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                 ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                  ; 3468 (493)  ; 3285 (492)                ; 0 (0)         ; 251904      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (1)      ; 2319 (489)        ; 966 (0)          ; |hsc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                        ; 2978 (0)    ; 2793 (0)                  ; 0 (0)         ; 251904      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 182 (0)      ; 1830 (0)          ; 966 (0)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                    ; 2978 (1091) ; 2793 (1064)               ; 0 (0)         ; 251904      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 182 (33)     ; 1830 (1000)       ; 966 (56)         ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                         ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (0)           ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |decode_dvf:auto_generated|                                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |lpm_mux:mux|                                                                                                         ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 251904      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_c424:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 251904      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                           ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                             ; 94 (94)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 12 (12)           ; 51 (51)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sld_ela_control:ela_control|                                                                                            ; 1335 (1)    ; 1246 (1)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 756 (0)           ; 492 (1)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                              ; 1237 (0)    ; 1230 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 743 (0)           ; 489 (0)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                       ; 738 (738)   ; 738 (738)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 736 (736)         ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                   ; 500 (0)     ; 492 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 7 (0)             ; 488 (0)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                                                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                                                                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                         ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                        ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                        ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                                                                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                       ; 94 (84)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 10 (0)            ; 2 (2)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                       ; 337 (10)    ; 312 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 9 (0)             ; 310 (0)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                           ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                                                                           ; work         ;
;                   |cntr_8ii:auto_generated|                                                                                          ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                    ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |cntr_89j:auto_generated|                                                                                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                                                                                                                                                                                                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                          ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                          ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated                                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                             ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                          ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                    ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 20 (20)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                     ; 254 (254)   ; 246 (246)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 244 (244)        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                  ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                  ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sys_ctrl:u1_sys_ctrl|                                                                                                            ; 5 (4)       ; 5 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (2)            ; |hsc|sys_ctrl:u1_sys_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |pll_controller:pll_controller_inst|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altpll:altpll_component|                                                                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |pll_controller_altpll:auto_generated|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+--------------+----------+---------------+---------------+-----------------------+------------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+------------+----------+
; led          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_ba[0]    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ba[1]    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[0]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[1]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[2]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[3]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[4]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[5]  ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --       ;
; mem_addr[6]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[7]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[8]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[9]  ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --       ;
; mem_addr[10] ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[11] ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[12] ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cke[0]   ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cs_n[0]  ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ras_n    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cas_n    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_we_n     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_dm[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dm[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_odt[0]   ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_clk[0]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_clk_n[0] ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dq[0]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[1]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[2]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[3]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[4]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[5]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[6]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[7]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[8]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[9]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[10]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[11]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[12]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[13]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[14]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[15]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[0]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[1]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ext_clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; ext_rst_n    ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
+--------------+----------+---------------+---------------+-----------------------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; mem_clk[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; mem_clk_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0         ; 1302    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0         ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_test:u5_ddr2_test|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y18_N28     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_E15                ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_E15                ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_E16                ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2]                      ; FF_X36_Y8_N7           ; 91      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; LCCOMB_X23_Y6_N30      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max~0                                                                                                                                                           ; LCCOMB_X24_Y7_N8       ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[7]~10                                                                                                                                                                      ; LCCOMB_X24_Y11_N18     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~0                                                                                                                                                                              ; LCCOMB_X24_Y11_N24     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; LCCOMB_X24_Y11_N14     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0                                                                                                                                 ; LCCOMB_X16_Y4_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~11                                                                                                                                    ; LCCOMB_X17_Y4_N14      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                                                   ; LCCOMB_X17_Y4_N18      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_read~1                                                                                                                                                                ; LCCOMB_X19_Y6_N26      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; LCCOMB_X20_Y9_N6       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~4                                                                                                                              ; LCCOMB_X19_Y8_N0       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; LCCOMB_X18_Y8_N2       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~14                                                                                                                             ; LCCOMB_X20_Y9_N26      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~19                                                                                                                             ; LCCOMB_X19_Y8_N10      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]~7                                                                                                                             ; LCCOMB_X18_Y8_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~7                                                                                                                             ; LCCOMB_X18_Y3_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LCCOMB_X20_Y12_N18     ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|pulse_ram_output~3 ; LCCOMB_X17_Y13_N0      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LCCOMB_X24_Y10_N18     ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|_~10                                              ; LCCOMB_X23_Y10_N4      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|_~9                                               ; LCCOMB_X19_Y10_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|pulse_ram_output~4                                ; LCCOMB_X20_Y10_N16     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~16                                                                                                                                                             ; LCCOMB_X23_Y11_N6      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; LCCOMB_X29_Y3_N24      ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~14                                                                                                                         ; LCCOMB_X32_Y3_N2       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LCCOMB_X9_Y5_N24       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~41                                                                                                                                  ; LCCOMB_X7_Y7_N2        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~17                                                                                                                             ; LCCOMB_X9_Y5_N4        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LCCOMB_X9_Y6_N6        ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; LCCOMB_X24_Y11_N4      ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LCCOMB_X19_Y11_N14     ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; LCCOMB_X19_Y11_N28     ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LCCOMB_X19_Y11_N6      ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[1]~13                                                                                                    ; LCCOMB_X28_Y14_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~5                                                                         ; LCCOMB_X28_Y14_N10     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][0]~17                                                                        ; LCCOMB_X27_Y13_N26     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][2]~28                                                                        ; LCCOMB_X26_Y12_N24     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][1]~31                                                                        ; LCCOMB_X26_Y9_N22      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]~5                                                                          ; LCCOMB_X28_Y14_N0      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]~24                                                                         ; LCCOMB_X26_Y13_N10     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]~22                                                                         ; LCCOMB_X26_Y13_N4      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~23                                                                         ; LCCOMB_X26_Y12_N12     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; LCCOMB_X26_Y10_N6      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; LCCOMB_X26_Y10_N28     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; LCCOMB_X25_Y10_N22     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; LCCOMB_X25_Y10_N24     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; LCCOMB_X27_Y10_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; LCCOMB_X27_Y10_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; LCCOMB_X28_Y10_N0      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; LCCOMB_X28_Y10_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~20                                                                                             ; LCCOMB_X26_Y11_N26     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~6                                                                                           ; LCCOMB_X27_Y8_N12      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]~16                                                                                          ; LCCOMB_X28_Y7_N16      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~39                                                                                          ; LCCOMB_X27_Y11_N10     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~31                                                                                          ; LCCOMB_X30_Y7_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]~55                                                                                          ; LCCOMB_X30_Y8_N6       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~47                                                                                          ; LCCOMB_X28_Y11_N12     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                                                        ; LCCOMB_X28_Y9_N28      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~3                                                                                               ; LCCOMB_X26_Y11_N16     ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]~16                                                                                                                 ; LCCOMB_X29_Y12_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][2]~40                                                                                                                 ; LCCOMB_X29_Y12_N18     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][1]~41                                                                                                                 ; LCCOMB_X30_Y12_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][0]~42                                                                                                                 ; LCCOMB_X30_Y12_N0      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~43                                                                                                                 ; LCCOMB_X31_Y12_N26     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][0]~45                                                                                                                 ; LCCOMB_X31_Y13_N0      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~39                                                                                                                 ; LCCOMB_X25_Y12_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[3]~22                                                                                                             ; LCCOMB_X29_Y12_N0      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~12                                                                                                                       ; LCCOMB_X24_Y14_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~18                                                                                                                       ; LCCOMB_X24_Y14_N8      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][2]~50                                                                                                                       ; LCCOMB_X24_Y15_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~51                                                                                                                       ; LCCOMB_X25_Y15_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][0]~52                                                                                                                       ; LCCOMB_X25_Y15_N20     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][0]~53                                                                                                                       ; LCCOMB_X25_Y16_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][1]~54                                                                                                                       ; LCCOMB_X24_Y16_N16     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~49                                                                                                                       ; LCCOMB_X24_Y16_N14     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~17                                                                                                                           ; LCCOMB_X25_Y13_N6      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~1                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y8_N12      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~4                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y8_N2       ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                                                 ; LCCOMB_X5_Y6_N28       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                     ; FF_X28_Y2_N1           ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                                                    ; LCCOMB_X23_Y2_N2       ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|_~0                                                                                                                                            ; LCCOMB_X2_Y1_N30       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1]                                                                                                                                         ; PLL_1                  ; 2795    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2]                                                                                                                                         ; PLL_1                  ; 78      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3]                                                                                                                                         ; PLL_1                  ; 119     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4]                                                                                                                                         ; PLL_1                  ; 27      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|phasedone_state                                                                                                                                ; FF_X3_Y1_N5            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~LOCKED                                                                                                                                    ; PLL_1                  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll_internal_phasestep_reg                                                                                                                     ; FF_X1_Y1_N7            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                                                     ; FF_X34_Y1_N29          ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                   ; FF_X39_Y2_N5           ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                             ; FF_X23_Y2_N29          ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                    ; FF_X23_Y2_N25          ; 52      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                          ; FF_X28_Y1_N1           ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                                                    ; LCCOMB_X3_Y3_N10       ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                            ; LCCOMB_X1_Y1_N2        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                ; FF_X1_Y2_N23           ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                        ; FF_X28_Y1_N29          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                        ; FF_X28_Y1_N29          ; 2480    ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                  ; FF_X28_Y2_N25          ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y8_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y11_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y10_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y6_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y15_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y9_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N12   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y0_N12   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N5    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                         ; DDIOOECELL_X53_Y9_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                         ; DDIOOECELL_X53_Y12_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                          ; DDIOOECELL_X53_Y13_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[5]~1                                                                                                                                                                                                                       ; LCCOMB_X40_Y2_N0       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|always3~0                                                                                                                                                                                                                          ; LCCOMB_X35_Y4_N20      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                 ; FF_X21_Y10_N19         ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                               ; FF_X44_Y5_N21          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                     ; FF_X45_Y10_N5          ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                            ; LCCOMB_X47_Y9_N6       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                         ; FF_X49_Y9_N23          ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                           ; LCCOMB_X48_Y10_N20     ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                                                 ; LCCOMB_X44_Y4_N30      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                               ; LCCOMB_X43_Y6_N12      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                               ; LCCOMB_X43_Y6_N22      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                             ; LCCOMB_X50_Y4_N6       ; 9       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                      ; FF_X46_Y6_N9           ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                                                 ; LCCOMB_X43_Y6_N18      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state~38                                                                                                                                 ; LCCOMB_X45_Y6_N26      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[14]~17                                                                                                                   ; LCCOMB_X48_Y6_N14      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable~1                                                                                                                 ; LCCOMB_X44_Y6_N2       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[1]~11                                                                                                                ; LCCOMB_X50_Y4_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                 ; LCCOMB_X36_Y13_N16     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector70~2                                                                                                                             ; LCCOMB_X38_Y11_N2      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                                      ; FF_X47_Y7_N27          ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                           ; FF_X43_Y7_N25          ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~7                                                                                                                 ; LCCOMB_X45_Y8_N24      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]~4                                                                                                                 ; LCCOMB_X45_Y7_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                 ; LCCOMB_X41_Y7_N26      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[7]~2                                                                                                          ; LCCOMB_X38_Y5_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                         ; LCCOMB_X35_Y5_N4       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[3]~4                                                                                                                ; LCCOMB_X37_Y9_N0       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[7]~4                                                                                                                ; LCCOMB_X36_Y9_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[4]~4                                                                                                     ; LCCOMB_X36_Y11_N6      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                              ; FF_X36_Y7_N19          ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                   ; FF_X36_Y7_N5           ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                            ; LCCOMB_X38_Y12_N20     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]~0                                                                                                    ; LCCOMB_X38_Y3_N0       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]~9                                                                                                        ; LCCOMB_X40_Y13_N22     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                 ; FF_X39_Y10_N13         ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                              ; FF_X39_Y10_N23         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                         ; LCCOMB_X43_Y7_N20      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~10                                                                                                         ; LCCOMB_X43_Y10_N2      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~9                                                                                                          ; LCCOMB_X43_Y10_N4      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~20                                                                                               ; LCCOMB_X43_Y9_N10      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~22                                                                                               ; LCCOMB_X41_Y9_N18      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[4]~18                                                                                                 ; LCCOMB_X40_Y9_N24      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[4]~20                                                                                                 ; LCCOMB_X40_Y9_N26      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[4]~0                                                                                                      ; LCCOMB_X41_Y10_N24     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[1]~1                                                                                                ; LCCOMB_X39_Y9_N14      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                       ; FF_X40_Y8_N11          ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[53]~6                                                                                                      ; LCCOMB_X38_Y10_N2      ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                              ; FF_X41_Y5_N3           ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                   ; FF_X39_Y6_N9           ; 126     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]~0                                                                                                                      ; LCCOMB_X36_Y5_N0       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                                      ; LCCOMB_X38_Y7_N0       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                                             ; LCCOMB_X47_Y4_N8       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]~5                                                                                                           ; LCCOMB_X46_Y4_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]~9                                                                                                                ; LCCOMB_X46_Y5_N30      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                         ; FF_X46_Y3_N19          ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                              ; FF_X45_Y5_N29          ; 31      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                        ; LCCOMB_X47_Y6_N0       ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                                                                                                                                                                ; FF_X45_Y10_N21         ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                     ; FF_X29_Y6_N3           ; 3       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|LessThan0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y22_N30     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|LessThan1~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y22_N22     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y26_N8      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y26_N22     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y25_N28     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y24_N4      ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y31_N0      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y31_N2      ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X37_Y20_N17         ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y22_N0      ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y22_N6      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y20_N0      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y22_N0      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y22_N4      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y21_N6      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X35_Y21_N9          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X35_Y21_N5          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y21_N10     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y20_N0      ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y19_N22     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X38_Y19_N24     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y19_N2      ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X38_Y19_N6      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X41_Y20_N25         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X41_Y21_N13         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X37_Y20_N21         ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X38_Y19_N13         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X41_Y21_N0      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X40_Y21_N21         ; 29      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y19_N24     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y19_N10     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y19_N1          ; 31      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y19_N14     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y21_N28     ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y21_N28     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y22_N25         ; 1112    ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y21_N2      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y19_N30     ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y19_N12     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y23_N4      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y25_N0      ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                                         ; LCCOMB_X27_Y25_N20     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated|counter_reg_bit[4]~0                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y23_N6      ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y23_N12     ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y25_N2      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~10                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y20_N16     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~11                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y20_N2      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y19_N22     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~34                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y21_N30     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y21_N4      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y21_N14     ; 762     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; PLL_2                  ; 2153    ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; PLL_2                  ; 143     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; PLL_2                  ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                                                                                                       ; PLL_2                  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:u1_sys_ctrl|rst_r2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y33_N25         ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y33_N1          ; 360     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_nr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X25_Y33_N3          ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0   ; 1302    ; 13                                   ; Global Clock         ; GCLK0            ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_E15          ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_E16          ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] ; PLL_1            ; 2795    ; 233                                  ; Global Clock         ; GCLK3            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] ; PLL_1            ; 78      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] ; PLL_1            ; 119     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] ; PLL_1            ; 27      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                            ; LCCOMB_X3_Y3_N10 ; 6       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                ; FF_X28_Y1_N29    ; 2480    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                          ; FF_X28_Y2_N25    ; 24      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                        ; FF_X45_Y10_N21   ; 3       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                               ; FF_X34_Y22_N25   ; 1112    ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                               ; PLL_2            ; 2153    ; 2                                    ; Global Clock         ; GCLK8            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                               ; PLL_2            ; 143     ; 24                                   ; Global Clock         ; GCLK9            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                               ; PLL_2            ; 3       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sys_ctrl:u1_sys_ctrl|rst_r2                                                                                                                                                                                                                                                                                                                                                                         ; FF_X27_Y33_N25   ; 2       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_n                                                                                                                                                                                                                                                                                                                                                                      ; FF_X25_Y33_N1    ; 360     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                               ; 762     ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 252     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                                                                                                                                                                                                               ; 247     ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                   ; 126     ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2]                      ; 91      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]                                                                                                                                                  ; 82      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]                                                                                                                                                  ; 81      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]                                                                                                                                                  ; 81      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][0]                                                                                                                                                  ; 80      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][0]~16                                                                                                    ; 79      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; 71      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; 71      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|allocated_put_valid~0                                                                                                                                                         ; 70      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; 70      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; 67      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_reset_cdvw                                                                                                              ; 61      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]                                                                                                                                                                 ; 60      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ; 59      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_track                                                                                                              ; 56      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_reset                                                                                                                          ; 56      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[53]~6                                                                                                      ; 55      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_put~1                                                                                                  ; 53      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                    ; 52      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]~2                                                                                                             ; 49      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max                                                                                                                                                              ; 42      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[5]                                                                                                                                                                ; 42      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                                                                                                                        ; 40      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0]                                                                                                                                       ; 39      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_get                                                                                                     ; 38      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ctl_init_success                                                                                                                                                                   ; 38      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                                                        ; 37      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                        ; 37      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                                                        ; 37      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                         ; 37      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~1                                                                                           ; 37      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_program_cal_mrs                                                                                                                ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 34      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]                                                                                                        ; 34      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]                                                                                                        ; 34      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]                                                                                                        ; 34      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][0]                                                                                                        ; 34      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                                                                                          ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~34                                                                                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0                                                                               ; 32      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                              ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found                                                                                                           ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max~0                                                                                                                                                           ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                              ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~3                                                                                                                            ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                                   ; 31      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 30      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; 30      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~0                                                                                                                                                                                                                                                  ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                                                    ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 29      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector33~0                                                                                                                             ; 29      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                   ; 29      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; 29      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~2                                                                                           ; 29      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t                                                                                                             ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                                                        ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                           ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|burstcount_list_read                                                                                                   ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|itf_cmd_valid                                                                                                                                                                                                                                              ; 28      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_write_req                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                                                                    ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync                                                                                             ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                                                      ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_0                                                                                                                           ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                      ; 27      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_put~0                                                                                                                          ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 26      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~0_OTERM29                                                                                   ; 26      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_put                                                                             ; 26      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan0~2                                                                                                            ; 26      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                            ; 26      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~2                                                                                                          ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                                                                                                                                                             ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                      ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[0]                                                                                                             ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]                                                                                                                          ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                                                            ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]~4                                                                                           ; 25      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]~3                                                                                           ; 25      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 24      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                   ; 24      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[15]                                                                                                        ; 24      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_eq_0[0]                                                                                                                                                        ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 23      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                                                 ; 23      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_run_init_seq                                                                                                                   ; 23      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|stage_counter_zero                                                                                                                     ; 23      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[1]                                                                                                                                                                       ; 23      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                                                                                                                                                                                                        ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~3                                                                                               ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                       ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp                                                                                               ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~0                                                                                                                    ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[2]                                                                                                                                                                       ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[3]                                                                                                                                                                       ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][1]~2                                                                         ; 22      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1                                                                                                                                            ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                                                  ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                          ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]                                                                                                                          ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[1]~7                                                                                                                                                                              ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[2]~5                                                                                                                                                                              ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[3]~3                                                                                                                                                                              ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[0]~1                                                                                                                                                                              ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_read                                                                                                                                                                          ; 21      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|WideAnd0~0                                                                                                                                                                          ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~22                                                                                                                                                                                ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~10                                                                                                                         ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~8                                                                                                                          ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]~2                                                                                                ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]~0                                                                                                ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|cmd_gen_load                                                                                                                                                                        ; 20      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]                                                                                                          ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                 ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_1                                                                                                                           ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~11                                                                                                                         ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~9                                                                                                                          ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                                                             ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                                                             ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                                                             ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                                                             ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~0                                                                                                                                                                              ; 19      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[0]~1                                                                                                           ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|generate_wdata                                                                                                                           ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|arb_to_chip[1]~2                                                                                                                                                                    ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                     ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][1]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][3]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][2]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][0]                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|LessThan1~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|LessThan0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                                                                                                                                                                                           ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw                                                                                                 ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                    ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|process_10~0                                                                                                                             ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                 ; 17      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|q_b[0]                    ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                                              ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|WideOr0~0                                                                                                                                ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv                                                                                               ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                           ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_11                                                                                                                          ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0                                                                                                                                                                             ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_activate[0]                                                                                                                                                               ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full~1                                                                                            ; 16      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                              ; 16      ;
; ddr2_test:u5_ddr2_test|wr_cnt[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[14]~17                                                                                                                   ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|dgrb_state_proc~0                                                                                                                        ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_ones                                                                                                              ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Equal15~1                                                                                                                                ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_10                                                                                                                          ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                                                     ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge[0]                                                                                                                                                              ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                                               ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]                                                                                               ; 15      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|WideAnd1_OTERM27                                                                                                                                                                            ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                                                   ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_read~1                                                                                                                                                                ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_zeros                                                                                                             ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_idle                                                                                                                           ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[3]                                                                                                                                                                ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[3]~0                                                                                                                                                                      ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                             ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                             ; 14      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                                                             ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                                                                                                                                                                                                              ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~4                                                                                                                              ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~41                                                                                                                                  ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|Selector1~6                                                                                                                            ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax                                                                                                  ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~2                                                                                                                                                                           ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~14                                                                                                                         ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~13                                                                                                                         ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                             ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]                                                                                                                                                                   ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge_all[1]                                                                                                                                                          ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete~3                                                                                                                                                        ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_doing_write                                                                                                                                                                  ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                                               ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~2                                                                                               ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                                                             ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                             ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                             ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                             ; 13      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                                                             ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[1]~1                                                                                                ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]                                                                                                                        ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                                                        ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]                                                                                                         ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]~5                                                                                                        ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_idle                                                                                                      ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                                                 ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                         ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~6                                                                                                    ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                         ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp                                                                                          ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_access                                                                                                                         ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_wait_admin                                                                                                              ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[1]                                                                                                                                                                  ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~11                                                                                                         ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                                 ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|wd_lat[0]                                                                                                                                ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[2]                                                                                                                                                                    ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[1]                                                                                                                                                                    ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[0]                                                                                                                                                                    ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]                                                                                                                                                                  ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan33~0                                                                                                           ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_rdwr_data_valid                                                                                                                                                              ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                               ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                               ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                           ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                                                                             ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                             ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                             ; 12      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[7]                                                                                                              ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw                                                                                                ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~8                                                                                                                           ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat_setup                                                                                                        ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                                                                                                        ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_read_mtp                                                                                                                         ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                            ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|admin_req_extended                                                                                                                     ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_wd_lat                                                                                                              ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_01_pairs                                                                                                          ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_0011_step                                                                                                         ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat                                                                                            ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_topup_refresh_done                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_2                                                                                                                           ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_release_admin                                                                                                           ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~12               ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~1                                                                                                                                                                                                                                                  ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                                               ; 11      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]                                                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                                                                   ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                                                                             ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]~1                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[7]~10                                                                                                                                                                      ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|refresh_count[0]~13                                                                                                                    ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]                                                                                                                        ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]                                                                                                                        ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[6]                                                                                                            ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                              ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end                                                                                                                         ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~17                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_seek_cdvw                                                                                                               ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_idle                                                                                                                    ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_non_operational                                                                                                                  ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_adv_wd_lat                                                                                                         ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_refresh_done                                                                                                                   ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                           ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                                                                           ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req                                                                                                                       ; 10      ;
; ddr2_test:u5_ddr2_test|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[0]~1                                                                                                                                                                    ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]~55                                                                                          ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~47                                                                                          ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~39                                                                                          ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~31                                                                                          ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][3]~1                                                                                        ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]~16                                                                                          ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                                                        ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~6                                                                                           ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|WideOr3~11                                                                                                                                                                    ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter_load~0                                                                                                                                                            ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                              ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]                                                                                                                     ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]                                                                                                             ; 10      ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                                             ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~2                                                                                               ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.last_bit_value                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[15]~0                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_rdata_valid_align                                                                                                       ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_release_admin                                                                                                           ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|last_state.s_read_mtp                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_poa                                                                                                                              ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_rrp_sweep                                                                                                                        ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                                      ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_5                                                                                                                           ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_access_precharge                                                                                                               ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_idle                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][0]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][1]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][0]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][1]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[3]                                                                                                                                                                         ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][0]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][1]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[0]                                                                                                                                                               ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][0]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][1]                                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                           ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|int_act_grant[3]~0                                                                                                                                                                  ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|always88~1                                                                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                                  ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                                                   ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[7]                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_ac_ba~0                                                                                                                                                                        ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req                                                                                                                       ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_access_gnt                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal5~0                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal6~0                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[2]~3                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal7~0                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal4~0                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                          ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[3]                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~0                                                                                                                ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[2]                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[3]                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[0]                                                                                                                                                                                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~0                                                                                                                                            ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[4]                                                                                                                     ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]                                                                                                                     ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                                                     ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|q_b[1]                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|q_b[2]                    ; 9       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|q_b[3]                    ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]~5                                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[3]~22                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_s_clr                                                                                                                                                                                                                               ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[7]~2                                                                                                          ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_idle                                                                                                      ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[1]~11                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath                                                                                            ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~7                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]~7                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw                                                                                            ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase                                                                                              ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Equal7~1                                                                                                                                 ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][3]                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~46                                                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_read_mtp                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_ack                                                                                                                              ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                            ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_phy_initialise                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                                                                            ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[4]                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram                                                                                                                                     ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                               ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|WideOr48                                                                                                                               ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_access_act                                                                                                                     ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_4                                                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[1]                                                                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~31                                                                                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[0]                                                                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[12]                                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[10]                                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[11]                                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[8]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[9]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[6]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[7]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[4]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[5]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[2]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[3]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[0]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[1]                                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_cs_addr[0]                                                                                                                                                                    ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[0]                                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[0]                                                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]                                                                                                                                                   ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[3]~6                                                                                                              ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[1]                                                                                                                     ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[1]                                                                                                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[2]                                                                                                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[3]                                                                                                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[0]                                                                                                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|wd_lat[2]                                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|wd_lat[1]                                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[0]                                                                                                                                                     ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                                                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~1                                                                                                                ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][4]                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0                                                                                        ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Add9~16                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[8]~1                                                                                                                          ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[24]~0                                                                                                                         ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                     ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]                                                                                                                                                  ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                             ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                                                           ; 8       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[0]                                                                                                                                                          ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[3]~1_OTERM57                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|mimic_state.000                                                                                                                                                                                                                               ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase                                                                                                ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                 ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[7]                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase                                                                                                ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|stage_counter[9]~5                                                                                                                     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][2]                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[11]                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|WideOr56~0                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|refreshes_maxed                                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|access_complete                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_init_dram                                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_reset                                                                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|more_than_3_rd_to_wr                                                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid[0]                                                                                                                                                                                                                 ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                                                 ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|addr_cmd~43                                                                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[1]                                                                                                                   ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]                                                                                                                   ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|addr_cmd~25                                                                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|addr_cmd~21                                                                                                                            ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_7                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_refresh                                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_topup_refresh                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_12                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][0]                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[1][3]~72                                                                                                                                                                    ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[1]~8                                                                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~3                                                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[2]~6                                                                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~2                                                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[3][5]~32                                                                                                                                                                    ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[3]                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[3]~4                                                                                                                                                                          ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~1                                                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[0][4]~12                                                                                                                                                                    ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~0                                                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]                                                                                                        ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]                                                                                                                    ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~4                                                                                                                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                                                           ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]                                                                                                                                                                                    ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|usedw_is_1_dff     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|wd_lat[3]                                                                                                                                ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]                                                                                                   ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]                                                                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|ctl_init_success                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][1]~1                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]                                                                                                                                                                                     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                                                     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                                                     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                     ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]                                                                                                         ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][5]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_read_req                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[4]                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]                                                                                                                                                  ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]                                                                                                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]                                                                                             ; 7       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_remaining_samples~2                                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~20                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[5]~1                                                                                                                                                                                                                       ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[3]~1                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~22                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~20                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[4]~20                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[4]~18                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[8]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector70~2                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[4]~0                                                                                                      ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~10                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~9                                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[7]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]~9                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]~2                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[9]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~14                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~19                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[3]~4                                                                                                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~1                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.found_a_good_edge                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Equal11~1                                                                                                                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Equal11~0                                                                                                                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy                                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[0]                                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]                                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[0]                                                                                                                     ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|stage_counter[0]                                                                                                                       ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[1]                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~11                                                                                                                                    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_test_phases                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_poa_cal                                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[4]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|flag_done_timeout                                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|flag_ack_timeout                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|last_state.s_operational                                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|process_12~3                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state~37                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|Selector3~5                                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_cal                                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|Equal1~1                                                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[0]                                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector187~0                                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|WideOr56                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state.s_dummy_wait                                                                                                                     ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|WideOr36                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|WideNor0~0                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_13                                                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_9                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_6                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[2]                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]                                                                                                                                                                 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_precharge[0]                                                                                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[0]                                                                                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]                                                                                                                    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|addr_cmd[0].ras_n                                                                                                                      ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|ctl_init_fail                                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal9~0                                                                                                                                                                                    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]                                                                                                                                                                                    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal10~0                                                                                                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal11~0                                                                                                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal8~0                                                                                                                                                                                    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[2]                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~8                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[14]                                                                                                        ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|pulse_ram_output~3 ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|wrreq_delaya[1]    ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                                   ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0~1                                                                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0~0                                                                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~1                                                                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~0                                                                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|wd_lat[4]                                                                                                                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                                                     ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|pulse_ram_output~4                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[1]                                                                                                                                                                                                                           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|data_pass                                                                                                                                                                                                                                                  ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|full_dff           ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address_blocked                                                                                          ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[4]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[5]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[6]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[1]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[2]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[3]                                                                                                              ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[3]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[2]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[0]                                                                                                            ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]                                                                                                                                ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due                                                                                                                      ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                                               ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                             ; 6       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[1]                                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated|counter_reg_bit[4]~0                                                                                                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|Selector277~0_OTERM91                                                                                                                  ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|stage_counter[9]~0_OTERM77                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[2]~2_OTERM49                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[1]~3_OTERM47                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[0]~0_OTERM45                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]~59                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][5]~58                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]~57                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~56                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[3]~0                                                                                                                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[1]                                                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|Equal0~0                                                                                                                                                                                                                                      ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]                                                                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|mimic_state.001                                                                                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[3]~0                                                                                                            ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]~3                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[3]~1                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath                                                                                       ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[4]~4                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|rsc_proc~0                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_chkd_all_dq_pins                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[0]                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~2                                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc                                                                                                 ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_next_phase                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                 ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector25~1                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[1]                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[0]                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][1]                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~43                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]~9                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_err                                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[2]                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~7                                                                                                                 ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd_state~1                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_relax                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_adv_wr_lat                                                                                                                       ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking_setup                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state~24                                                                                                                            ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state~19                                                                                                                            ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_req~0                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                                                                                                       ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|WideOr35~1                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_prep_customer_mr_setup                                                                                                           ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_was                                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_write_mtp                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_write_btp                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_prog_cal_mr                                                                                                                      ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_done                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|addr_cmd~42                                                                                                                            ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|Selector261~7                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]~9                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_0011_step                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_wlat                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_ones                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat                                                                                       ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|Selector277~1                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|state~35                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state.s_3                                                                                                                           ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~67                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[1]                                                                                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]~61                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~53                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[2][5]~51                                                                                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[2][5]~47                                                                                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][5]~47                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~39                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][5]~33                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~23                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[0]                                                                                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][5]~16                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[0]~1                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter~0                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[2]~5                                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][0]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[1]~3                                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[0]~1                                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[3]                                                                                                                                                                                  ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][0]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[3]~2                                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[2]~1                                                                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|arb_size[3]                                                                                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[0]                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|LessThan6~0                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][1]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][0]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][1]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[3]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[0]                                                                                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|rd_req[2]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|rd_req[1]                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]                                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]                                                                                                  ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[2][0]                                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]                                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep|counter_reg_bit[0]                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|phasedone_state                                                                                                                                ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                            ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][0]                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[1]~5                                                                                                                                                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]                                                                                                                                                                             ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[0]                                                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|usedw_is_2_dff     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~0                                                                                                                                                               ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[2]                                                                                                                                                     ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|wrreq_delaya[1]                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|usedw_is_1_dff                                    ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[2]                                                                                                                                                                                                                           ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[0]                                                                                                                                                                                                                           ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_refresh[1]                                                                                                                                                                ; 5       ;
; ddr2_test:u5_ddr2_test|LessThan2~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|ram_address_a[9]                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 5       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 33           ; 256          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 8448   ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X22_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 192    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1    ; None ; M9K_X22_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X22_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None ; M9K_X33_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X33_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None ; M9K_X33_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1    ; None ; M9K_X33_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X33_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X22_Y27_N0, M9K_X22_Y26_N0, M9K_X22_Y25_N0, M9K_X22_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X22_Y32_N0, M9K_X22_Y31_N0, M9K_X22_Y28_N0, M9K_X22_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 246          ; 1024         ; 246          ; yes                    ; no                      ; yes                    ; no                      ; 251904 ; 1024                        ; 246                         ; 1024                        ; 246                         ; 251904              ; 28   ; None ; M9K_X22_Y21_N0, M9K_X22_Y20_N0, M9K_X22_Y19_N0, M9K_X22_Y17_N0, M9K_X33_Y17_N0, M9K_X33_Y14_N0, M9K_X33_Y15_N0, M9K_X33_Y27_N0, M9K_X33_Y24_N0, M9K_X33_Y28_N0, M9K_X33_Y22_N0, M9K_X33_Y20_N0, M9K_X33_Y18_N0, M9K_X33_Y19_N0, M9K_X33_Y25_N0, M9K_X22_Y23_N0, M9K_X22_Y22_N0, M9K_X22_Y18_N0, M9K_X22_Y15_N0, M9K_X22_Y16_N0, M9K_X33_Y16_N0, M9K_X33_Y23_N0, M9K_X33_Y26_N0, M9K_X22_Y29_N0, M9K_X22_Y33_N0, M9K_X33_Y29_N0, M9K_X33_Y30_N0, M9K_X33_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 11,030 / 71,559 ( 15 % ) ;
; C16 interconnects     ; 90 / 2,597 ( 3 % )       ;
; C4 interconnects      ; 4,614 / 46,848 ( 10 % )  ;
; Direct links          ; 2,647 / 71,559 ( 4 % )   ;
; Global clocks         ; 17 / 20 ( 85 % )         ;
; Local interconnects   ; 6,199 / 24,624 ( 25 % )  ;
; R24 interconnects     ; 160 / 2,496 ( 6 % )      ;
; R4 interconnects      ; 5,689 / 62,424 ( 9 % )   ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.73) ; Number of LABs  (Total = 760) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 33                            ;
; 2                                           ; 26                            ;
; 3                                           ; 23                            ;
; 4                                           ; 14                            ;
; 5                                           ; 10                            ;
; 6                                           ; 13                            ;
; 7                                           ; 10                            ;
; 8                                           ; 12                            ;
; 9                                           ; 11                            ;
; 10                                          ; 17                            ;
; 11                                          ; 29                            ;
; 12                                          ; 27                            ;
; 13                                          ; 35                            ;
; 14                                          ; 51                            ;
; 15                                          ; 92                            ;
; 16                                          ; 357                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 760) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 599                           ;
; 1 Clock                            ; 554                           ;
; 1 Clock enable                     ; 215                           ;
; 1 Sync. clear                      ; 25                            ;
; 1 Sync. load                       ; 19                            ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 31                            ;
; 2 Clocks                           ; 175                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.31) ; Number of LABs  (Total = 760) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 9                             ;
; 2                                            ; 26                            ;
; 3                                            ; 8                             ;
; 4                                            ; 19                            ;
; 5                                            ; 2                             ;
; 6                                            ; 22                            ;
; 7                                            ; 3                             ;
; 8                                            ; 12                            ;
; 9                                            ; 4                             ;
; 10                                           ; 11                            ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 11                            ;
; 14                                           ; 16                            ;
; 15                                           ; 16                            ;
; 16                                           ; 27                            ;
; 17                                           ; 20                            ;
; 18                                           ; 28                            ;
; 19                                           ; 24                            ;
; 20                                           ; 42                            ;
; 21                                           ; 39                            ;
; 22                                           ; 50                            ;
; 23                                           ; 34                            ;
; 24                                           ; 53                            ;
; 25                                           ; 40                            ;
; 26                                           ; 43                            ;
; 27                                           ; 39                            ;
; 28                                           ; 47                            ;
; 29                                           ; 34                            ;
; 30                                           ; 29                            ;
; 31                                           ; 11                            ;
; 32                                           ; 28                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.31) ; Number of LABs  (Total = 760) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 68                            ;
; 2                                               ; 75                            ;
; 3                                               ; 79                            ;
; 4                                               ; 95                            ;
; 5                                               ; 61                            ;
; 6                                               ; 60                            ;
; 7                                               ; 69                            ;
; 8                                               ; 49                            ;
; 9                                               ; 30                            ;
; 10                                              ; 41                            ;
; 11                                              ; 31                            ;
; 12                                              ; 24                            ;
; 13                                              ; 29                            ;
; 14                                              ; 18                            ;
; 15                                              ; 9                             ;
; 16                                              ; 13                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.51) ; Number of LABs  (Total = 760) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 32                            ;
; 3                                            ; 49                            ;
; 4                                            ; 34                            ;
; 5                                            ; 32                            ;
; 6                                            ; 36                            ;
; 7                                            ; 40                            ;
; 8                                            ; 54                            ;
; 9                                            ; 43                            ;
; 10                                           ; 31                            ;
; 11                                           ; 41                            ;
; 12                                           ; 33                            ;
; 13                                           ; 26                            ;
; 14                                           ; 32                            ;
; 15                                           ; 34                            ;
; 16                                           ; 15                            ;
; 17                                           ; 20                            ;
; 18                                           ; 23                            ;
; 19                                           ; 24                            ;
; 20                                           ; 26                            ;
; 21                                           ; 28                            ;
; 22                                           ; 23                            ;
; 23                                           ; 15                            ;
; 24                                           ; 11                            ;
; 25                                           ; 12                            ;
; 26                                           ; 8                             ;
; 27                                           ; 15                            ;
; 28                                           ; 2                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 6                             ;
; 33                                           ; 3                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces   ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 46           ; 43           ; 46           ; 0            ; 20           ; 50        ; 46           ; 0            ; 50        ; 50        ; 0            ; 43           ; 0            ; 0            ; 2            ; 0            ; 43           ; 2            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 45           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 7            ; 4            ; 50           ; 30           ; 0         ; 4            ; 50           ; 0         ; 0         ; 50           ; 7            ; 50           ; 50           ; 48           ; 50           ; 7            ; 48           ; 50           ; 50           ; 50           ; 7            ; 50           ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cke[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cs_n[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ras_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cas_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_we_n            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_odt[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk_n[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ext_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                         ; Destination Clock(s)                                                                                                                                                                                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                         ; 521.2             ;
; u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0],u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; 44.2              ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                         ; 30.9              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                        ; Destination Register                                   ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]    ; 3.592             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_read_req                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]     ; 3.590             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[10]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]      ; 3.130             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[12]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]      ; 3.125             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[14]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; 3.069             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[6]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]  ; 3.066             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_ready_r2                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]    ; 3.062             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_write_req                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]  ; 3.015             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[17]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]      ; 2.947             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[11]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]      ; 2.941             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[8]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[5]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]     ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[29]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[27]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[26]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[24]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[216] ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[23]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[22]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]  ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[21]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[20]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[16]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[15]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]     ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[14]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]  ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[13]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[12]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[203] ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]    ; 2.940             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[10]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]      ; 2.937             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[31]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]    ; 2.934             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[8]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]     ; 2.932             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[18]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]     ; 2.882             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[15]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]      ; 2.880             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[14]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; 2.816             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[6]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]  ; 2.810             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]     ; 2.801             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[10]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[201] ; 2.801             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[12]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]      ; 2.765             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[7]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]    ; 2.763             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[4]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]    ; 2.763             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[19]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]  ; 2.763             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[11]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[202] ; 2.763             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[7]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]     ; 2.739             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[7]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]     ; 2.696             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[13]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]      ; 2.694             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[9]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]     ; 2.687             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[11]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]      ; 2.687             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[13]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]      ; 2.652             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[18]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[209] ; 2.633             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[8]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]     ; 2.627             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[17]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]      ; 2.593             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[19]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]     ; 2.586             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[23]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]     ; 2.574             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[18]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]     ; 2.559             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[19]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]     ; 2.548             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[17]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]    ; 2.542             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[30]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]    ; 2.541             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]    ; 2.541             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[6]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]    ; 2.538             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[25]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]  ; 2.536             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[23]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]     ; 2.531             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[16]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]      ; 2.489             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[21]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; 2.487             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[20]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]     ; 2.487             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[9]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]    ; 2.466             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[15]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]      ; 2.464             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[28]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]    ; 2.461             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[9]                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]     ; 2.448             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[22]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; 2.440             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[22]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; 2.396             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]      ; 2.392             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]    ; 2.273             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.250             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]    ; 2.244             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.238             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[16]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]      ; 2.228             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[21]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; 2.174             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[20]                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]     ; 2.174             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.170             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]    ; 2.168             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.149             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]    ; 2.141             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]    ; 2.121             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.118             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.110             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.034             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 2.024             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]    ; 1.999             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]    ; 1.972             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 1.971             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 1.958             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161] ; 1.950             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161] ; 1.939             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]    ; 1.927             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]    ; 1.925             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]    ; 1.924             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]    ; 1.919             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]    ; 1.919             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]    ; 1.918             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]    ; 1.908             ;
; hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]    ; 1.891             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C8 for design "hsc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] port
Info (15535): Implemented PLL "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (15535): Implemented PLL "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4] port
Info (15535): Implemented PLL "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] port
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_28l3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_3mj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_glj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hsc.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at hsc.sdc(100): fx3_a[0] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_a[1] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[0] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[10] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[11] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[12] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[13] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[14] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[15] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[16] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[17] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[18] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[19] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[1] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[20] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[21] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[22] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[23] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[24] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[25] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[26] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[27] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[28] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[29] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[2] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[30] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[31] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[3] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[4] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[5] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[6] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[7] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[8] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_db[9] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_pktend_n could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_slcs_n could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_sloe_n could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_slrd_n could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(100): fx3_slwr_n could not be matched with a port
Warning (332049): Ignored set_max_delay at hsc.sdc(100): Argument <to> is an empty collection
    Info (332050): set_max_delay -to [get_ports {fx3_db[31] fx3_a[0] fx3_a[1] fx3_db[0] fx3_db[1] fx3_db[2] fx3_db[3] fx3_db[4] fx3_db[5] fx3_db[6] fx3_db[7] fx3_db[8] fx3_db[9] fx3_db[10] fx3_db[11] fx3_db[12] fx3_db[13] fx3_db[14] fx3_db[15] fx3_db[16] fx3_db[17] fx3_db[18] fx3_db[19] fx3_db[20] fx3_db[21] fx3_db[22] fx3_db[23] fx3_db[24] fx3_db[25] fx3_db[26] fx3_db[27] fx3_db[28] fx3_db[29] fx3_db[30] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n}] 12.000
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[0] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[10] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[11] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[12] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[13] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[14] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[15] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[16] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[17] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[18] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[19] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[1] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[20] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[21] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[22] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[23] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[24] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[25] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[26] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[27] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[28] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[29] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[2] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[30] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[31] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[3] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[4] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[5] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[6] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[7] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[8] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_db[9] could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_flaga could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_flagb could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_flagc could not be matched with a port
Warning (332174): Ignored filter at hsc.sdc(101): fx3_flagd could not be matched with a port
Warning (332049): Ignored set_max_delay at hsc.sdc(101): Argument <from> is an empty collection
    Info (332050): set_max_delay -from [get_ports {fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db[31] fx3_db[0] fx3_db[1] fx3_db[2] fx3_db[3] fx3_db[4] fx3_db[5] fx3_db[6] fx3_db[7] fx3_db[8] fx3_db[9] fx3_db[10] fx3_db[11] fx3_db[12] fx3_db[13] fx3_db[14] fx3_db[15] fx3_db[16] fx3_db[17] fx3_db[18] fx3_db[19] fx3_db[20] fx3_db[21] fx3_db[22] fx3_db[23] fx3_db[24] fx3_db[25] fx3_db[26] fx3_db[27] fx3_db[28] fx3_db[29] fx3_db[30]}] 7.000
Warning (332174): Ignored filter at hsc.sdc(102): u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332174): Ignored filter at hsc.sdc(102): fx3_pclk could not be matched with a port
Warning (332049): Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection
    Info (332050): set_max_delay -from [get_clocks {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1]}] -to [get_ports {fx3_pclk}] 5
Warning (332049): Ignored set_max_delay at hsc.sdc(102): Argument <to> is an empty collection
Warning (332049): Ignored set_min_delay at hsc.sdc(108): Argument <to> is an empty collection
    Info (332050): set_min_delay -to [get_ports {fx3_db[31] fx3_a[0] fx3_a[1] fx3_db[0] fx3_db[1] fx3_db[2] fx3_db[3] fx3_db[4] fx3_db[5] fx3_db[6] fx3_db[7] fx3_db[8] fx3_db[9] fx3_db[10] fx3_db[11] fx3_db[12] fx3_db[13] fx3_db[14] fx3_db[15] fx3_db[16] fx3_db[17] fx3_db[18] fx3_db[19] fx3_db[20] fx3_db[21] fx3_db[22] fx3_db[23] fx3_db[24] fx3_db[25] fx3_db[26] fx3_db[27] fx3_db[28] fx3_db[29] fx3_db[30] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n}] 9.000
Warning (332049): Ignored set_min_delay at hsc.sdc(109): Argument <from> is an empty collection
    Info (332050): set_min_delay -from [get_ports {fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db[31] fx3_db[0] fx3_db[1] fx3_db[2] fx3_db[3] fx3_db[4] fx3_db[5] fx3_db[6] fx3_db[7] fx3_db[8] fx3_db[9] fx3_db[10] fx3_db[11] fx3_db[12] fx3_db[13] fx3_db[14] fx3_db[15] fx3_db[16] fx3_db[17] fx3_db[18] fx3_db[19] fx3_db[20] fx3_db[21] fx3_db[22] fx3_db[23] fx3_db[24] fx3_db[25] fx3_db[26] fx3_db[27] fx3_db[28] fx3_db[29] fx3_db[30]}] 4.000
Warning (332049): Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection
    Info (332050): set_min_delay -from [get_clocks {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1]}] -to [get_ports {fx3_pclk}] 3
Warning (332049): Ignored set_min_delay at hsc.sdc(110): Argument <to> is an empty collection
Info (332104): Reading SDC File: 'ip_core/DDR2/ddr2_controller_example_top.sdc'
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf"]
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "test_complete"]
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"]
Info (332104): Reading SDC File: 'ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc'
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side.
Warning (332049): Ignored create_clock at ddr2_controller_phy_ddr_timing.sdc(109): Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -period $::t(inclk_period) $pll_ref_clk
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]} {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side.
Warning (332049): Ignored create_clock at ddr2_controller_phy_ddr_timing.sdc(137): Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -period $::t(inclk_period) $resync_pll_ref_clk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out  from: muxsel  to: dataout
    Info (332098): Cell: u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 55 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   40.000   SYSTEM_CLK
    Info (332111):   40.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   11.973 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_rise
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_rise
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS
    Info (332111):    5.988 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[0]
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_dqsout_mem_dqs[1]
    Info (332111):    5.988 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_1
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_2
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_3
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_4
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_5
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_6
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_7
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_8
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_9
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_10
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_11
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_12
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_13
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_14
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_15
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_16
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_17
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_18
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_19
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_20
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_21
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_22
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_23
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_24
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_25
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_26
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_27
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_28
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_29
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_30
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_31
    Info (332111):    5.986 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_32
    Info (332111):    5.988 u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_mem_clk[0]_mimic_launch_clock
Info (176353): Automatically promoted node ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info (176353): Automatically promoted node ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|sys_rst_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0
        Info (176357): Destination node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|_~0
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|rst_r2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[0]" is constrained to location PIN R6 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[1]" is constrained to location PIN L7 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X5_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[2]" is constrained to location PIN N5 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X7_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[3]" is constrained to location PIN M6 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[4]" is constrained to location PIN R7 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[5]" is constrained to location PIN R5 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[6]" is constrained to location PIN L8 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X5_Y0_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[7]" is constrained to location PIN N6 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X53_Y9_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[8]" is constrained to location PIN N15 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X53_Y12_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[9]" is constrained to location PIN K16 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X53_Y8_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[10]" is constrained to location PIN R16 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X53_Y11_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[11]" is constrained to location PIN L16 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X53_Y10_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[12]" is constrained to location PIN L13 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X53_Y6_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[13]" is constrained to location PIN P15 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X53_Y15_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[14]" is constrained to location PIN J14 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X53_Y9_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[15]" is constrained to location PIN N16 to improve DDIO timing
    Info (176467): Node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info (176467): Node "mem_clk[0]~input" is constrained to location IOIBUF_X45_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_clk[0]" is constrained to location PIN T14 to improve DDIO timing
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (176233): Starting register packing
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (176235): Finished register packing
    Extra Info (176218): Packed 19 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Critical Warning (165010): altmemphy pin placement has critical warnings
    Critical Warning (165040): The DQS pin "mem_dqs[0]" has a frequency of 167.0 MHz which is not supported at location PIN M7
        Info (165017): Location PIN M7 can support a maximum DQS frequency of 125.0 MHz
    Critical Warning (165040): The DQS pin "mem_dqs[1]" has a frequency of 167.0 MHz which is not supported at location PIN K15
        Info (165017): Location PIN K15 can support a maximum DQS frequency of 125.0 MHz
Warning (15055): PLL "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" is driven by sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]~clkctrl which is OUTCLK output port of Clock control block type node sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]~clkctrl
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "fx3_a[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_a[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_db[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_flaga" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_flagb" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_flagc" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_flagd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_pclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_pktend_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_slcs_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_sloe_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_slrd_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fx3_slwr_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_rxclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_rxclk(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_rxdb" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_rxdb(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_txclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_txclk(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_txdb" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvds_txdb(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsclk(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[0](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[1](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lvdsdb[2](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_rx" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_tx" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vdb[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vhref" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vpclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vscl" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vsda" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vvsync" is assigned to location or region, but does not exist in design
    Warning (15706): Node "vxclk" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:16
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:16
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:27
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.26 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 18.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ext_clk uses I/O standard 3.3-V LVTTL at E15
    Info (169178): Pin ext_rst_n uses I/O standard 3.3-V LVTTL at E16
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mem_clk[0] has a permanently enabled output enable
    Info (169065): Pin mem_clk_n[0] has a permanently enabled output enable
Info (144001): Generated suppressed messages file D:/gitwork/FPFA_EXC/hsc_ex9/output_files/hsc.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 1237 megabytes
    Info: Processing ended: Fri Jul 26 18:25:30 2019
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:02:01


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/gitwork/FPFA_EXC/hsc_ex9/output_files/hsc.fit.smsg.


