#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  9 21:46:13 2018
# Process ID: 14256
# Current directory: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.runs/synth_1/main.vds
# Journal file: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 389.805 ; gain = 99.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:3]
INFO: [Synth 8-638] synthesizing module 'keyboardIN' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:69]
INFO: [Synth 8-256] done synthesizing module 'keyboardIN' (1#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:69]
INFO: [Synth 8-638] synthesizing module 'bcdToSeven' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:139]
INFO: [Synth 8-256] done synthesizing module 'bcdToSeven' (2#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:139]
INFO: [Synth 8-638] synthesizing module 'clkDivider' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:327]
INFO: [Synth 8-256] done synthesizing module 'clkDivider' (3#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:327]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:170]
INFO: [Synth 8-256] done synthesizing module 'VGA' (4#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:2]
WARNING: [Synth 8-567] referenced signal 'seg0' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:46]
WARNING: [Synth 8-567] referenced signal 'seg1' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:46]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:3]
WARNING: [Synth 8-3917] design main has port an2 driven by constant 1
WARNING: [Synth 8-3917] design main has port an3 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.695 ; gain = 151.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.695 ; gain = 151.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 780.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 780.227 ; gain = 489.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 780.227 ; gain = 489.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 780.227 ; gain = 489.559
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "strobesignal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:170]
INFO: [Synth 8-5546] ROM "blackout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "G" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "G" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element movecount_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:167]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'ysize_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'xsize_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 780.227 ; gain = 489.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 12    
	   5 Input     21 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 65    
	   4 Input     12 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 12    
	  13 Input      3 Bit        Muxes := 4     
	  13 Input      2 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module keyboardIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clkDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 12    
	   5 Input     21 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 65    
	   4 Input     12 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 12    
	  13 Input      3 Bit        Muxes := 4     
	  13 Input      2 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "blackout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "G" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element movecount_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_VGA.v:167]
INFO: [Synth 8-5546] ROM "key/strobesignal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element key/counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:112]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.srcs/sources_1/new/L5_keyboard.v:35]
WARNING: [Synth 8-3917] design main has port an2 driven by constant 1
WARNING: [Synth 8-3917] design main has port an3 driven by constant 1
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[11]' (LD) to 'nolabel_line30/ysize_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[10]' (LD) to 'nolabel_line30/ysize_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[0]' (LD) to 'nolabel_line30/xsize_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[1]' (LD) to 'nolabel_line30/ysize_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[2]' (LD) to 'nolabel_line30/ysize_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[3]' (LD) to 'nolabel_line30/xsize_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[4]' (LD) to 'nolabel_line30/ysize_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[5]' (LD) to 'nolabel_line30/xsize_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[6]' (LD) to 'nolabel_line30/ysize_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[7]' (LD) to 'nolabel_line30/ysize_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[8]' (LD) to 'nolabel_line30/ysize_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[9]' (LD) to 'nolabel_line30/ysize_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[10]' (LD) to 'nolabel_line30/ysize_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/ysize_reg[11]' (LD) to 'nolabel_line30/xsize_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[8]' (LD) to 'nolabel_line30/xsize_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[9]' (LD) to 'nolabel_line30/xsize_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line30/xsize_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[1]' (LD) to 'nolabel_line30/xsize_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[2]' (LD) to 'nolabel_line30/xsize_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[4]' (LD) to 'nolabel_line30/xsize_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/xsize_reg[6]' (LD) to 'nolabel_line30/xsize_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line30/xsize_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line30/newkey_reg )
INFO: [Synth 8-3886] merging instance 'nolabel_line30/B_reg[1]' (FDR) to 'nolabel_line30/B_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/G_reg[0]' (FDR) to 'nolabel_line30/G_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/G_reg[1]' (FDR) to 'nolabel_line30/G_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/R_reg[0]' (FDR) to 'nolabel_line30/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/blackout_reg[0]' (FDE) to 'nolabel_line30/blackout_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/R_reg[1]' (FDR) to 'nolabel_line30/R_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/blackout_reg[1]' (FDE) to 'nolabel_line30/blackout_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line30/blackout_reg[2]' (FDE) to 'nolabel_line30/blackout_reg[3]'
WARNING: [Synth 8-3332] Sequential element (key/shiftreg_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (key/shiftreg_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (key/shiftreg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/newkey_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/xsize_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/xsize_reg[7]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1049.820 ; gain = 759.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1125.371 ; gain = 834.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1125.965 ; gain = 835.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/orient_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line30/speed_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | key/shiftreg_reg[10] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    57|
|3     |LUT1   |    10|
|4     |LUT2   |    93|
|5     |LUT3   |    92|
|6     |LUT4   |    81|
|7     |LUT5   |   135|
|8     |LUT6   |   133|
|9     |SRL16E |     1|
|10    |FDRE   |   169|
|11    |LD     |     2|
|12    |IBUF   |    11|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   814|
|2     |  key            |keyboardIN |   385|
|3     |  nolabel_line29 |clkDivider |     6|
|4     |  nolabel_line30 |VGA        |   337|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1155.945 ; gain = 526.746
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1155.945 ; gain = 865.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1155.945 ; gain = 877.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab5/EE460M_Lab5/EE460M_Lab5.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1155.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  9 21:48:07 2018...
