// Seed: 3965182856
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output wire id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8
);
  assign id_5 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd47
) (
    input tri module_1,
    input uwire id_1,
    input supply1 _id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input wand id_6
);
  logic [-1 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_5,
      id_1,
      id_4,
      id_3,
      id_6,
      id_5
  );
  always @(posedge 1) id_8 = id_6;
  if ((id_8++) == 1'b0) logic [id_2 : 1] id_9 = -1;
endmodule
