Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:12:11 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller/post_imp_drc.rpt
| Design       : boundcontroller
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: boundcontroller
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 22
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 21         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net bcvalid_reg_i_2_n_0 is a gated clock net sourced by a combinational pin bcvalid_reg_i_2/O, cell bcvalid_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net enablenear_reg_i_1_n_0 is a gated clock net sourced by a combinational pin enablenear_reg_i_1/O, cell enablenear_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net next_state__0 is a gated clock net sourced by a combinational pin FSM_onehot_next_state_reg[19]_i_2/O, cell FSM_onehot_next_state_reg[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net raygroupwe_reg_i_2_n_0 is a gated clock net sourced by a combinational pin raygroupwe_reg_i_2/O, cell raygroupwe_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net temp_addr_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_addr_reg[11]_i_2/O, cell temp_addr_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net temp_addrind_reg[9]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_addrind_reg[9]_i_2/O, cell temp_addrind_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net temp_addrindvalid_reg_i_1_n_0 is a gated clock net sourced by a combinational pin temp_addrindvalid_reg_i_1/O, cell temp_addrindvalid_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net temp_count_reg[13]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_count_reg[13]_i_2/O, cell temp_count_reg[13]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net temp_cts_reg_i_2_n_0 is a gated clock net sourced by a combinational pin temp_cts_reg_i_2/O, cell temp_cts_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net temp_hitmask_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin temp_hitmask_reg[0]_i_1/O, cell temp_hitmask_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net temp_lack_reg_i_2_n_0 is a gated clock net sourced by a combinational pin temp_lack_reg_i_2/O, cell temp_lack_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net temp_maskcount_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_maskcount_reg[1]_i_2/O, cell temp_maskcount_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net temp_passCTSout_reg_i_2_n_0 is a gated clock net sourced by a combinational pin temp_passCTSout_reg_i_2/O, cell temp_passCTSout_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net temp_startAddr_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_startAddr_reg[11]_i_2/O, cell temp_startAddr_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net temp_subcount_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_subcount_reg[1]_i_2/O, cell temp_subcount_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net temp_t1_reg[31]_i_1_n_0 is a gated clock net sourced by a combinational pin temp_t1_reg[31]_i_1/O, cell temp_t1_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net temp_tladdr_reg[17]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_tladdr_reg[17]_i_2/O, cell temp_tladdr_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net temp_tladdrvalid_reg_i_2_n_0 is a gated clock net sourced by a combinational pin temp_tladdrvalid_reg_i_2/O, cell temp_tladdrvalid_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net temp_triDatalatch_reg[63]_i_1_n_0 is a gated clock net sourced by a combinational pin temp_triDatalatch_reg[63]_i_1/O, cell temp_triDatalatch_reg[63]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net temp_triID_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin temp_triID_reg[15]_i_2/O, cell temp_triID_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net temp_triIDvalid_reg_i_2_n_0 is a gated clock net sourced by a combinational pin temp_triIDvalid_reg_i_2/O, cell temp_triIDvalid_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


