Flow report for lab5
Wed Mar 21 10:25:42 2018
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Mar 21 10:25:42 2018       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; lab5                                        ;
; Top-level Entity Name              ; control                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 108 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 107 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 5 / 114,480 ( < 1 % )                       ;
; Total registers                    ; 5                                           ;
; Total pins                         ; 65 / 529 ( 12 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/21/2018 10:00:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab5                ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                         ;
+-------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                               ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 203178703705573.152164085029321                     ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                 ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/student1/mbhagat/coe608/lab5/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                           ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                  ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                   ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                            ; --            ; control     ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                               ; --            ; control     ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                              ; --            ; control     ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                        ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; control                                             ; lab5          ; --          ; --             ;
+-------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 906 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:20     ; 1.6                     ; 1363 MB             ; 00:00:26                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 766 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 883 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 899 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1002 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1002 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1000 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 994 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1000 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 994 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 989 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 996 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1000 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 989 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 994 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1001 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 996 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 989 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 994 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 989 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1011 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 989 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 994 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1000 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1001 MB             ; 00:00:01                           ;
; Total                     ; 00:00:54     ; --                      ; --                  ; 00:00:58                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                  ;
+---------------------------+---------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname    ; OS Name          ; OS Version ; Processor type ;
+---------------------------+---------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Fitter                    ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Assembler                 ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; TimeQuest Timing Analyzer ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rondo.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
+---------------------------+---------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5
quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5
quartus_sta lab5 -c lab5
quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/modelsim/ControlWaveform.vwf.vt
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveformUpdate.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveformUpdate.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab5 -c lab5 --vector_source=/home/student1/mbhagat/coe608/lab5/ControlWaveformUpdate.vwf --testbench_file=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ControlWaveformUpdate.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab5/simulation/qsim/ lab5 -c lab5



