Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 25 19:08:07 2019
| Host         : jinson-virtual-machine running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file Lab06_clk_odd_methodology_drc_routed.rpt -pb Lab06_clk_odd_methodology_drc_routed.pb -rpx Lab06_clk_odd_methodology_drc_routed.rpx
| Design       : Lab06_clk_odd
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch        | 1          |
| TIMING-23 | Warning  | Combinational loop found | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch valid_reg cannot be properly analyzed as its control pin valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between valid_reg_i_10/I5 and valid_reg_i_10/O to disable the timing loop
Related violations: <none>


