{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@130:159@HdlStmProcess", "  // - for start synchronized, if the channels run until the DMA has data valid\n  // then if the case wait for second channel DMA to have valid data\n  // - for non synchronized channels the start of transmission gets the 2 data\n  // paths randomly ready. Only valid for the case of loading data buffers\n\n  always @(posedge dac_clk) begin\n    if (interpolation_ratio == 0 || interpolation_ratio == 1) begin\n      dac_int_valid_d <= dac_filt_int_valid;\n    end else begin\n      if (dac_filt_int_valid &\n          (!start_sync_channels | !dma_data_valid |\n           (dma_data_valid & dma_data_valid_adjacent))) begin\n        if (interpolation_counter < interpolation_ratio) begin\n          interpolation_counter <= interpolation_counter + 1;\n          dac_int_valid_d <= 1'b0;\n        end else begin\n          interpolation_counter <= 0;\n          dac_int_valid_d <= 1'b1;\n        end\n      end else begin\n        dac_int_valid_d <= 1'b0;\n        interpolation_counter <= 0;\n      end\n    end\n  end\n\n  always @(posedge dac_clk) begin\n    if (dma_transfer_suspend) begin\n      dma_data_valid <= 1'b0;\n      dma_data_valid_adjacent <=  1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[137, "      dac_int_valid_d <= dac_filt_int_valid;\n"], [140, "          (!start_sync_channels | !dma_data_valid |\n"], [141, "           (dma_data_valid & dma_data_valid_adjacent))) begin\n"], [144, "          dac_int_valid_d <= 1'b0;\n"], [147, "          dac_int_valid_d <= 1'b1;\n"], [150, "        dac_int_valid_d <= 1'b0;\n"]], "Add": [[137, "      dac_int_ready <= dac_filt_int_valid;\n"], [141, "          (!start_sync_channels & dma_valid |\n"], [141, "          (dma_valid & dma_valid_adjacent))) begin\n"], [144, "          dac_int_ready <= 1'b0;\n"], [147, "          dac_int_ready <= 1'b1;\n"], [150, "        dac_int_ready <= 1'b0;\n"]]}}