__design_bin_path=C:/Users/rafae/Documents/Aulas/CI-Digital/CI_DIGITAL/VHDL/Exercicios/A-1_Porta_AND_SIMPLES
opt_data_elab=C:/Users/rafae/Documents/Aulas/CI-Digital/CI_DIGITAL/VHDL/Exercicios/A-1_Porta_AND_SIMPLES/work/@_opt
