#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Feb 12 20:20:53 2024
# Process ID: 15064
# Current directory: C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1
# Command line: vivado.exe -log B_Design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source B_Design_wrapper.tcl -notrace
# Log file: C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper.vdi
# Journal file: C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
source B_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lotto/Desktop/Consegna/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top B_Design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_AXI_MERGE_v1_0_0_0/B_Design_AXI_MERGE_v1_0_0_0.dcp' for cell 'B_Design_i/AXI_MERGE_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.dcp' for cell 'B_Design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_processing_system7_0_0/B_Design_processing_system7_0_0.dcp' for cell 'B_Design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_rst_ps7_0_0M_0/B_Design_rst_ps7_0_0M_0.dcp' for cell 'B_Design_i/rst_ps7_0_0M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_xbar_0/B_Design_xbar_0.dcp' for cell 'B_Design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_pc_1/B_Design_auto_pc_1.dcp' for cell 'B_Design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_0/B_Design_auto_us_0.dcp' for cell 'B_Design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_1/B_Design_auto_us_1.dcp' for cell 'B_Design_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_pc_0/B_Design_auto_pc_0.dcp' for cell 'B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1015.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_processing_system7_0_0/B_Design_processing_system7_0_0.xdc] for cell 'B_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_processing_system7_0_0/B_Design_processing_system7_0_0.xdc] for cell 'B_Design_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.xdc] for cell 'B_Design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0.xdc] for cell 'B_Design_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_rst_ps7_0_0M_0/B_Design_rst_ps7_0_0M_0_board.xdc] for cell 'B_Design_i/rst_ps7_0_0M/U0'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_rst_ps7_0_0M_0/B_Design_rst_ps7_0_0M_0_board.xdc] for cell 'B_Design_i/rst_ps7_0_0M/U0'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_rst_ps7_0_0M_0/B_Design_rst_ps7_0_0M_0.xdc] for cell 'B_Design_i/rst_ps7_0_0M/U0'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_rst_ps7_0_0M_0/B_Design_rst_ps7_0_0M_0.xdc] for cell 'B_Design_i/rst_ps7_0_0M/U0'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0_clocks.xdc] for cell 'B_Design_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_axi_dma_0_0/B_Design_axi_dma_0_0_clocks.xdc] for cell 'B_Design_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_0/B_Design_auto_us_0_clocks.xdc] for cell 'B_Design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_0/B_Design_auto_us_0_clocks.xdc] for cell 'B_Design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_1/B_Design_auto_us_1_clocks.xdc] for cell 'B_Design_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.gen/sources_1/bd/B_Design/ip/B_Design_auto_us_1/B_Design_auto_us_1_clocks.xdc] for cell 'B_Design_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1190.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1190.508 ; gain = 695.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1216.797 ; gain = 26.289

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 119b09804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1793.668 ; gain = 576.871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 284 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19a96bf5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 108 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 15b8de4a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 247 cells and removed 678 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fdcfea57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 267 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tlast_BUFG_inst to drive 1026 load(s) on clock net B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tlast_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 200029d98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f1c5aa59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e19c01de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |             108  |                                             27  |
|  Constant propagation         |             247  |             678  |                                             27  |
|  Sweep                        |               0  |             267  |                                             97  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2137.984 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9a58da75

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.984 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 171fe836c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2347.012 ; gain = 0.000
Ending Power Optimization Task | Checksum: 171fe836c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.012 ; gain = 209.027

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171fe836c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2347.012 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2347.012 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d6fe9683

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2347.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2347.012 ; gain = 1156.504
INFO: [runtcl-4] Executing : report_drc -file B_Design_wrapper_drc_opted.rpt -pb B_Design_wrapper_drc_opted.pb -rpx B_Design_wrapper_drc_opted.rpx
Command: report_drc -file B_Design_wrapper_drc_opted.rpt -pb B_Design_wrapper_drc_opted.pb -rpx B_Design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2347.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2347.012 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11baa1860

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2347.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b121190

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24bc7e0e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24bc7e0e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.012 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24bc7e0e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d4bd6669

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a35fa2c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a35fa2c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13eebdfca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1002 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 344 nets or LUTs. Breaked 0 LUT, combined 344 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2347.012 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            344  |                   344  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            344  |                   344  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15ef94ea3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2347.012 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1af61a211

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2347.012 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1af61a211

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b623a48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2975c1b9b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27cb1d553

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2571f0c48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23a299775

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2aa6a1206

Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 28f6d78cc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2347.012 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 28f6d78cc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2347.012 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1 Post Commit Optimization | Checksum: 1d08e29be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2410.824 ; gain = 63.812

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d08e29be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2410.824 ; gain = 63.812

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              32x32|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                4x4|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d08e29be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2412.004 ; gain = 64.992
Phase 4.3 Placer Reporting | Checksum: 1d08e29be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2412.004 ; gain = 64.992

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2412.004 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2412.004 ; gain = 64.992
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a2439e4b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.004 ; gain = 64.992
Ending Placer Task | Checksum: 1963d8ef9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.004 ; gain = 64.992
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.004 ; gain = 64.992
INFO: [runtcl-4] Executing : report_io -file B_Design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2412.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file B_Design_wrapper_utilization_placed.rpt -pb B_Design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file B_Design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2412.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2416.223 ; gain = 4.219
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2416.223 ; gain = 4.219
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2673.715 ; gain = 257.492
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.207 ; gain = 49.262
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d3a82047 ConstDB: 0 ShapeSum: c2956eb2 RouteDB: 0
Post Restoration Checksum: NetGraph: be53016 | NumContArr: 25f56019 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 4ae4e5dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 4ae4e5dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4ae4e5dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2855.109 ; gain = 72.367
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26dc063a0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2855.109 ; gain = 72.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4832.299| TNS=0.000  | WHS=-0.357 | THS=-170.578|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.655587 %
  Global Horizontal Routing Utilization  = 0.315923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47389
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46365
  Number of Partially Routed Nets     = 1024
  Number of Node Overlaps             = 275

Phase 2 Router Initialization | Checksum: 270a90f5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 270a90f5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2855.109 ; gain = 72.367
Phase 3 Initial Routing | Checksum: 1ae4ee3f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11051
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4648.158| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a77fed6d

Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4648.158| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1060f2f9e

Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2855.109 ; gain = 72.367
Phase 4 Rip-up And Reroute | Checksum: 1060f2f9e

Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1060f2f9e

Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2855.109 ; gain = 72.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4648.172| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1060f2f9e

Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1060f2f9e

Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2855.109 ; gain = 72.367
Phase 5 Delay and Skew Optimization | Checksum: 1060f2f9e

Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 137d3cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 2855.109 ; gain = 72.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4648.172| TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ff681874

Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 2855.109 ; gain = 72.367
Phase 6 Post Hold Fix | Checksum: ff681874

Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.6605 %
  Global Horizontal Routing Utilization  = 26.8575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 195046944

Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 195046944

Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a86c943b

Time (s): cpu = 00:00:35 ; elapsed = 00:01:11 . Memory (MB): peak = 2855.109 ; gain = 72.367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4648.172| TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a86c943b

Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2855.109 ; gain = 72.367
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f67c8ead

Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2855.109 ; gain = 72.367

Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2855.109 ; gain = 72.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2855.109 ; gain = 131.902
INFO: [runtcl-4] Executing : report_drc -file B_Design_wrapper_drc_routed.rpt -pb B_Design_wrapper_drc_routed.pb -rpx B_Design_wrapper_drc_routed.rpx
Command: report_drc -file B_Design_wrapper_drc_routed.rpt -pb B_Design_wrapper_drc_routed.pb -rpx B_Design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file B_Design_wrapper_methodology_drc_routed.rpt -pb B_Design_wrapper_methodology_drc_routed.pb -rpx B_Design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file B_Design_wrapper_methodology_drc_routed.rpt -pb B_Design_wrapper_methodology_drc_routed.pb -rpx B_Design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3070.230 ; gain = 215.121
INFO: [runtcl-4] Executing : report_power -file B_Design_wrapper_power_routed.rpt -pb B_Design_wrapper_power_summary_routed.pb -rpx B_Design_wrapper_power_routed.rpx
Command: report_power -file B_Design_wrapper_power_routed.rpt -pb B_Design_wrapper_power_summary_routed.pb -rpx B_Design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3104.898 ; gain = 34.668
INFO: [runtcl-4] Executing : report_route_status -file B_Design_wrapper_route_status.rpt -pb B_Design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file B_Design_wrapper_timing_summary_routed.rpt -pb B_Design_wrapper_timing_summary_routed.pb -rpx B_Design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file B_Design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file B_Design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file B_Design_wrapper_bus_skew_routed.rpt -pb B_Design_wrapper_bus_skew_routed.pb -rpx B_Design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.973 ; gain = 29.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/lotto/Desktop/Consegna/Block_Design/Block_Design.runs/impl_1/B_Design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3153.973 ; gain = 43.156
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 20:24:24 2024...
