{"vcs1":{"timestamp_begin":1739966697.615689141, "rt":3.87, "ut":3.62, "st":0.19}}
{"vcselab":{"timestamp_begin":1739966701.563074704, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739966701.880528298, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739966697.326633966}
{"VCS_COMP_START_TIME": 1739966697.326633966}
{"VCS_COMP_END_TIME": 1739966702.188635341}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287788}}
{"vcselab": {"peak_mem": 150352}}
