
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
ù
Running: %s
333*	simulator2Í
¸G:/Xilinx/Vivado/2013.4/bin/unwrapped/win32.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot lab0_ip_v1_0_S00_AXI_behav --prj C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.sim/sim_1/behav/lab0_ip_v1_0_S00_AXI.prj work.lab0_ip_v1_0_S00_AXI 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
Í
(Analyzing VHDL file "%s" into library %s163*xsimverific2k
WC:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2c
OC:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0.vhd2default:default2
work2default:defaultZ10-163
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/G:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
y
Compiling %s
389*	simulator2M
9architecture arch_imp of entity work.lab0_ip_v1_0_s00_axi2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
7
Failed to link the design
122*	simulatorZ43-3238


End Record