Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TopModule.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Latch_De_Direcciones.vhd" in Library work.
Architecture paco of Entity latch_de_direcciones is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/Trans_Datos.vhd" in Library work.
Architecture paco2 of Entity trans_datos is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reg_de_Paginacion.vhd" in Library work.
Architecture fermin of Entity reg_de_paginacion is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reloj.vhd" in Library work.
Architecture nadadezurdos of Entity reloj is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/IRQControl.vhd" in Library work.
Architecture behavioral of Entity irqcontrol is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/LatchBHE.vhd" in Library work.
Architecture behavioral of Entity latchbhe is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/schematic.vhf" in Library work.
Architecture behavioral of Entity schematic is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/80c86.vhd" in Library work.
Architecture behavioral of Entity i80c86 is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/AM29F040.vhd" in Library work.
Architecture behavioral of Entity am29f040 is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/K6T1008.vhd" in Library work.
Architecture behavioral of Entity k6t1008 is up to date.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/TopModule.vhf" in Library work.
ERROR:HDLParsers:164 - "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/TopModule.vhf" Line 29. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
--> 

Total memory usage is 173292 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

