INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Thu Oct 01 13:55:41 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.407 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.64 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.913 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.101 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.248 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/toplevel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/toplevel.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/toplevel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/toplevel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp
Command       clang done; 1.661 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.174 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.768 sec.
INFO-FLOW: Done: GCC PP time: 8.6 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.034 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.025 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.err.log 
Command       ap_eval done; 1.949 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.err.log 
Command         ap_eval done; 3.429 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.toplevel.pp.0.cpp.err.log 
Command         ap_eval done; 1.27 sec.
Command       tidy_31 done; 4.806 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.941 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.bc
Command       clang done; 5.025 sec.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/sine.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/sine.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/sine.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/sine.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp
Command       clang done; 1.649 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.347 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.817 sec.
INFO-FLOW: Done: GCC PP time: 8.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.235 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.216 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.err.log 
Command       ap_eval done; 2.147 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.err.log 
Command         ap_eval done; 2.576 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.sine.pp.0.cpp.err.log 
Command         ap_eval done; 1.378 sec.
Command       tidy_31 done; 3.99 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.563 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.bc
Command       clang done; 5.034 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.g.bc C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.g.bc -hls-opt -except-internalize top_level -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g 
Command       llvm-ld done; 5.66 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 195.055 ; gain = 105.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 195.055 ; gain = 105.047
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.139 sec.
Execute         llvm-ld C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.889 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_level -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.0.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<64, 360, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:182) in function 'int hls::Array2Mat<360, unsigned char, 64, 360, 0>(FORWARD_REFERENCE*, int, hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<64, 360, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/toplevel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:243).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/toplevel.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:180).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:184).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::write' into 'hls::Mat<64, 360, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::operator<<' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::read' into 'hls::Mat<64, 360, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::write' into 'hls::Mat<64, 360, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::read' into 'hls::Mat<64, 360, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 64, 360, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 64, 360, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 3.135 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:14 . Memory (MB): peak = 475.594 ; gain = 385.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
Command         transform done; 1.955 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.541 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:16 . Memory (MB): peak = 619.176 ; gain = 529.168
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc to C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'core_low' (Iris-recognition/toplevel.cpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'core_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'method1', detected/extracted 11 process function(s): 
	 'method1_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'core_low'
	 'hls::Array2Mat<360, unsigned char, 64, 360, 0>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>'
	 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
Command         transform done; 4.341 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/toplevel.cpp:222:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:30:27) to (Iris-recognition/toplevel.cpp:30:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:372:13) to (Iris-recognition/toplevel.cpp:380:19) in function 'core_low'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:100:24) to (Iris-recognition/sine.cpp:99:23) in function 'cordicSin_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:94:29) to (Iris-recognition/sine.cpp:99:15) in function 'cordicSin_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:126:24) to (Iris-recognition/sine.cpp:125:23) in function 'cordicCos_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:120:29) to (Iris-recognition/sine.cpp:125:15) in function 'cordicCos_fix'... converting 10 basic blocks.
Command         transform done; 1.974 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 804.441 ; gain = 714.434
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.2.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' to 'CvtColor.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2Mat<360, unsigned char, 64, 360, 0>' to 'Array2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174:46)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/toplevel.cpp:5:5)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:227:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:228:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:236:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:248:6)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/toplevel.cpp:386:4)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
Command         transform done; 3.554 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:26 . Memory (MB): peak = 961.836 ; gain = 871.828
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.65 sec.
Command     elaborate done; 83.143 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_level' ...
Execute       ap_set_top_model top_level 
WARNING: [SYN 201-103] Legalizing function name 'method1_Block__proc' to 'method1_Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list top_level -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_level 
Execute       preproc_iomode -model method1 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model Array2Mat 
Execute       preproc_iomode -model core_low 
Execute       preproc_iomode -model cordic360_Sin_fixed 
Execute       preproc_iomode -model cordicSin_fix 
Execute       preproc_iomode -model cordicCos_fix 
Execute       preproc_iomode -model writeValues 
Execute       preproc_iomode -model Mat2Array 
Execute       preproc_iomode -model find_iris_high_accur 
Execute       preproc_iomode -model findPupil 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model method1_Block__proc 
Execute       get_model_list top_level -filter all-wo-channel 
INFO-FLOW: Model list for configure: method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level
INFO-FLOW: Configuring Module : method1_Block__proc ...
Execute       set_default_model method1_Block__proc 
Execute       apply_spec_resource_limit method1_Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : findPupil ...
Execute       set_default_model findPupil 
Execute       apply_spec_resource_limit findPupil 
INFO-FLOW: Configuring Module : find_iris_high_accur ...
Execute       set_default_model find_iris_high_accur 
Execute       apply_spec_resource_limit find_iris_high_accur 
INFO-FLOW: Configuring Module : Mat2Array ...
Execute       set_default_model Mat2Array 
Execute       apply_spec_resource_limit Mat2Array 
INFO-FLOW: Configuring Module : writeValues ...
Execute       set_default_model writeValues 
Execute       apply_spec_resource_limit writeValues 
INFO-FLOW: Configuring Module : cordicCos_fix ...
Execute       set_default_model cordicCos_fix 
Execute       apply_spec_resource_limit cordicCos_fix 
INFO-FLOW: Configuring Module : cordicSin_fix ...
Execute       set_default_model cordicSin_fix 
Execute       apply_spec_resource_limit cordicSin_fix 
INFO-FLOW: Configuring Module : cordic360_Sin_fixed ...
Execute       set_default_model cordic360_Sin_fixed 
Execute       apply_spec_resource_limit cordic360_Sin_fixed 
INFO-FLOW: Configuring Module : core_low ...
Execute       set_default_model core_low 
Execute       apply_spec_resource_limit core_low 
INFO-FLOW: Configuring Module : Array2Mat ...
Execute       set_default_model Array2Mat 
Execute       apply_spec_resource_limit Array2Mat 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : method1 ...
Execute       set_default_model method1 
Execute       apply_spec_resource_limit method1 
INFO-FLOW: Configuring Module : top_level ...
Execute       set_default_model top_level 
Execute       apply_spec_resource_limit top_level 
INFO-FLOW: Model list for preprocess: method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level
INFO-FLOW: Preprocessing Module: method1_Block__proc ...
Execute       set_default_model method1_Block__proc 
Execute       cdfg_preprocess -model method1_Block__proc 
Execute       rtl_gen_preprocess method1_Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: findPupil ...
Execute       set_default_model findPupil 
Execute       cdfg_preprocess -model findPupil 
Execute       rtl_gen_preprocess findPupil 
INFO-FLOW: Preprocessing Module: find_iris_high_accur ...
Execute       set_default_model find_iris_high_accur 
Execute       cdfg_preprocess -model find_iris_high_accur 
Execute       rtl_gen_preprocess find_iris_high_accur 
INFO-FLOW: Preprocessing Module: Mat2Array ...
Execute       set_default_model Mat2Array 
Execute       cdfg_preprocess -model Mat2Array 
Execute       rtl_gen_preprocess Mat2Array 
INFO-FLOW: Preprocessing Module: writeValues ...
Execute       set_default_model writeValues 
Execute       cdfg_preprocess -model writeValues 
Execute       rtl_gen_preprocess writeValues 
INFO-FLOW: Preprocessing Module: cordicCos_fix ...
Execute       set_default_model cordicCos_fix 
Execute       cdfg_preprocess -model cordicCos_fix 
Execute       rtl_gen_preprocess cordicCos_fix 
INFO-FLOW: Preprocessing Module: cordicSin_fix ...
Execute       set_default_model cordicSin_fix 
Execute       cdfg_preprocess -model cordicSin_fix 
Execute       rtl_gen_preprocess cordicSin_fix 
INFO-FLOW: Preprocessing Module: cordic360_Sin_fixed ...
Execute       set_default_model cordic360_Sin_fixed 
Execute       cdfg_preprocess -model cordic360_Sin_fixed 
Execute       rtl_gen_preprocess cordic360_Sin_fixed 
INFO-FLOW: Preprocessing Module: core_low ...
Execute       set_default_model core_low 
Execute       cdfg_preprocess -model core_low 
Execute       rtl_gen_preprocess core_low 
INFO-FLOW: Preprocessing Module: Array2Mat ...
Execute       set_default_model Array2Mat 
Execute       cdfg_preprocess -model Array2Mat 
Execute       rtl_gen_preprocess Array2Mat 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: method1 ...
Execute       set_default_model method1 
Execute       cdfg_preprocess -model method1 
Execute       rtl_gen_preprocess method1 
INFO-FLOW: Preprocessing Module: top_level ...
Execute       set_default_model top_level 
Execute       cdfg_preprocess -model top_level 
Execute       rtl_gen_preprocess top_level 
INFO-FLOW: Model list for synthesis: method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'method1_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model method1_Block__proc 
Execute       schedule -model method1_Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 86.462 seconds; current allocated memory: 881.885 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling method1_Block__proc.
Execute       set_default_model method1_Block__proc 
Execute       bind -model method1_Block__proc 
BIND OPTION: model=method1_Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 881.974 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.bind.adb -f 
INFO-FLOW: Finish binding method1_Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.406 sec.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 882.181 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 882.590 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 882.819 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: model=CvtColor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 883.061 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findPupil 
Execute       schedule -model findPupil 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.306 sec.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 883.373 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.sched.adb -f 
INFO-FLOW: Finish scheduling findPupil.
Execute       set_default_model findPupil 
Execute       bind -model findPupil 
BIND OPTION: model=findPupil
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 883.813 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.bind.adb -f 
INFO-FLOW: Finish binding findPupil.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_iris_high_accur 
Execute       schedule -model find_iris_high_accur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.392 sec.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 884.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.verbose.sched.rpt 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.sched.adb -f 
INFO-FLOW: Finish scheduling find_iris_high_accur.
Execute       set_default_model find_iris_high_accur 
Execute       bind -model find_iris_high_accur 
BIND OPTION: model=find_iris_high_accur
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 885.487 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.verbose.bind.rpt 
Command       syn_report done; 0.206 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.bind.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish binding find_iris_high_accur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array 
Execute       schedule -model Mat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 885.704 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array.
Execute       set_default_model Mat2Array 
Execute       bind -model Mat2Array 
BIND OPTION: model=Mat2Array
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 885.834 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeValues 
Execute       schedule -model writeValues 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 885.912 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.sched.adb -f 
INFO-FLOW: Finish scheduling writeValues.
Execute       set_default_model writeValues 
Execute       bind -model writeValues 
BIND OPTION: model=writeValues
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 885.989 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.bind.adb -f 
INFO-FLOW: Finish binding writeValues.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordicCos_fix 
Execute       schedule -model cordicCos_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 886.246 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.sched.adb -f 
INFO-FLOW: Finish scheduling cordicCos_fix.
Execute       set_default_model cordicCos_fix 
Execute       bind -model cordicCos_fix 
BIND OPTION: model=cordicCos_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 886.547 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.bind.adb -f 
INFO-FLOW: Finish binding cordicCos_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordicSin_fix 
Execute       schedule -model cordicSin_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 886.877 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.sched.adb -f 
INFO-FLOW: Finish scheduling cordicSin_fix.
Execute       set_default_model cordicSin_fix 
Execute       bind -model cordicSin_fix 
BIND OPTION: model=cordicSin_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 887.178 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.bind.adb -f 
INFO-FLOW: Finish binding cordicSin_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic360_Sin_fixed 
Execute       schedule -model cordic360_Sin_fixed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 887.408 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.sched.adb -f 
INFO-FLOW: Finish scheduling cordic360_Sin_fixed.
Execute       set_default_model cordic360_Sin_fixed 
Execute       bind -model cordic360_Sin_fixed 
BIND OPTION: model=cordic360_Sin_fixed
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 887.641 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.verbose.bind.rpt 
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.bind.adb -f 
INFO-FLOW: Finish binding cordic360_Sin_fixed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model core_low 
Execute       schedule -model core_low 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 888.575 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.verbose.sched.rpt 
Command       syn_report done; 0.189 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.sched.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling core_low.
Execute       set_default_model core_low 
Execute       bind -model core_low 
BIND OPTION: model=core_low
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 889.708 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.verbose.bind.rpt 
Command       syn_report done; 0.423 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding core_low.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2Mat 
Execute       schedule -model Array2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.276 sec.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 890.109 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2Mat.
Execute       set_default_model Array2Mat 
Execute       bind -model Array2Mat 
BIND OPTION: model=Array2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 890.284 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.317 sec.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 890.383 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: model=CvtColor.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 890.556 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 890.662 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 890.837 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'method1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model method1 
Execute       schedule -model method1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 891.043 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.sched.adb -f 
INFO-FLOW: Finish scheduling method1.
Execute       set_default_model method1 
Execute       bind -model method1 
BIND OPTION: model=method1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.786 sec.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 892.229 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.verbose.bind.rpt 
Command       syn_report done; 0.475 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.bind.adb -f 
INFO-FLOW: Finish binding method1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_level 
Execute       schedule -model top_level 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 892.709 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.sched.adb -f 
INFO-FLOW: Finish scheduling top_level.
Execute       set_default_model top_level 
Execute       bind -model top_level 
BIND OPTION: model=top_level
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 892.911 MB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.verbose.bind.rpt 
Command       syn_report done; 0.458 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.bind.adb -f 
INFO-FLOW: Finish binding top_level.
Execute       get_model_list top_level -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess method1_Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess findPupil 
Execute       rtl_gen_preprocess find_iris_high_accur 
Execute       rtl_gen_preprocess Mat2Array 
Execute       rtl_gen_preprocess writeValues 
Execute       rtl_gen_preprocess cordicCos_fix 
Execute       rtl_gen_preprocess cordicSin_fix 
Execute       rtl_gen_preprocess cordic360_Sin_fixed 
Execute       rtl_gen_preprocess core_low 
Execute       rtl_gen_preprocess Array2Mat 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess method1 
Execute       rtl_gen_preprocess top_level 
INFO-FLOW: Model list for RTL generation: method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'method1_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model method1_Block__proc -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'method1_Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 893.423 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl method1_Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/method1_Block_proc -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl method1_Block__proc -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/method1_Block_proc 
Execute       gen_rtl method1_Block__proc -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/method1_Block_proc 
Execute       syn_report -csynth -model method1_Block__proc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/method1_Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model method1_Block__proc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/method1_Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model method1_Block__proc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.verbose.rpt 
Execute       db_write -model method1_Block__proc -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.adb 
Execute       gen_tb_info method1_Block__proc -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 894.010 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/AXIvideo2Mat -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_22ns_8ns_29_1_1' to 'top_level_mul_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_mac_mulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_mac_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 894.533 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/CvtColor -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/CvtColor 
Execute       syn_report -csynth -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.rpt 
Execute       db_write -model CvtColor -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.adb 
Execute       gen_tb_info CvtColor -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model findPupil -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 895.323 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl findPupil -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/findPupil -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl findPupil -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/findPupil 
Execute       gen_rtl findPupil -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/findPupil 
Execute       syn_report -csynth -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/findPupil_csynth.rpt 
Execute       syn_report -rtlxml -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/findPupil_csynth.xml 
Execute       syn_report -verbosereport -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.rpt 
Command       syn_report done; 0.106 sec.
Execute       db_write -model findPupil -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.adb 
Command       db_write done; 0.111 sec.
Execute       gen_tb_info findPupil -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model find_iris_high_accur -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_fadd_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fmul_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_sitofp_32ns_32_6_1' to 'top_level_sitofp_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_9ns_11ns_20_1_1' to 'top_level_mul_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fadd_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fmul_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitofp_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
Command       create_rtl_model done; 0.223 sec.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 897.142 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_iris_high_accur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/find_iris_high_accur -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl find_iris_high_accur -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/find_iris_high_accur 
Execute       gen_rtl find_iris_high_accur -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/find_iris_high_accur 
Execute       syn_report -csynth -model find_iris_high_accur -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/find_iris_high_accur_csynth.rpt 
Execute       syn_report -rtlxml -model find_iris_high_accur -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/find_iris_high_accur_csynth.xml 
Execute       syn_report -verbosereport -model find_iris_high_accur -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.verbose.rpt 
Command       syn_report done; 0.262 sec.
Execute       db_write -model find_iris_high_accur -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.adb 
Command       db_write done; 0.212 sec.
Execute       gen_tb_info find_iris_high_accur -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Array -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 897.823 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/Mat2Array -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl Mat2Array -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/Mat2Array 
Execute       gen_rtl Mat2Array -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/Mat2Array 
Execute       syn_report -csynth -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2Array_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2Array_csynth.xml 
Execute       syn_report -verbosereport -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.rpt 
Execute       db_write -model Mat2Array -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.adb 
Execute       gen_tb_info Mat2Array -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeValues -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 898.116 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeValues -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/writeValues -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl writeValues -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/writeValues 
Execute       gen_rtl writeValues -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/writeValues 
Execute       syn_report -csynth -model writeValues -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/writeValues_csynth.rpt 
Execute       syn_report -rtlxml -model writeValues -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/writeValues_csynth.xml 
Execute       syn_report -verbosereport -model writeValues -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.verbose.rpt 
Execute       db_write -model writeValues -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.adb 
Execute       gen_tb_info writeValues -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordicCos_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cordicCos_fix_arctan_V' to 'cordicCos_fix_arckbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fpext_32ns_64_2_1' to 'top_level_fpext_3lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicCos_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 898.752 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordicCos_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/cordicCos_fix -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl cordicCos_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/cordicCos_fix 
Execute       gen_rtl cordicCos_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/cordicCos_fix 
Execute       syn_report -csynth -model cordicCos_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordicCos_fix_csynth.rpt 
Execute       syn_report -rtlxml -model cordicCos_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordicCos_fix_csynth.xml 
Execute       syn_report -verbosereport -model cordicCos_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.verbose.rpt 
Command       syn_report done; 0.106 sec.
Execute       db_write -model cordicCos_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.adb 
Command       db_write done; 0.133 sec.
Execute       gen_tb_info cordicCos_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordicSin_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cordicSin_fix_arctan_V268' to 'cordicSin_fix_arcmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicSin_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 899.515 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordicSin_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/cordicSin_fix -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl cordicSin_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/cordicSin_fix 
Execute       gen_rtl cordicSin_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/cordicSin_fix 
Execute       syn_report -csynth -model cordicSin_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordicSin_fix_csynth.rpt 
Execute       syn_report -rtlxml -model cordicSin_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordicSin_fix_csynth.xml 
Execute       syn_report -verbosereport -model cordicSin_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.verbose.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -model cordicSin_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info cordicSin_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic360_Sin_fixed -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level_fptrunc_64ns_32_2_1' to 'top_level_fptruncncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level_dadd_64ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dcmp_64ns_64ns_1_2_1' to 'top_level_dcmp_64pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_dadd_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dcmp_64pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_Sin_fixed'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 900.351 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic360_Sin_fixed -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/cordic360_Sin_fixed -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl cordic360_Sin_fixed -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/cordic360_Sin_fixed 
Execute       gen_rtl cordic360_Sin_fixed -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/cordic360_Sin_fixed 
Execute       syn_report -csynth -model cordic360_Sin_fixed -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic360_Sin_fixed_csynth.rpt 
Execute       syn_report -rtlxml -model cordic360_Sin_fixed -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic360_Sin_fixed_csynth.xml 
Execute       syn_report -verbosereport -model cordic360_Sin_fixed -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.verbose.rpt 
Command       syn_report done; 0.127 sec.
Execute       db_write -model cordic360_Sin_fixed -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info cordic360_Sin_fixed -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model core_low -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_faddfsuqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_sitodp_32ns_64_6_1' to 'top_level_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_dadd_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dcmp_64pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fadd_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_faddfsuqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fmul_32hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitofp_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core_low'.
Command       create_rtl_model done; 0.296 sec.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 902.725 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl core_low -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/core_low -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl core_low -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/core_low 
Execute       gen_rtl core_low -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/core_low 
Execute       syn_report -csynth -model core_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/core_low_csynth.rpt 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model core_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/core_low_csynth.xml 
Execute       syn_report -verbosereport -model core_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.verbose.rpt 
Command       syn_report done; 0.479 sec.
Execute       db_write -model core_low -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.adb 
Command       db_write done; 0.279 sec.
Execute       gen_tb_info core_low -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Array2Mat -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_10ns_16s_16_1_1' to 'top_level_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_multde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2Mat'.
INFO: [HLS 200-111]  Elapsed time: 1.618 seconds; current allocated memory: 903.642 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/Array2Mat -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl Array2Mat -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/Array2Mat 
Execute       gen_rtl Array2Mat -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/Array2Mat 
Execute       syn_report -csynth -model Array2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Array2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model Array2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Array2Mat_csynth.xml 
Execute       syn_report -verbosereport -model Array2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.verbose.rpt 
Execute       db_write -model Array2Mat -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info Array2Mat -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 904.019 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/CvtColor_1 -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/CvtColor_1 
Execute       syn_report -csynth -model CvtColor.1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_1_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor.1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_1_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor.1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.verbose.rpt 
Execute       db_write -model CvtColor.1 -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.adb 
Command       db_write done; 0.131 sec.
Execute       gen_tb_info CvtColor.1 -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 904.384 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/Mat2AXIvideo -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.adb 
Command       db_write done; 0.133 sec.
Execute       gen_tb_info Mat2AXIvideo -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'method1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model method1 -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIzec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'method1'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 906.095 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl method1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/method1 -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl method1 -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/method1 
Execute       gen_rtl method1 -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/method1 
Execute       syn_report -csynth -model method1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/method1_csynth.rpt 
Command       syn_report done; 0.115 sec.
Execute       syn_report -rtlxml -model method1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/method1_csynth.xml 
Execute       syn_report -verbosereport -model method1 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.verbose.rpt 
Command       syn_report done; 0.52 sec.
Execute       db_write -model method1 -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.adb 
Command       db_write done; 0.212 sec.
Execute       gen_tb_info method1 -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top_level -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level'.
Command       create_rtl_model done; 0.279 sec.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 906.987 MB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_level -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/top_level -synmodules method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level 
Execute       gen_rtl top_level -istop -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/top_level 
Execute       gen_rtl top_level -istop -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/top_level 
Execute       syn_report -csynth -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/top_level_csynth.rpt 
Execute       syn_report -rtlxml -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/top_level_csynth.xml 
Execute       syn_report -verbosereport -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.verbose.rpt 
Command       syn_report done; 0.464 sec.
Execute       db_write -model top_level -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.adb 
Command       db_write done; 0.127 sec.
Execute       gen_tb_info top_level -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level 
Execute       export_constraint_db -f -tool general -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.constraint.tcl 
Execute       syn_report -designview -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.design.xml 
Command       syn_report done; 0.489 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_level -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top_level 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top_level 
INFO-FLOW: Model list for RTL component generation: method1_Block__proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor.1 Mat2AXIvideo method1 top_level
INFO-FLOW: Handling components in module [method1_Block_proc] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component top_level_mul_mulbkb.
INFO-FLOW: Append model top_level_mul_mulbkb
INFO-FLOW: Found component top_level_mac_mulcud.
INFO-FLOW: Append model top_level_mac_mulcud
INFO-FLOW: Found component top_level_mac_muldEe.
INFO-FLOW: Append model top_level_mac_muldEe
INFO-FLOW: Handling components in module [findPupil] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
INFO-FLOW: Handling components in module [find_iris_high_accur] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
INFO-FLOW: Found component top_level_fadd_32g8j.
INFO-FLOW: Append model top_level_fadd_32g8j
INFO-FLOW: Found component top_level_fmul_32hbi.
INFO-FLOW: Append model top_level_fmul_32hbi
INFO-FLOW: Found component top_level_sitofp_ibs.
INFO-FLOW: Append model top_level_sitofp_ibs
INFO-FLOW: Found component top_level_mul_muljbC.
INFO-FLOW: Append model top_level_mul_muljbC
INFO-FLOW: Found component find_iris_high_aceOg.
INFO-FLOW: Append model find_iris_high_aceOg
INFO-FLOW: Found component find_iris_high_acfYi.
INFO-FLOW: Append model find_iris_high_acfYi
INFO-FLOW: Handling components in module [Mat2Array] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
INFO-FLOW: Handling components in module [writeValues] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
INFO-FLOW: Handling components in module [cordicCos_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
INFO-FLOW: Found component top_level_fpext_3lbW.
INFO-FLOW: Append model top_level_fpext_3lbW
INFO-FLOW: Found component cordicCos_fix_arckbM.
INFO-FLOW: Append model cordicCos_fix_arckbM
INFO-FLOW: Handling components in module [cordicSin_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
INFO-FLOW: Handling components in module [cordic360_Sin_fixed] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
INFO-FLOW: Found component top_level_fptruncncg.
INFO-FLOW: Append model top_level_fptruncncg
INFO-FLOW: Found component top_level_dadd_64ocq.
INFO-FLOW: Append model top_level_dadd_64ocq
INFO-FLOW: Found component top_level_dcmp_64pcA.
INFO-FLOW: Append model top_level_dcmp_64pcA
INFO-FLOW: Handling components in module [core_low] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
INFO-FLOW: Found component top_level_faddfsuqcK.
INFO-FLOW: Append model top_level_faddfsuqcK
INFO-FLOW: Found component top_level_dmul_64rcU.
INFO-FLOW: Append model top_level_dmul_64rcU
INFO-FLOW: Found component top_level_sitodp_sc4.
INFO-FLOW: Append model top_level_sitodp_sc4
INFO-FLOW: Handling components in module [Array2Mat] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
INFO-FLOW: Found component top_level_mul_multde.
INFO-FLOW: Append model top_level_mul_multde
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [method1] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d8_A.
INFO-FLOW: Append model fifo_w8_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_CvtColoudo.
INFO-FLOW: Append model start_for_CvtColoudo
INFO-FLOW: Found component start_for_findPupvdy.
INFO-FLOW: Append model start_for_findPupvdy
INFO-FLOW: Found component start_for_find_irwdI.
INFO-FLOW: Append model start_for_find_irwdI
INFO-FLOW: Found component start_for_Mat2ArrxdS.
INFO-FLOW: Append model start_for_Mat2ArrxdS
INFO-FLOW: Found component start_for_CvtColoyd2.
INFO-FLOW: Append model start_for_CvtColoyd2
INFO-FLOW: Found component start_for_Mat2AXIzec.
INFO-FLOW: Append model start_for_Mat2AXIzec
INFO-FLOW: Handling components in module [top_level] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model method1_Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model findPupil
INFO-FLOW: Append model find_iris_high_accur
INFO-FLOW: Append model Mat2Array
INFO-FLOW: Append model writeValues
INFO-FLOW: Append model cordicCos_fix
INFO-FLOW: Append model cordicSin_fix
INFO-FLOW: Append model cordic360_Sin_fixed
INFO-FLOW: Append model core_low
INFO-FLOW: Append model Array2Mat
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model method1
INFO-FLOW: Append model top_level
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_level_mul_mulbkb top_level_mac_mulcud top_level_mac_muldEe top_level_fadd_32g8j top_level_fmul_32hbi top_level_sitofp_ibs top_level_mul_muljbC find_iris_high_aceOg find_iris_high_acfYi top_level_fpext_3lbW cordicCos_fix_arckbM top_level_fptruncncg top_level_dadd_64ocq top_level_dcmp_64pcA top_level_faddfsuqcK top_level_dmul_64rcU top_level_sitodp_sc4 top_level_mul_multde fifo_w10_d2_A fifo_w10_d2_A fifo_w8_d8_A fifo_w10_d8_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d3_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_CvtColoudo start_for_findPupvdy start_for_find_irwdI start_for_Mat2ArrxdS start_for_CvtColoyd2 start_for_Mat2AXIzec regslice_core method1_Block_proc AXIvideo2Mat CvtColor findPupil find_iris_high_accur Mat2Array writeValues cordicCos_fix cordicSin_fix cordic360_Sin_fixed core_low Array2Mat CvtColor_1 Mat2AXIvideo method1 top_level
INFO-FLOW: To file: write model top_level_mul_mulbkb
INFO-FLOW: To file: write model top_level_mac_mulcud
INFO-FLOW: To file: write model top_level_mac_muldEe
INFO-FLOW: To file: write model top_level_fadd_32g8j
INFO-FLOW: To file: write model top_level_fmul_32hbi
INFO-FLOW: To file: write model top_level_sitofp_ibs
INFO-FLOW: To file: write model top_level_mul_muljbC
INFO-FLOW: To file: write model find_iris_high_aceOg
INFO-FLOW: To file: write model find_iris_high_acfYi
INFO-FLOW: To file: write model top_level_fpext_3lbW
INFO-FLOW: To file: write model cordicCos_fix_arckbM
INFO-FLOW: To file: write model top_level_fptruncncg
INFO-FLOW: To file: write model top_level_dadd_64ocq
INFO-FLOW: To file: write model top_level_dcmp_64pcA
INFO-FLOW: To file: write model top_level_faddfsuqcK
INFO-FLOW: To file: write model top_level_dmul_64rcU
INFO-FLOW: To file: write model top_level_sitodp_sc4
INFO-FLOW: To file: write model top_level_mul_multde
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_CvtColoudo
INFO-FLOW: To file: write model start_for_findPupvdy
INFO-FLOW: To file: write model start_for_find_irwdI
INFO-FLOW: To file: write model start_for_Mat2ArrxdS
INFO-FLOW: To file: write model start_for_CvtColoyd2
INFO-FLOW: To file: write model start_for_Mat2AXIzec
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model method1_Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model findPupil
INFO-FLOW: To file: write model find_iris_high_accur
INFO-FLOW: To file: write model Mat2Array
INFO-FLOW: To file: write model writeValues
INFO-FLOW: To file: write model cordicCos_fix
INFO-FLOW: To file: write model cordicSin_fix
INFO-FLOW: To file: write model cordic360_Sin_fixed
INFO-FLOW: To file: write model core_low
INFO-FLOW: To file: write model Array2Mat
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model method1
INFO-FLOW: To file: write model top_level
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model top_level -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.159 sec.
Command       ap_source done; 0.159 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.277 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.513 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cordicCos_fix_arckbM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.207 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.298 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.293 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s method1_imageIn_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'method1_imageIn_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s method1_imageOut_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'method1_imageOut_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img4_rows_V_c_U(fifo_w8_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img4_cols_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c16_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c17_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_c18_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_c19_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img4_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img4_rows_V_c20_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img4_cols_V_c21_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoudo_U(start_for_CvtColoudo)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupvdy_U(start_for_findPupvdy)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irwdI_U(start_for_find_irwdI)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrxdS_U(start_for_Mat2ArrxdS)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoyd2_U(start_for_CvtColoyd2)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIzec_U(start_for_Mat2AXIzec)' using Shift Registers.
Command       ap_source done; 2.196 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.111 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.163 sec.
Command       ap_source done; 0.164 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_level xml_exists=0
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.137 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.154 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s method1_imageIn_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s method1_imageOut_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.184 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s method1_imageIn_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s method1_imageOut_memcore 
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.143 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.constraint.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=69 #gSsdmPorts=28
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.compgen.dataonly.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.constraint.tcl 
Execute       sc_get_clocks top_level 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1_Block_proc.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/find_iris_high_accur.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/writeValues.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicCos_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordicSin_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_Sin_fixed.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/core_low.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Array2Mat.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor_1.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/method1.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:02:06 . Memory (MB): peak = 1021.156 ; gain = 931.148
INFO: [VHDL 208-304] Generating VHDL RTL for top_level.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level.
Command     autosyn done; 39.576 sec.
Command   csynth_design done; 122.732 sec.
Command ap_source done; 124.986 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:19:31 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.15 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.132 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.326 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.454 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.758 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.34 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.224 sec.
Command ap_source done; error code: 1; 13.592 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:20:48 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.436 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.692 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.974 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 33.459 sec.
Command ap_source done; 35.446 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:22:11 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.409 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.659 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.926 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.323 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.113 sec.
Command ap_source done; 15.049 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:22:51 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.139 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.191 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.419 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.912 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.332 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.112 sec.
Command ap_source done; 15.033 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:23:29 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.167 sec.
Command     ap_source done; 0.167 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.437 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.644 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.904 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.324 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.242 sec.
Command ap_source done; 15.155 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:24:12 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.397 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.602 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.862 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.318 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.93 sec.
Command ap_source done; 14.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 10:49:11 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.411 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.627 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.89 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:04:47 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.447 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.719 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.999 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.343 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.7 sec.
Command ap_source done; 34.708 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:08:21 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.419 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.633 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.902 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.061 sec.
Command ap_source done; 33.984 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:11:45 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.444 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.663 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.931 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.335 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.485 sec.
Command ap_source done; 34.432 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:14:37 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.126 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.429 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.654 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.927 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.379 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.331 sec.
Command ap_source done; 34.268 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:19:27 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.422 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.655 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.975 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.343 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.67 sec.
Command ap_source done; 34.654 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 11:28:16 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.463 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.701 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.973 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.356 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.271 sec.
Command ap_source done; 15.253 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:29:07 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.443 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.663 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.928 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.331 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.821 sec.
Command ap_source done; 15.764 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:30:07 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.435 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.643 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.906 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.679 sec.
Command ap_source done; 34.598 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:37:31 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.172 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.414 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.623 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.892 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.745 sec.
Command ap_source done; error code: 1; 10.651 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:38:52 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.169 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.46 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.688 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.967 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.357 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 33.411 sec.
Command ap_source done; 35.394 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:46:01 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.473 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.703 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.009 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.33 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.593 sec.
Command ap_source done; 15.611 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:55:59 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.172 sec.
Command     ap_source done; 0.172 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.432 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.659 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.956 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.312 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.615 sec.
Command ap_source done; 15.581 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:56:56 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.169 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.465 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.685 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.949 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.32 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.594 sec.
Command ap_source done; 15.552 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 13:58:13 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.404 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.606 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.861 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.31 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.581 sec.
Command ap_source done; 15.452 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:00:21 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.191 sec.
Command     ap_source done; 0.191 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.412 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.643 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.982 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.737 sec.
Command ap_source done; 34.733 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:10:20 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.409 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.675 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.958 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.322 sec.
Command ap_source done; 15.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:12:24 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.168 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.449 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.664 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.964 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.369 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.86 sec.
Command ap_source done; 34.833 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:13:54 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.126 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.176 sec.
Command     ap_source done; 0.177 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.423 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.661 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.963 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.326 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.488 sec.
Command ap_source done; 15.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:19:15 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.445 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.656 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.917 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.353 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.528 sec.
Command ap_source done; 15.455 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:34:30 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.167 sec.
Command     ap_source done; 0.168 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.459 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.682 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.96 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.325 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.533 sec.
Command ap_source done; 15.503 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 14:39:35 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.146 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.195 sec.
Command     ap_source done; 0.195 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.417 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.918 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.327 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.68 sec.
Command ap_source done; 15.607 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 16:57:35 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.101 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.127 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.262 sec.
Command     ap_source done; 0.268 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.95 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.231 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.742 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.3 sec.
Command ap_source done; error code: 1; 14.055 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Fri Oct 02 17:31:57 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.449 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.674 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.948 sec.
Execute   csim_design -clean -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 790.186 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 823.82 sec.
Command ap_source done; 825.795 sec.
Execute cleanup_all 
