
friction_v2.5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  00001ea8  00001f5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ea8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000132  00800132  00800132  00001f8e  2**0
                  ALLOC
  3 .eeprom       00000021  00810000  00810000  00001f8e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001faf  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fe0  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000178  00000000  00000000  00002020  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002786  00000000  00000000  00002198  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000aa9  00000000  00000000  0000491e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c10  00000000  00000000  000053c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000032c  00000000  00000000  00006fd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000d70  00000000  00000000  00007304  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000012c4  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000d8  00000000  00000000  00009338  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b3 00 	jmp	0x166	; 0x166 <__ctors_end>
       4:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
       8:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
       c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      10:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      14:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      18:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      1c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      20:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      24:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      28:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      2c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      30:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      34:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      38:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      3c:	0c 94 84 05 	jmp	0xb08	; 0xb08 <__vector_15>
      40:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      44:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      48:	0c 94 4f 05 	jmp	0xa9e	; 0xa9e <__vector_18>
      4c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      50:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      54:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      58:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      5c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      60:	0c 94 66 07 	jmp	0xecc	; 0xecc <__vector_24>
      64:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      68:	0c 94 af 0c 	jmp	0x195e	; 0x195e <__vector_26>
      6c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      70:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      74:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      78:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__bad_interrupt>
      7c:	57 04       	cpc	r5, r7
      7e:	5e 04       	cpc	r5, r14
      80:	65 04       	cpc	r6, r5
      82:	8f 04       	cpc	r8, r15
      84:	8f 04       	cpc	r8, r15
      86:	8f 04       	cpc	r8, r15
      88:	8f 04       	cpc	r8, r15
      8a:	8f 04       	cpc	r8, r15
      8c:	8f 04       	cpc	r8, r15
      8e:	6c 04       	cpc	r6, r12
      90:	6c 04       	cpc	r6, r12
      92:	6c 04       	cpc	r6, r12
      94:	6c 04       	cpc	r6, r12
      96:	6c 04       	cpc	r6, r12
      98:	6c 04       	cpc	r6, r12
      9a:	6c 04       	cpc	r6, r12
      9c:	6c 04       	cpc	r6, r12
      9e:	6c 04       	cpc	r6, r12
      a0:	6c 04       	cpc	r6, r12
      a2:	75 04       	cpc	r7, r5
      a4:	75 04       	cpc	r7, r5
      a6:	75 04       	cpc	r7, r5
      a8:	75 04       	cpc	r7, r5
      aa:	75 04       	cpc	r7, r5
      ac:	75 04       	cpc	r7, r5
      ae:	75 04       	cpc	r7, r5
      b0:	75 04       	cpc	r7, r5
      b2:	75 04       	cpc	r7, r5
      b4:	75 04       	cpc	r7, r5
      b6:	7e 04       	cpc	r7, r14
      b8:	7e 04       	cpc	r7, r14
      ba:	7e 04       	cpc	r7, r14
      bc:	7e 04       	cpc	r7, r14
      be:	7e 04       	cpc	r7, r14
      c0:	7e 04       	cpc	r7, r14
      c2:	87 04       	cpc	r8, r7
      c4:	87 04       	cpc	r8, r7
      c6:	87 04       	cpc	r8, r7
      c8:	87 04       	cpc	r8, r7
      ca:	63 0b       	sbc	r22, r19
      cc:	73 0b       	sbc	r23, r19
      ce:	83 0b       	sbc	r24, r19
      d0:	02 0c       	add	r0, r2
      d2:	02 0c       	add	r0, r2
      d4:	02 0c       	add	r0, r2
      d6:	02 0c       	add	r0, r2
      d8:	02 0c       	add	r0, r2
      da:	02 0c       	add	r0, r2
      dc:	91 0b       	sbc	r25, r17
      de:	91 0b       	sbc	r25, r17
      e0:	91 0b       	sbc	r25, r17
      e2:	91 0b       	sbc	r25, r17
      e4:	91 0b       	sbc	r25, r17
      e6:	91 0b       	sbc	r25, r17
      e8:	91 0b       	sbc	r25, r17
      ea:	91 0b       	sbc	r25, r17
      ec:	91 0b       	sbc	r25, r17
      ee:	91 0b       	sbc	r25, r17
      f0:	a3 0b       	sbc	r26, r19
      f2:	a3 0b       	sbc	r26, r19
      f4:	a3 0b       	sbc	r26, r19
      f6:	a3 0b       	sbc	r26, r19
      f8:	a3 0b       	sbc	r26, r19
      fa:	a3 0b       	sbc	r26, r19
      fc:	a3 0b       	sbc	r26, r19
      fe:	a3 0b       	sbc	r26, r19
     100:	a3 0b       	sbc	r26, r19
     102:	a3 0b       	sbc	r26, r19
     104:	b5 0b       	sbc	r27, r21
     106:	b5 0b       	sbc	r27, r21
     108:	b5 0b       	sbc	r27, r21
     10a:	b5 0b       	sbc	r27, r21
     10c:	b5 0b       	sbc	r27, r21
     10e:	b5 0b       	sbc	r27, r21
     110:	dd 0b       	sbc	r29, r29
     112:	dd 0b       	sbc	r29, r29
     114:	dd 0b       	sbc	r29, r29
     116:	dd 0b       	sbc	r29, r29
     118:	28 0c       	add	r2, r8
     11a:	2d 0c       	add	r2, r13
     11c:	32 0c       	add	r3, r2
     11e:	37 0c       	add	r3, r7
     120:	3c 0c       	add	r3, r12
     122:	48 0c       	add	r4, r8
     124:	4d 0c       	add	r4, r13
     126:	52 0c       	add	r5, r2
     128:	5f 0c       	add	r5, r15
     12a:	64 0c       	add	r6, r4
     12c:	64 0c       	add	r6, r4
     12e:	64 0c       	add	r6, r4
     130:	64 0c       	add	r6, r4
     132:	64 0c       	add	r6, r4
     134:	64 0c       	add	r6, r4
     136:	64 0c       	add	r6, r4
     138:	64 0c       	add	r6, r4
     13a:	64 0c       	add	r6, r4
     13c:	64 0c       	add	r6, r4
     13e:	6c 0c       	add	r6, r12
     140:	6c 0c       	add	r6, r12
     142:	6c 0c       	add	r6, r12
     144:	6c 0c       	add	r6, r12
     146:	6c 0c       	add	r6, r12
     148:	6c 0c       	add	r6, r12
     14a:	6c 0c       	add	r6, r12
     14c:	6c 0c       	add	r6, r12
     14e:	6c 0c       	add	r6, r12
     150:	6c 0c       	add	r6, r12
     152:	74 0c       	add	r7, r4
     154:	74 0c       	add	r7, r4
     156:	74 0c       	add	r7, r4
     158:	74 0c       	add	r7, r4
     15a:	74 0c       	add	r7, r4
     15c:	74 0c       	add	r7, r4
     15e:	7c 0c       	add	r7, r12
     160:	7c 0c       	add	r7, r12
     162:	7c 0c       	add	r7, r12
     164:	7c 0c       	add	r7, r12

00000166 <__ctors_end>:
     166:	11 24       	eor	r1, r1
     168:	1f be       	out	0x3f, r1	; 63
     16a:	cf ef       	ldi	r28, 0xFF	; 255
     16c:	d8 e0       	ldi	r29, 0x08	; 8
     16e:	de bf       	out	0x3e, r29	; 62
     170:	cd bf       	out	0x3d, r28	; 61

00000172 <__do_copy_data>:
     172:	11 e0       	ldi	r17, 0x01	; 1
     174:	a0 e0       	ldi	r26, 0x00	; 0
     176:	b1 e0       	ldi	r27, 0x01	; 1
     178:	e8 ea       	ldi	r30, 0xA8	; 168
     17a:	fe e1       	ldi	r31, 0x1E	; 30
     17c:	02 c0       	rjmp	.+4      	; 0x182 <__do_copy_data+0x10>
     17e:	05 90       	lpm	r0, Z+
     180:	0d 92       	st	X+, r0
     182:	a2 33       	cpi	r26, 0x32	; 50
     184:	b1 07       	cpc	r27, r17
     186:	d9 f7       	brne	.-10     	; 0x17e <__do_copy_data+0xc>

00000188 <__do_clear_bss>:
     188:	22 e0       	ldi	r18, 0x02	; 2
     18a:	a2 e3       	ldi	r26, 0x32	; 50
     18c:	b1 e0       	ldi	r27, 0x01	; 1
     18e:	01 c0       	rjmp	.+2      	; 0x192 <.do_clear_bss_start>

00000190 <.do_clear_bss_loop>:
     190:	1d 92       	st	X+, r1

00000192 <.do_clear_bss_start>:
     192:	a4 36       	cpi	r26, 0x64	; 100
     194:	b2 07       	cpc	r27, r18
     196:	e1 f7       	brne	.-8      	; 0x190 <.do_clear_bss_loop>
     198:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <main>
     19c:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <_exit>

000001a0 <__bad_interrupt>:
     1a0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a4 <_ZN14ChannelControl11InitChannelEv>:
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
		                         break;
	}
	
	return param;
}
     1a4:	fc 01       	movw	r30, r24
     1a6:	12 8e       	std	Z+26, r1	; 0x1a
     1a8:	13 8e       	std	Z+27, r1	; 0x1b
     1aa:	10 8a       	std	Z+16, r1	; 0x10
     1ac:	17 86       	std	Z+15, r1	; 0x0f
     1ae:	11 8a       	std	Z+17, r1	; 0x11
     1b0:	12 8a       	std	Z+18, r1	; 0x12
     1b2:	13 8a       	std	Z+19, r1	; 0x13
     1b4:	14 8a       	std	Z+20, r1	; 0x14
     1b6:	16 8a       	std	Z+22, r1	; 0x16
     1b8:	10 82       	st	Z, r1
     1ba:	12 82       	std	Z+2, r1	; 0x02
     1bc:	11 82       	std	Z+1, r1	; 0x01
     1be:	14 86       	std	Z+12, r1	; 0x0c
     1c0:	13 86       	std	Z+11, r1	; 0x0b
     1c2:	17 8a       	std	Z+23, r1	; 0x17
     1c4:	10 8e       	std	Z+24, r1	; 0x18
     1c6:	15 8a       	std	Z+21, r1	; 0x15
     1c8:	14 82       	std	Z+4, r1	; 0x04
     1ca:	16 82       	std	Z+6, r1	; 0x06
     1cc:	17 82       	std	Z+7, r1	; 0x07
     1ce:	10 86       	std	Z+8, r1	; 0x08
     1d0:	11 86       	std	Z+9, r1	; 0x09
     1d2:	12 86       	std	Z+10, r1	; 0x0a
     1d4:	13 82       	std	Z+3, r1	; 0x03
     1d6:	16 86       	std	Z+14, r1	; 0x0e
     1d8:	15 86       	std	Z+13, r1	; 0x0d
     1da:	08 95       	ret

000001dc <_ZN14ChannelControl10VoltageOffEv>:
     1dc:	fc 01       	movw	r30, r24
     1de:	a4 8d       	ldd	r26, Z+28	; 0x1c
     1e0:	b5 8d       	ldd	r27, Z+29	; 0x1d
     1e2:	9c 91       	ld	r25, X
     1e4:	86 8d       	ldd	r24, Z+30	; 0x1e
     1e6:	80 95       	com	r24
     1e8:	89 23       	and	r24, r25
     1ea:	8c 93       	st	X, r24
     1ec:	a7 8d       	ldd	r26, Z+31	; 0x1f
     1ee:	b0 a1       	ldd	r27, Z+32	; 0x20
     1f0:	9c 91       	ld	r25, X
     1f2:	81 a1       	ldd	r24, Z+33	; 0x21
     1f4:	80 95       	com	r24
     1f6:	89 23       	and	r24, r25
     1f8:	8c 93       	st	X, r24
     1fa:	08 95       	ret

000001fc <_ZN14ChannelControl8BackwardEv>:
     1fc:	fc 01       	movw	r30, r24
     1fe:	83 81       	ldd	r24, Z+3	; 0x03
     200:	81 11       	cpse	r24, r1
     202:	05 c0       	rjmp	.+10     	; 0x20e <_ZN14ChannelControl8BackwardEv+0x12>
     204:	96 81       	ldd	r25, Z+6	; 0x06
     206:	82 85       	ldd	r24, Z+10	; 0x0a
     208:	89 17       	cp	r24, r25
     20a:	98 f0       	brcs	.+38     	; 0x232 <_ZN14ChannelControl8BackwardEv+0x36>
     20c:	04 c0       	rjmp	.+8      	; 0x216 <_ZN14ChannelControl8BackwardEv+0x1a>
     20e:	96 81       	ldd	r25, Z+6	; 0x06
     210:	80 85       	ldd	r24, Z+8	; 0x08
     212:	89 17       	cp	r24, r25
     214:	70 f0       	brcs	.+28     	; 0x232 <_ZN14ChannelControl8BackwardEv+0x36>
     216:	a4 8d       	ldd	r26, Z+28	; 0x1c
     218:	b5 8d       	ldd	r27, Z+29	; 0x1d
     21a:	9c 91       	ld	r25, X
     21c:	86 8d       	ldd	r24, Z+30	; 0x1e
     21e:	89 2b       	or	r24, r25
     220:	8c 93       	st	X, r24
     222:	a7 8d       	ldd	r26, Z+31	; 0x1f
     224:	b0 a1       	ldd	r27, Z+32	; 0x20
     226:	9c 91       	ld	r25, X
     228:	81 a1       	ldd	r24, Z+33	; 0x21
     22a:	80 95       	com	r24
     22c:	89 23       	and	r24, r25
     22e:	8c 93       	st	X, r24
     230:	08 95       	ret
     232:	cf 01       	movw	r24, r30
     234:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN14ChannelControl10VoltageOffEv>
     238:	08 95       	ret

0000023a <_ZN14ChannelControl7ForwardEv>:
     23a:	fc 01       	movw	r30, r24
     23c:	a4 8d       	ldd	r26, Z+28	; 0x1c
     23e:	b5 8d       	ldd	r27, Z+29	; 0x1d
     240:	9c 91       	ld	r25, X
     242:	86 8d       	ldd	r24, Z+30	; 0x1e
     244:	80 95       	com	r24
     246:	89 23       	and	r24, r25
     248:	8c 93       	st	X, r24
     24a:	a7 8d       	ldd	r26, Z+31	; 0x1f
     24c:	b0 a1       	ldd	r27, Z+32	; 0x20
     24e:	9c 91       	ld	r25, X
     250:	81 a1       	ldd	r24, Z+33	; 0x21
     252:	89 2b       	or	r24, r25
     254:	8c 93       	st	X, r24
     256:	81 e0       	ldi	r24, 0x01	; 1
     258:	87 8b       	std	Z+23, r24	; 0x17
     25a:	10 8e       	std	Z+24, r1	; 0x18
     25c:	08 95       	ret

0000025e <_ZN14ChannelControl4StopEv>:
     25e:	cf 93       	push	r28
     260:	df 93       	push	r29
     262:	ec 01       	movw	r28, r24
     264:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN14ChannelControl10VoltageOffEv>
     268:	1f 8a       	std	Y+23, r1	; 0x17
     26a:	18 8e       	std	Y+24, r1	; 0x18
     26c:	df 91       	pop	r29
     26e:	cf 91       	pop	r28
     270:	08 95       	ret

00000272 <_ZN14ChannelControl13ForwardHoldOnEv>:
     272:	fc 01       	movw	r30, r24
     274:	81 85       	ldd	r24, Z+9	; 0x09
     276:	88 23       	and	r24, r24
     278:	c1 f0       	breq	.+48     	; 0x2aa <_ZN14ChannelControl13ForwardHoldOnEv+0x38>
     27a:	91 e0       	ldi	r25, 0x01	; 1
     27c:	97 8b       	std	Z+23, r25	; 0x17
     27e:	10 8e       	std	Z+24, r1	; 0x18
     280:	97 81       	ldd	r25, Z+7	; 0x07
     282:	98 17       	cp	r25, r24
     284:	70 f4       	brcc	.+28     	; 0x2a2 <_ZN14ChannelControl13ForwardHoldOnEv+0x30>
     286:	a4 8d       	ldd	r26, Z+28	; 0x1c
     288:	b5 8d       	ldd	r27, Z+29	; 0x1d
     28a:	9c 91       	ld	r25, X
     28c:	86 8d       	ldd	r24, Z+30	; 0x1e
     28e:	80 95       	com	r24
     290:	89 23       	and	r24, r25
     292:	8c 93       	st	X, r24
     294:	a7 8d       	ldd	r26, Z+31	; 0x1f
     296:	b0 a1       	ldd	r27, Z+32	; 0x20
     298:	9c 91       	ld	r25, X
     29a:	81 a1       	ldd	r24, Z+33	; 0x21
     29c:	89 2b       	or	r24, r25
     29e:	8c 93       	st	X, r24
     2a0:	08 95       	ret
     2a2:	cf 01       	movw	r24, r30
     2a4:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN14ChannelControl10VoltageOffEv>
     2a8:	08 95       	ret
     2aa:	cf 01       	movw	r24, r30
     2ac:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
     2b0:	08 95       	ret

000002b2 <_ZN14ChannelControl7ProcessEv>:
     2b2:	4f 92       	push	r4
     2b4:	5f 92       	push	r5
     2b6:	6f 92       	push	r6
     2b8:	7f 92       	push	r7
     2ba:	8f 92       	push	r8
     2bc:	9f 92       	push	r9
     2be:	af 92       	push	r10
     2c0:	bf 92       	push	r11
     2c2:	cf 92       	push	r12
     2c4:	df 92       	push	r13
     2c6:	ef 92       	push	r14
     2c8:	ff 92       	push	r15
     2ca:	0f 93       	push	r16
     2cc:	1f 93       	push	r17
     2ce:	cf 93       	push	r28
     2d0:	df 93       	push	r29
     2d2:	ec 01       	movw	r28, r24
     2d4:	0d 85       	ldd	r16, Y+13	; 0x0d
     2d6:	8e 85       	ldd	r24, Y+14	; 0x0e
     2d8:	80 17       	cp	r24, r16
     2da:	20 f0       	brcs	.+8      	; 0x2e4 <_ZN14ChannelControl7ProcessEv+0x32>
     2dc:	9f 89       	ldd	r25, Y+23	; 0x17
     2de:	91 11       	cpse	r25, r1
     2e0:	79 c1       	rjmp	.+754    	; 0x5d4 <__LOCK_REGION_LENGTH__+0x1d4>
     2e2:	c3 c0       	rjmp	.+390    	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     2e4:	10 e0       	ldi	r17, 0x00	; 0
     2e6:	08 1b       	sub	r16, r24
     2e8:	11 09       	sbc	r17, r1
     2ea:	8f 89       	ldd	r24, Y+23	; 0x17
     2ec:	88 23       	and	r24, r24
     2ee:	29 f0       	breq	.+10     	; 0x2fa <_ZN14ChannelControl7ProcessEv+0x48>
     2f0:	01 15       	cp	r16, r1
     2f2:	11 05       	cpc	r17, r1
     2f4:	11 f4       	brne	.+4      	; 0x2fa <_ZN14ChannelControl7ProcessEv+0x48>
     2f6:	01 e0       	ldi	r16, 0x01	; 1
     2f8:	10 e0       	ldi	r17, 0x00	; 0
     2fa:	89 8d       	ldd	r24, Y+25	; 0x19
     2fc:	81 11       	cpse	r24, r1
     2fe:	15 c0       	rjmp	.+42     	; 0x32a <_ZN14ChannelControl7ProcessEv+0x78>
     300:	ce 01       	movw	r24, r28
     302:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
     306:	2f ef       	ldi	r18, 0xFF	; 255
     308:	89 ef       	ldi	r24, 0xF9	; 249
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	21 50       	subi	r18, 0x01	; 1
     30e:	80 40       	sbci	r24, 0x00	; 0
     310:	90 40       	sbci	r25, 0x00	; 0
     312:	e1 f7       	brne	.-8      	; 0x30c <_ZN14ChannelControl7ProcessEv+0x5a>
     314:	00 c0       	rjmp	.+0      	; 0x316 <_ZN14ChannelControl7ProcessEv+0x64>
     316:	00 00       	nop
     318:	81 e0       	ldi	r24, 0x01	; 1
     31a:	8d 8b       	std	Y+21, r24	; 0x15
     31c:	8f 8b       	std	Y+23, r24	; 0x17
     31e:	18 8e       	std	Y+24, r1	; 0x18
     320:	1c 86       	std	Y+12, r1	; 0x0c
     322:	1b 86       	std	Y+11, r1	; 0x0b
     324:	8a 81       	ldd	r24, Y+2	; 0x02
     326:	81 11       	cpse	r24, r1
     328:	1e 86       	std	Y+14, r1	; 0x0e
     32a:	81 e0       	ldi	r24, 0x01	; 1
     32c:	89 8f       	std	Y+25, r24	; 0x19
     32e:	8a 80       	ldd	r8, Y+2	; 0x02
     330:	88 20       	and	r8, r8
     332:	19 f0       	breq	.+6      	; 0x33a <_ZN14ChannelControl7ProcessEv+0x88>
     334:	2a e0       	ldi	r18, 0x0A	; 10
     336:	30 e0       	ldi	r19, 0x00	; 0
     338:	02 c0       	rjmp	.+4      	; 0x33e <_ZN14ChannelControl7ProcessEv+0x8c>
     33a:	2c e0       	ldi	r18, 0x0C	; 12
     33c:	30 e0       	ldi	r19, 0x00	; 0
     33e:	8c 81       	ldd	r24, Y+4	; 0x04
     340:	88 23       	and	r24, r24
     342:	11 f0       	breq	.+4      	; 0x348 <_ZN14ChannelControl7ProcessEv+0x96>
     344:	2c e0       	ldi	r18, 0x0C	; 12
     346:	30 e0       	ldi	r19, 0x00	; 0
     348:	70 90 3d 01 	lds	r7, 0x013D	; 0x80013d <moving_up_stop>
     34c:	72 9e       	mul	r7, r18
     34e:	50 01       	movw	r10, r0
     350:	73 9e       	mul	r7, r19
     352:	b0 0c       	add	r11, r0
     354:	11 24       	eor	r1, r1
     356:	90 90 3f 01 	lds	r9, 0x013F	; 0x80013f <wait_sec_up>
     35a:	92 9e       	mul	r9, r18
     35c:	c0 01       	movw	r24, r0
     35e:	93 9e       	mul	r9, r19
     360:	90 0d       	add	r25, r0
     362:	11 24       	eor	r1, r1
     364:	96 95       	lsr	r25
     366:	87 95       	ror	r24
     368:	96 95       	lsr	r25
     36a:	87 95       	ror	r24
     36c:	80 9f       	mul	r24, r16
     36e:	60 01       	movw	r12, r0
     370:	81 9f       	mul	r24, r17
     372:	d0 0c       	add	r13, r0
     374:	90 9f       	mul	r25, r16
     376:	d0 0c       	add	r13, r0
     378:	11 24       	eor	r1, r1
     37a:	eb 84       	ldd	r14, Y+11	; 0x0b
     37c:	fc 84       	ldd	r15, Y+12	; 0x0c
     37e:	8f 85       	ldd	r24, Y+15	; 0x0f
     380:	98 89       	ldd	r25, Y+16	; 0x10
     382:	e8 16       	cp	r14, r24
     384:	f9 06       	cpc	r15, r25
     386:	81 f0       	breq	.+32     	; 0x3a8 <_ZN14ChannelControl7ProcessEv+0xf6>
     388:	20 e0       	ldi	r18, 0x00	; 0
     38a:	30 e0       	ldi	r19, 0x00	; 0
     38c:	40 e8       	ldi	r20, 0x80	; 128
     38e:	5f e3       	ldi	r21, 0x3F	; 63
     390:	69 89       	ldd	r22, Y+17	; 0x11
     392:	7a 89       	ldd	r23, Y+18	; 0x12
     394:	8b 89       	ldd	r24, Y+19	; 0x13
     396:	9c 89       	ldd	r25, Y+20	; 0x14
     398:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <__addsf3>
     39c:	69 8b       	std	Y+17, r22	; 0x11
     39e:	7a 8b       	std	Y+18, r23	; 0x12
     3a0:	8b 8b       	std	Y+19, r24	; 0x13
     3a2:	9c 8b       	std	Y+20, r25	; 0x14
     3a4:	f8 8a       	std	Y+16, r15	; 0x10
     3a6:	ef 86       	std	Y+15, r14	; 0x0f
     3a8:	b5 01       	movw	r22, r10
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <__floatunsisf>
     3b2:	9b 01       	movw	r18, r22
     3b4:	ac 01       	movw	r20, r24
     3b6:	69 89       	ldd	r22, Y+17	; 0x11
     3b8:	7a 89       	ldd	r23, Y+18	; 0x12
     3ba:	8b 89       	ldd	r24, Y+19	; 0x13
     3bc:	9c 89       	ldd	r25, Y+20	; 0x14
     3be:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <__gesf2>
     3c2:	88 23       	and	r24, r24
     3c4:	2c f0       	brlt	.+10     	; 0x3d0 <_ZN14ChannelControl7ProcessEv+0x11e>
     3c6:	91 e0       	ldi	r25, 0x01	; 1
     3c8:	79 14       	cp	r7, r9
     3ca:	18 f4       	brcc	.+6      	; 0x3d2 <_ZN14ChannelControl7ProcessEv+0x120>
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	01 c0       	rjmp	.+2      	; 0x3d2 <_ZN14ChannelControl7ProcessEv+0x120>
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	9e 8b       	std	Y+22, r25	; 0x16
     3d4:	ce 14       	cp	r12, r14
     3d6:	df 04       	cpc	r13, r15
     3d8:	88 f0       	brcs	.+34     	; 0x3fc <_ZN14ChannelControl7ProcessEv+0x14a>
     3da:	8e 85       	ldd	r24, Y+14	; 0x0e
     3dc:	84 30       	cpi	r24, 0x04	; 4
     3de:	08 f0       	brcs	.+2      	; 0x3e2 <_ZN14ChannelControl7ProcessEv+0x130>
     3e0:	09 c1       	rjmp	.+530    	; 0x5f4 <__LOCK_REGION_LENGTH__+0x1f4>
     3e2:	28 81       	ld	r18, Y
     3e4:	21 11       	cpse	r18, r1
     3e6:	fa c0       	rjmp	.+500    	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
     3e8:	91 11       	cpse	r25, r1
     3ea:	f8 c0       	rjmp	.+496    	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
     3ec:	ce 01       	movw	r24, r28
     3ee:	0e 94 1d 01 	call	0x23a	; 0x23a <_ZN14ChannelControl7ForwardEv>
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	8d 8b       	std	Y+21, r24	; 0x15
     3f6:	1f 82       	std	Y+7, r1	; 0x07
     3f8:	1d 82       	std	Y+5, r1	; 0x05
     3fa:	37 c0       	rjmp	.+110    	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     3fc:	8d 89       	ldd	r24, Y+21	; 0x15
     3fe:	88 23       	and	r24, r24
     400:	29 f0       	breq	.+10     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     402:	8e 85       	ldd	r24, Y+14	; 0x0e
     404:	84 30       	cpi	r24, 0x04	; 4
     406:	28 f4       	brcc	.+10     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     408:	08 0f       	add	r16, r24
     40a:	0e 87       	std	Y+14, r16	; 0x0e
     40c:	8e 85       	ldd	r24, Y+14	; 0x0e
     40e:	84 30       	cpi	r24, 0x04	; 4
     410:	10 f0       	brcs	.+4      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     412:	81 10       	cpse	r8, r1
     414:	03 c0       	rjmp	.+6      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     416:	1d 8a       	std	Y+21, r1	; 0x15
     418:	1c 86       	std	Y+12, r1	; 0x0c
     41a:	1b 86       	std	Y+11, r1	; 0x0b
     41c:	9d 81       	ldd	r25, Y+5	; 0x05
     41e:	91 11       	cpse	r25, r1
     420:	13 c0       	rjmp	.+38     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
     422:	84 30       	cpi	r24, 0x04	; 4
     424:	f9 f4       	brne	.+62     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     426:	89 85       	ldd	r24, Y+9	; 0x09
     428:	88 23       	and	r24, r24
     42a:	e1 f0       	breq	.+56     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     42c:	ce 01       	movw	r24, r28
     42e:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN14ChannelControl10VoltageOffEv>
     432:	2f ef       	ldi	r18, 0xFF	; 255
     434:	89 ef       	ldi	r24, 0xF9	; 249
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	21 50       	subi	r18, 0x01	; 1
     43a:	80 40       	sbci	r24, 0x00	; 0
     43c:	90 40       	sbci	r25, 0x00	; 0
     43e:	e1 f7       	brne	.-8      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     440:	00 c0       	rjmp	.+0      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     442:	00 00       	nop
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	8d 83       	std	Y+5, r24	; 0x05
     448:	88 81       	ld	r24, Y
     44a:	81 11       	cpse	r24, r1
     44c:	0b c0       	rjmp	.+22     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     44e:	8e 85       	ldd	r24, Y+14	; 0x0e
     450:	84 30       	cpi	r24, 0x04	; 4
     452:	41 f4       	brne	.+16     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     454:	89 85       	ldd	r24, Y+9	; 0x09
     456:	88 23       	and	r24, r24
     458:	29 f0       	breq	.+10     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     45a:	1d 8a       	std	Y+21, r1	; 0x15
     45c:	ce 01       	movw	r24, r28
     45e:	0e 94 39 01 	call	0x272	; 0x272 <_ZN14ChannelControl13ForwardHoldOnEv>
     462:	03 c0       	rjmp	.+6      	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     464:	ce 01       	movw	r24, r28
     466:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
     46a:	8d 85       	ldd	r24, Y+13	; 0x0d
     46c:	0e 85       	ldd	r16, Y+14	; 0x0e
     46e:	80 17       	cp	r24, r16
     470:	20 f0       	brcs	.+8      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     472:	98 8d       	ldd	r25, Y+24	; 0x18
     474:	91 11       	cpse	r25, r1
     476:	b6 c0       	rjmp	.+364    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
     478:	a4 c0       	rjmp	.+328    	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     47a:	10 e0       	ldi	r17, 0x00	; 0
     47c:	08 1b       	sub	r16, r24
     47e:	11 09       	sbc	r17, r1
     480:	88 8d       	ldd	r24, Y+24	; 0x18
     482:	88 23       	and	r24, r24
     484:	29 f0       	breq	.+10     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
     486:	01 15       	cp	r16, r1
     488:	11 05       	cpc	r17, r1
     48a:	11 f4       	brne	.+4      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
     48c:	01 e0       	ldi	r16, 0x01	; 1
     48e:	10 e0       	ldi	r17, 0x00	; 0
     490:	89 8d       	ldd	r24, Y+25	; 0x19
     492:	88 23       	and	r24, r24
     494:	91 f0       	breq	.+36     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
     496:	ce 01       	movw	r24, r28
     498:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
     49c:	2f ef       	ldi	r18, 0xFF	; 255
     49e:	89 ef       	ldi	r24, 0xF9	; 249
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	21 50       	subi	r18, 0x01	; 1
     4a4:	80 40       	sbci	r24, 0x00	; 0
     4a6:	90 40       	sbci	r25, 0x00	; 0
     4a8:	e1 f7       	brne	.-8      	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     4aa:	00 c0       	rjmp	.+0      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     4ac:	00 00       	nop
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	8d 8b       	std	Y+21, r24	; 0x15
     4b2:	88 8f       	std	Y+24, r24	; 0x18
     4b4:	1f 8a       	std	Y+23, r1	; 0x17
     4b6:	1c 86       	std	Y+12, r1	; 0x0c
     4b8:	1b 86       	std	Y+11, r1	; 0x0b
     4ba:	19 8e       	std	Y+25, r1	; 0x19
     4bc:	8b 81       	ldd	r24, Y+3	; 0x03
     4be:	88 23       	and	r24, r24
     4c0:	41 f0       	breq	.+16     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4c2:	68 85       	ldd	r22, Y+8	; 0x08
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	84 e6       	ldi	r24, 0x64	; 100
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <__divmodhi4>
     4ce:	6b 01       	movw	r12, r22
     4d0:	05 c0       	rjmp	.+10     	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
     4d2:	0f 2e       	mov	r0, r31
     4d4:	fa e0       	ldi	r31, 0x0A	; 10
     4d6:	cf 2e       	mov	r12, r31
     4d8:	d1 2c       	mov	r13, r1
     4da:	f0 2d       	mov	r31, r0
     4dc:	bd 84       	ldd	r11, Y+13	; 0x0d
     4de:	b1 10       	cpse	r11, r1
     4e0:	08 c0       	rjmp	.+16     	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
     4e2:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <wait_sec_down>
     4e6:	8c 9d       	mul	r24, r12
     4e8:	40 01       	movw	r8, r0
     4ea:	8d 9d       	mul	r24, r13
     4ec:	90 0c       	add	r9, r0
     4ee:	11 24       	eor	r1, r1
     4f0:	12 c0       	rjmp	.+36     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     4f2:	20 91 3f 01 	lds	r18, 0x013F	; 0x80013f <wait_sec_up>
     4f6:	2c 9d       	mul	r18, r12
     4f8:	c0 01       	movw	r24, r0
     4fa:	2d 9d       	mul	r18, r13
     4fc:	90 0d       	add	r25, r0
     4fe:	11 24       	eor	r1, r1
     500:	96 95       	lsr	r25
     502:	87 95       	ror	r24
     504:	96 95       	lsr	r25
     506:	87 95       	ror	r24
     508:	80 9f       	mul	r24, r16
     50a:	40 01       	movw	r8, r0
     50c:	81 9f       	mul	r24, r17
     50e:	90 0c       	add	r9, r0
     510:	90 9f       	mul	r25, r16
     512:	90 0c       	add	r9, r0
     514:	11 24       	eor	r1, r1
     516:	eb 84       	ldd	r14, Y+11	; 0x0b
     518:	fc 84       	ldd	r15, Y+12	; 0x0c
     51a:	8f 85       	ldd	r24, Y+15	; 0x0f
     51c:	98 89       	ldd	r25, Y+16	; 0x10
     51e:	e8 16       	cp	r14, r24
     520:	f9 06       	cpc	r15, r25
     522:	a9 f1       	breq	.+106    	; 0x58e <__LOCK_REGION_LENGTH__+0x18e>
     524:	49 88       	ldd	r4, Y+17	; 0x11
     526:	5a 88       	ldd	r5, Y+18	; 0x12
     528:	6b 88       	ldd	r6, Y+19	; 0x13
     52a:	7c 88       	ldd	r7, Y+20	; 0x14
     52c:	20 e0       	ldi	r18, 0x00	; 0
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	a9 01       	movw	r20, r18
     532:	c3 01       	movw	r24, r6
     534:	b2 01       	movw	r22, r4
     536:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <__gesf2>
     53a:	18 16       	cp	r1, r24
     53c:	bc f4       	brge	.+46     	; 0x56c <__LOCK_REGION_LENGTH__+0x16c>
     53e:	b6 01       	movw	r22, r12
     540:	80 e0       	ldi	r24, 0x00	; 0
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <__floatunsisf>
     548:	9b 01       	movw	r18, r22
     54a:	ac 01       	movw	r20, r24
     54c:	60 e0       	ldi	r22, 0x00	; 0
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	80 e2       	ldi	r24, 0x20	; 32
     552:	91 e4       	ldi	r25, 0x41	; 65
     554:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <__divsf3>
     558:	9b 01       	movw	r18, r22
     55a:	ac 01       	movw	r20, r24
     55c:	c3 01       	movw	r24, r6
     55e:	b2 01       	movw	r22, r4
     560:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <__subsf3>
     564:	69 8b       	std	Y+17, r22	; 0x11
     566:	7a 8b       	std	Y+18, r23	; 0x12
     568:	8b 8b       	std	Y+19, r24	; 0x13
     56a:	9c 8b       	std	Y+20, r25	; 0x14
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	a9 01       	movw	r20, r18
     572:	69 89       	ldd	r22, Y+17	; 0x11
     574:	7a 89       	ldd	r23, Y+18	; 0x12
     576:	8b 89       	ldd	r24, Y+19	; 0x13
     578:	9c 89       	ldd	r25, Y+20	; 0x14
     57a:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <__cmpsf2>
     57e:	88 23       	and	r24, r24
     580:	24 f4       	brge	.+8      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
     582:	19 8a       	std	Y+17, r1	; 0x11
     584:	1a 8a       	std	Y+18, r1	; 0x12
     586:	1b 8a       	std	Y+19, r1	; 0x13
     588:	1c 8a       	std	Y+20, r1	; 0x14
     58a:	f8 8a       	std	Y+16, r15	; 0x10
     58c:	ef 86       	std	Y+15, r14	; 0x0f
     58e:	8e 14       	cp	r8, r14
     590:	9f 04       	cpc	r9, r15
     592:	48 f0       	brcs	.+18     	; 0x5a6 <__LOCK_REGION_LENGTH__+0x1a6>
     594:	89 81       	ldd	r24, Y+1	; 0x01
     596:	81 11       	cpse	r24, r1
     598:	06 c0       	rjmp	.+12     	; 0x5a6 <__LOCK_REGION_LENGTH__+0x1a6>
     59a:	ce 01       	movw	r24, r28
     59c:	0e 94 fe 00 	call	0x1fc	; 0x1fc <_ZN14ChannelControl8BackwardEv>
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	8d 8b       	std	Y+21, r24	; 0x15
     5a4:	0e c0       	rjmp	.+28     	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     5a6:	8d 89       	ldd	r24, Y+21	; 0x15
     5a8:	88 23       	and	r24, r24
     5aa:	29 f0       	breq	.+10     	; 0x5b6 <__LOCK_REGION_LENGTH__+0x1b6>
     5ac:	bb 20       	and	r11, r11
     5ae:	f1 f0       	breq	.+60     	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     5b0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5b2:	80 1b       	sub	r24, r16
     5b4:	8e 87       	std	Y+14, r24	; 0x0e
     5b6:	1d 8a       	std	Y+21, r1	; 0x15
     5b8:	1c 86       	std	Y+12, r1	; 0x0c
     5ba:	1b 86       	std	Y+11, r1	; 0x0b
     5bc:	ce 01       	movw	r24, r28
     5be:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
     5c2:	89 81       	ldd	r24, Y+1	; 0x01
     5c4:	88 23       	and	r24, r24
     5c6:	21 f0       	breq	.+8      	; 0x5d0 <__LOCK_REGION_LENGTH__+0x1d0>
     5c8:	19 8a       	std	Y+17, r1	; 0x11
     5ca:	1a 8a       	std	Y+18, r1	; 0x12
     5cc:	1b 8a       	std	Y+19, r1	; 0x13
     5ce:	1c 8a       	std	Y+20, r1	; 0x14
     5d0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5d2:	16 c0       	rjmp	.+44     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5d4:	10 e0       	ldi	r17, 0x00	; 0
     5d6:	08 1b       	sub	r16, r24
     5d8:	11 09       	sbc	r17, r1
     5da:	8a ce       	rjmp	.-748    	; 0x2f0 <_ZN14ChannelControl7ProcessEv+0x3e>
     5dc:	9d 89       	ldd	r25, Y+21	; 0x15
     5de:	99 23       	and	r25, r25
     5e0:	69 f0       	breq	.+26     	; 0x5fc <__LOCK_REGION_LENGTH__+0x1fc>
     5e2:	12 cf       	rjmp	.-476    	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     5e4:	10 e0       	ldi	r17, 0x00	; 0
     5e6:	08 1b       	sub	r16, r24
     5e8:	11 09       	sbc	r17, r1
     5ea:	4d cf       	rjmp	.-358    	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
     5ec:	1e 86       	std	Y+14, r1	; 0x0e
     5ee:	e3 cf       	rjmp	.-58     	; 0x5b6 <__LOCK_REGION_LENGTH__+0x1b6>
     5f0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5f2:	0f cf       	rjmp	.-482    	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     5f4:	8d 89       	ldd	r24, Y+21	; 0x15
     5f6:	81 11       	cpse	r24, r1
     5f8:	fb cf       	rjmp	.-10     	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
     5fa:	08 cf       	rjmp	.-496    	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     5fc:	8e 85       	ldd	r24, Y+14	; 0x0e
     5fe:	0b cf       	rjmp	.-490    	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	ff 90       	pop	r15
     60a:	ef 90       	pop	r14
     60c:	df 90       	pop	r13
     60e:	cf 90       	pop	r12
     610:	bf 90       	pop	r11
     612:	af 90       	pop	r10
     614:	9f 90       	pop	r9
     616:	8f 90       	pop	r8
     618:	7f 90       	pop	r7
     61a:	6f 90       	pop	r6
     61c:	5f 90       	pop	r5
     61e:	4f 90       	pop	r4
     620:	08 95       	ret

00000622 <_Z10LoadEepromv>:


void LoadEeprom(){
     622:	0f 93       	push	r16
     624:	1f 93       	push	r17
     626:	cf 93       	push	r28
     628:	df 93       	push	r29
	
   unsigned char tmp = 0;
   int i = 0;

	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
     62a:	8e e1       	ldi	r24, 0x1E	; 30
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <eeprom_read_byte>
     632:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <wait_sec_up>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     636:	8f e1       	ldi	r24, 0x1F	; 31
     638:	9e e4       	ldi	r25, 0x4E	; 78
     63a:	01 97       	sbiw	r24, 0x01	; 1
     63c:	f1 f7       	brne	.-4      	; 0x63a <_Z10LoadEepromv+0x18>
     63e:	00 c0       	rjmp	.+0      	; 0x640 <_Z10LoadEepromv+0x1e>
     640:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
     642:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <wait_sec_up>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
     646:	9d ef       	ldi	r25, 0xFD	; 253
     648:	98 0f       	add	r25, r24
     64a:	92 36       	cpi	r25, 0x62	; 98
     64c:	80 f0       	brcs	.+32     	; 0x66e <_Z10LoadEepromv+0x4c>
	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
	if (wait_sec_up != tmp)
     64e:	89 30       	cpi	r24, 0x09	; 9
     650:	71 f0       	breq	.+28     	; 0x66e <_Z10LoadEepromv+0x4c>
	{
		wait_sec_up = tmp;
     652:	89 e0       	ldi	r24, 0x09	; 9
     654:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <wait_sec_up>
		eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     658:	69 e0       	ldi	r22, 0x09	; 9
     65a:	8e e1       	ldi	r24, 0x1E	; 30
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
     662:	cf e1       	ldi	r28, 0x1F	; 31
     664:	de e4       	ldi	r29, 0x4E	; 78
     666:	21 97       	sbiw	r28, 0x01	; 1
     668:	f1 f7       	brne	.-4      	; 0x666 <_Z10LoadEepromv+0x44>
     66a:	00 c0       	rjmp	.+0      	; 0x66c <_Z10LoadEepromv+0x4a>
     66c:	00 00       	nop
		_delay_ms(5);
	}
	
	
	wait_sec_down = eeprom_read_byte(&eeprom_wait_sec_down);
     66e:	80 e2       	ldi	r24, 0x20	; 32
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <eeprom_read_byte>
     676:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <wait_sec_down>
     67a:	8f e1       	ldi	r24, 0x1F	; 31
     67c:	9e e4       	ldi	r25, 0x4E	; 78
     67e:	01 97       	sbiw	r24, 0x01	; 1
     680:	f1 f7       	brne	.-4      	; 0x67e <_Z10LoadEepromv+0x5c>
     682:	00 c0       	rjmp	.+0      	; 0x684 <_Z10LoadEepromv+0x62>
     684:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
     686:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <wait_sec_down>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
     68a:	9d ef       	ldi	r25, 0xFD	; 253
     68c:	98 0f       	add	r25, r24
     68e:	92 36       	cpi	r25, 0x62	; 98
     690:	80 f0       	brcs	.+32     	; 0x6b2 <_Z10LoadEepromv+0x90>
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
	
	if (wait_sec_down != tmp)
     692:	84 31       	cpi	r24, 0x14	; 20
     694:	71 f0       	breq	.+28     	; 0x6b2 <_Z10LoadEepromv+0x90>
	{
		wait_sec_down = tmp;
     696:	84 e1       	ldi	r24, 0x14	; 20
     698:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <wait_sec_down>
		eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     69c:	64 e1       	ldi	r22, 0x14	; 20
     69e:	80 e2       	ldi	r24, 0x20	; 32
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
     6a6:	cf e1       	ldi	r28, 0x1F	; 31
     6a8:	de e4       	ldi	r29, 0x4E	; 78
     6aa:	21 97       	sbiw	r28, 0x01	; 1
     6ac:	f1 f7       	brne	.-4      	; 0x6aa <_Z10LoadEepromv+0x88>
     6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <_Z10LoadEepromv+0x8e>
     6b0:	00 00       	nop
		_delay_ms(5);
	}
	
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
     6b2:	8f e1       	ldi	r24, 0x1F	; 31
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <eeprom_read_byte>
     6ba:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <moving_up_stop>
     6be:	8f e1       	ldi	r24, 0x1F	; 31
     6c0:	9e e4       	ldi	r25, 0x4E	; 78
     6c2:	01 97       	sbiw	r24, 0x01	; 1
     6c4:	f1 f7       	brne	.-4      	; 0x6c2 <_Z10LoadEepromv+0xa0>
     6c6:	00 c0       	rjmp	.+0      	; 0x6c8 <_Z10LoadEepromv+0xa6>
     6c8:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
     6ca:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <moving_up_stop>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
     6ce:	85 36       	cpi	r24, 0x65	; 101
     6d0:	80 f0       	brcs	.+32     	; 0x6f2 <_Z10LoadEepromv+0xd0>
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
	if  (moving_up_stop != tmp)
     6d2:	8a 30       	cpi	r24, 0x0A	; 10
     6d4:	71 f0       	breq	.+28     	; 0x6f2 <_Z10LoadEepromv+0xd0>
	{
		moving_up_stop =tmp;
     6d6:	8a e0       	ldi	r24, 0x0A	; 10
     6d8:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <moving_up_stop>
		eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     6dc:	6a e0       	ldi	r22, 0x0A	; 10
     6de:	8f e1       	ldi	r24, 0x1F	; 31
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
     6e6:	cf e1       	ldi	r28, 0x1F	; 31
     6e8:	de e4       	ldi	r29, 0x4E	; 78
     6ea:	21 97       	sbiw	r28, 0x01	; 1
     6ec:	f1 f7       	brne	.-4      	; 0x6ea <_Z10LoadEepromv+0xc8>
     6ee:	00 c0       	rjmp	.+0      	; 0x6f0 <_Z10LoadEepromv+0xce>
     6f0:	00 00       	nop
		_delay_ms(5);
	}
	 
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
     6f2:	4a e0       	ldi	r20, 0x0A	; 10
     6f4:	50 e0       	ldi	r21, 0x00	; 0
     6f6:	64 e1       	ldi	r22, 0x14	; 20
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	89 e8       	ldi	r24, 0x89	; 137
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <eeprom_read_block>
     702:	8f e1       	ldi	r24, 0x1F	; 31
     704:	9e e4       	ldi	r25, 0x4E	; 78
     706:	01 97       	sbiw	r24, 0x01	; 1
     708:	f1 f7       	brne	.-4      	; 0x706 <_Z10LoadEepromv+0xe4>
     70a:	00 c0       	rjmp	.+0      	; 0x70c <_Z10LoadEepromv+0xea>
     70c:	00 00       	nop
     70e:	e9 e8       	ldi	r30, 0x89	; 137
     710:	f1 e0       	ldi	r31, 0x01	; 1
     712:	c8 e2       	ldi	r28, 0x28	; 40
     714:	d1 e0       	ldi	r29, 0x01	; 1
     716:	23 e9       	ldi	r18, 0x93	; 147
     718:	31 e0       	ldi	r19, 0x01	; 1
     71a:	de 01       	movw	r26, r28
	 _delay_ms(5);
	
	tmp = 0;
     71c:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     71e:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
     720:	80 81       	ld	r24, Z
     722:	81 50       	subi	r24, 0x01	; 1
     724:	83 36       	cpi	r24, 0x63	; 99
     726:	18 f0       	brcs	.+6      	; 0x72e <_Z10LoadEepromv+0x10c>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
     728:	8c 91       	ld	r24, X
     72a:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     72c:	94 2f       	mov	r25, r20
     72e:	31 96       	adiw	r30, 0x01	; 1
     730:	11 96       	adiw	r26, 0x01	; 1
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     732:	e2 17       	cp	r30, r18
     734:	f3 07       	cpc	r31, r19
     736:	a1 f7       	brne	.-24     	; 0x720 <_Z10LoadEepromv+0xfe>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
	}
	
	if (tmp){
     738:	99 23       	and	r25, r25
     73a:	71 f0       	breq	.+28     	; 0x758 <_Z10LoadEepromv+0x136>
		eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     73c:	4a e0       	ldi	r20, 0x0A	; 10
     73e:	50 e0       	ldi	r21, 0x00	; 0
     740:	64 e1       	ldi	r22, 0x14	; 20
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	89 e8       	ldi	r24, 0x89	; 137
     746:	91 e0       	ldi	r25, 0x01	; 1
     748:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
     74c:	8f e1       	ldi	r24, 0x1F	; 31
     74e:	9e e4       	ldi	r25, 0x4E	; 78
     750:	01 97       	sbiw	r24, 0x01	; 1
     752:	f1 f7       	brne	.-4      	; 0x750 <_Z10LoadEepromv+0x12e>
     754:	00 c0       	rjmp	.+0      	; 0x756 <_Z10LoadEepromv+0x134>
     756:	00 00       	nop
		_delay_ms(5);	
	}
	
	
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
     758:	4a e0       	ldi	r20, 0x0A	; 10
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	6a e0       	ldi	r22, 0x0A	; 10
     75e:	70 e0       	ldi	r23, 0x00	; 0
     760:	85 ea       	ldi	r24, 0xA5	; 165
     762:	91 e0       	ldi	r25, 0x01	; 1
     764:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <eeprom_read_block>
     768:	8f e1       	ldi	r24, 0x1F	; 31
     76a:	9e e4       	ldi	r25, 0x4E	; 78
     76c:	01 97       	sbiw	r24, 0x01	; 1
     76e:	f1 f7       	brne	.-4      	; 0x76c <_Z10LoadEepromv+0x14a>
     770:	00 c0       	rjmp	.+0      	; 0x772 <_Z10LoadEepromv+0x150>
     772:	00 00       	nop
     774:	e5 ea       	ldi	r30, 0xA5	; 165
     776:	f1 e0       	ldi	r31, 0x01	; 1
     778:	2f ea       	ldi	r18, 0xAF	; 175
     77a:	31 e0       	ldi	r19, 0x01	; 1
	 _delay_ms(5);
	
	tmp = 0;
     77c:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     77e:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
     780:	80 81       	ld	r24, Z
     782:	81 50       	subi	r24, 0x01	; 1
     784:	83 36       	cpi	r24, 0x63	; 99
     786:	18 f0       	brcs	.+6      	; 0x78e <_Z10LoadEepromv+0x16c>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
     788:	88 81       	ld	r24, Y
     78a:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     78c:	94 2f       	mov	r25, r20
     78e:	31 96       	adiw	r30, 0x01	; 1
     790:	21 96       	adiw	r28, 0x01	; 1
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     792:	e2 17       	cp	r30, r18
     794:	f3 07       	cpc	r31, r19
     796:	a1 f7       	brne	.-24     	; 0x780 <_Z10LoadEepromv+0x15e>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
	}
	
	if (tmp){
     798:	99 23       	and	r25, r25
     79a:	41 f0       	breq	.+16     	; 0x7ac <_Z10LoadEepromv+0x18a>
		eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);	
     79c:	4a e0       	ldi	r20, 0x0A	; 10
     79e:	50 e0       	ldi	r21, 0x00	; 0
     7a0:	6a e0       	ldi	r22, 0x0A	; 10
     7a2:	70 e0       	ldi	r23, 0x00	; 0
     7a4:	85 ea       	ldi	r24, 0xA5	; 165
     7a6:	91 e0       	ldi	r25, 0x01	; 1
     7a8:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
	}
	
	
	//reading  30..35 protection data
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
     7ac:	46 e0       	ldi	r20, 0x06	; 6
     7ae:	50 e0       	ldi	r21, 0x00	; 0
     7b0:	64 e0       	ldi	r22, 0x04	; 4
     7b2:	70 e0       	ldi	r23, 0x00	; 0
     7b4:	86 e3       	ldi	r24, 0x36	; 54
     7b6:	91 e0       	ldi	r25, 0x01	; 1
     7b8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <eeprom_read_block>
     7bc:	cf e1       	ldi	r28, 0x1F	; 31
     7be:	de e4       	ldi	r29, 0x4E	; 78
     7c0:	21 97       	sbiw	r28, 0x01	; 1
     7c2:	f1 f7       	brne	.-4      	; 0x7c0 <_Z10LoadEepromv+0x19e>
     7c4:	00 c0       	rjmp	.+0      	; 0x7c6 <_Z10LoadEepromv+0x1a4>
     7c6:	00 00       	nop
     7c8:	a6 e3       	ldi	r26, 0x36	; 54
     7ca:	b1 e0       	ldi	r27, 0x01	; 1
     7cc:	e0 e1       	ldi	r30, 0x10	; 16
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	48 e2       	ldi	r20, 0x28	; 40
     7d2:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     7d4:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7d6:	71 e0       	ldi	r23, 0x01	; 1
     7d8:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
     7da:	8c 91       	ld	r24, X
     7dc:	9f 01       	movw	r18, r30
     7de:	92 81       	ldd	r25, Z+2	; 0x02
     7e0:	98 17       	cp	r25, r24
     7e2:	18 f0       	brcs	.+6      	; 0x7ea <_Z10LoadEepromv+0x1c8>
     7e4:	91 81       	ldd	r25, Z+1	; 0x01
     7e6:	89 17       	cp	r24, r25
     7e8:	28 f4       	brcc	.+10     	; 0x7f4 <_Z10LoadEepromv+0x1d2>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
     7ea:	e9 01       	movw	r28, r18
     7ec:	88 81       	ld	r24, Y
     7ee:	e8 01       	movw	r28, r16
     7f0:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7f2:	67 2f       	mov	r22, r23
     7f4:	11 96       	adiw	r26, 0x01	; 1
     7f6:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
     7f8:	e4 17       	cp	r30, r20
     7fa:	f5 07       	cpc	r31, r21
     7fc:	69 f7       	brne	.-38     	; 0x7d8 <_Z10LoadEepromv+0x1b6>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
	}
	
	if (tmp){
     7fe:	66 23       	and	r22, r22
     800:	71 f0       	breq	.+28     	; 0x81e <_Z10LoadEepromv+0x1fc>
		eeprom_write_block((void*)&protection,(void*)&protection_eeprom, PROTECTIONS_COUNT);
     802:	46 e0       	ldi	r20, 0x06	; 6
     804:	50 e0       	ldi	r21, 0x00	; 0
     806:	64 e0       	ldi	r22, 0x04	; 4
     808:	70 e0       	ldi	r23, 0x00	; 0
     80a:	86 e3       	ldi	r24, 0x36	; 54
     80c:	91 e0       	ldi	r25, 0x01	; 1
     80e:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
     812:	8f e1       	ldi	r24, 0x1F	; 31
     814:	9e e4       	ldi	r25, 0x4E	; 78
     816:	01 97       	sbiw	r24, 0x01	; 1
     818:	f1 f7       	brne	.-4      	; 0x816 <_Z10LoadEepromv+0x1f4>
     81a:	00 c0       	rjmp	.+0      	; 0x81c <_Z10LoadEepromv+0x1fa>
     81c:	00 00       	nop
		_delay_ms(5);
	}
	
	//reading  36..39 drive speed settings on normal and WATER mode, HOLD ON function
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
     81e:	44 e0       	ldi	r20, 0x04	; 4
     820:	50 e0       	ldi	r21, 0x00	; 0
     822:	60 e0       	ldi	r22, 0x00	; 0
     824:	70 e0       	ldi	r23, 0x00	; 0
     826:	82 e3       	ldi	r24, 0x32	; 50
     828:	91 e0       	ldi	r25, 0x01	; 1
     82a:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <eeprom_read_block>
     82e:	cf e1       	ldi	r28, 0x1F	; 31
     830:	de e4       	ldi	r29, 0x4E	; 78
     832:	21 97       	sbiw	r28, 0x01	; 1
     834:	f1 f7       	brne	.-4      	; 0x832 <_Z10LoadEepromv+0x210>
     836:	00 c0       	rjmp	.+0      	; 0x838 <_Z10LoadEepromv+0x216>
     838:	00 00       	nop
     83a:	a2 e3       	ldi	r26, 0x32	; 50
     83c:	b1 e0       	ldi	r27, 0x01	; 1
     83e:	e0 e0       	ldi	r30, 0x00	; 0
     840:	f1 e0       	ldi	r31, 0x01	; 1
     842:	40 e1       	ldi	r20, 0x10	; 16
     844:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     846:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     848:	71 e0       	ldi	r23, 0x01	; 1
     84a:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
     84c:	8c 91       	ld	r24, X
     84e:	9f 01       	movw	r18, r30
     850:	92 81       	ldd	r25, Z+2	; 0x02
     852:	98 17       	cp	r25, r24
     854:	18 f0       	brcs	.+6      	; 0x85c <_Z10LoadEepromv+0x23a>
     856:	91 81       	ldd	r25, Z+1	; 0x01
     858:	89 17       	cp	r24, r25
     85a:	28 f4       	brcc	.+10     	; 0x866 <_Z10LoadEepromv+0x244>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
     85c:	e9 01       	movw	r28, r18
     85e:	88 81       	ld	r24, Y
     860:	e8 01       	movw	r28, r16
     862:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     864:	67 2f       	mov	r22, r23
     866:	11 96       	adiw	r26, 0x01	; 1
     868:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
     86a:	4e 17       	cp	r20, r30
     86c:	5f 07       	cpc	r21, r31
     86e:	69 f7       	brne	.-38     	; 0x84a <_Z10LoadEepromv+0x228>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
	}
	
	if (tmp){
     870:	66 23       	and	r22, r22
     872:	69 f0       	breq	.+26     	; 0x88e <_Z10LoadEepromv+0x26c>
		eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving, 4);
     874:	44 e0       	ldi	r20, 0x04	; 4
     876:	50 e0       	ldi	r21, 0x00	; 0
     878:	62 e3       	ldi	r22, 0x32	; 50
     87a:	71 e0       	ldi	r23, 0x01	; 1
     87c:	cb 01       	movw	r24, r22
     87e:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
     882:	8f e1       	ldi	r24, 0x1F	; 31
     884:	9e e4       	ldi	r25, 0x4E	; 78
     886:	01 97       	sbiw	r24, 0x01	; 1
     888:	f1 f7       	brne	.-4      	; 0x886 <_Z10LoadEepromv+0x264>
     88a:	00 c0       	rjmp	.+0      	; 0x88c <_Z10LoadEepromv+0x26a>
     88c:	00 00       	nop
		_delay_ms(5);
	}
}
     88e:	df 91       	pop	r29
     890:	cf 91       	pop	r28
     892:	1f 91       	pop	r17
     894:	0f 91       	pop	r16
     896:	08 95       	ret

00000898 <_Z11WriteEepromc>:

void WriteEeprom(char paramfromdisp_addr)
{
	cli();
     898:	f8 94       	cli
	switch (paramfromdisp_addr)
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	fc 01       	movw	r30, r24
     89e:	31 97       	sbiw	r30, 0x01	; 1
     8a0:	e7 32       	cpi	r30, 0x27	; 39
     8a2:	f1 05       	cpc	r31, r1
     8a4:	e0 f5       	brcc	.+120    	; 0x91e <__stack+0x1f>
     8a6:	e2 5c       	subi	r30, 0xC2	; 194
     8a8:	ff 4f       	sbci	r31, 0xFF	; 255
     8aa:	0c 94 f9 0e 	jmp	0x1df2	; 0x1df2 <__tablejump2__>
	{
		case ADDR_WAIT_SEC_UP:   eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     8ae:	60 91 3f 01 	lds	r22, 0x013F	; 0x80013f <wait_sec_up>
     8b2:	8e e1       	ldi	r24, 0x1E	; 30
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
		                         break;
     8ba:	31 c0       	rjmp	.+98     	; 0x91e <__stack+0x1f>
		case ADDR_WAIT_SEC_DOWN: eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     8bc:	60 91 3e 01 	lds	r22, 0x013E	; 0x80013e <wait_sec_down>
     8c0:	80 e2       	ldi	r24, 0x20	; 32
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
	                        	 break;
     8c8:	2a c0       	rjmp	.+84     	; 0x91e <__stack+0x1f>
		case ADDR_MOVING_UP_STOP: eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     8ca:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <moving_up_stop>
     8ce:	8f e1       	ldi	r24, 0x1F	; 31
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <eeprom_write_byte>
			                     break;		
     8d6:	23 c0       	rjmp	.+70     	; 0x91e <__stack+0x1f>
		case 10 ... 19: 	     eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     8d8:	4a e0       	ldi	r20, 0x0A	; 10
     8da:	50 e0       	ldi	r21, 0x00	; 0
     8dc:	64 e1       	ldi	r22, 0x14	; 20
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	89 e8       	ldi	r24, 0x89	; 137
     8e2:	91 e0       	ldi	r25, 0x01	; 1
     8e4:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
		                         break;
     8e8:	1a c0       	rjmp	.+52     	; 0x91e <__stack+0x1f>
		case 20 ... 29: 	     eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);
     8ea:	4a e0       	ldi	r20, 0x0A	; 10
     8ec:	50 e0       	ldi	r21, 0x00	; 0
     8ee:	6a e0       	ldi	r22, 0x0A	; 10
     8f0:	70 e0       	ldi	r23, 0x00	; 0
     8f2:	85 ea       	ldi	r24, 0xA5	; 165
     8f4:	91 e0       	ldi	r25, 0x01	; 1
     8f6:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
		                         break;					
     8fa:	11 c0       	rjmp	.+34     	; 0x91e <__stack+0x1f>
		case 30 ... 35: 	     eeprom_write_block((void*)&protection,(void*)&protection_eeprom, 6);
     8fc:	46 e0       	ldi	r20, 0x06	; 6
     8fe:	50 e0       	ldi	r21, 0x00	; 0
     900:	64 e0       	ldi	r22, 0x04	; 4
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	86 e3       	ldi	r24, 0x36	; 54
     906:	91 e0       	ldi	r25, 0x01	; 1
     908:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
	                         	 break;	
     90c:	08 c0       	rjmp	.+16     	; 0x91e <__stack+0x1f>
		case 36 ... 39: 	     eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving_eeprom, 4);
     90e:	44 e0       	ldi	r20, 0x04	; 4
     910:	50 e0       	ldi	r21, 0x00	; 0
     912:	60 e0       	ldi	r22, 0x00	; 0
     914:	70 e0       	ldi	r23, 0x00	; 0
     916:	82 e3       	ldi	r24, 0x32	; 50
     918:	91 e0       	ldi	r25, 0x01	; 1
     91a:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <eeprom_write_block>
								 break;										 					 							 
	}
	
    sei();
     91e:	78 94       	sei
     920:	8f e1       	ldi	r24, 0x1F	; 31
     922:	9e e4       	ldi	r25, 0x4E	; 78
     924:	01 97       	sbiw	r24, 0x01	; 1
     926:	f1 f7       	brne	.-4      	; 0x924 <__stack+0x25>
     928:	00 c0       	rjmp	.+0      	; 0x92a <__stack+0x2b>
     92a:	00 00       	nop
     92c:	08 95       	ret

0000092e <_Z14_switch_filterP12SwitchFilter>:
	_delay_ms(5);
		
}

bool _switch_filter(SwitchFilter * source)
{
     92e:	fc 01       	movw	r30, r24
	bool result = false;
	
	source->outstate = 0;
     930:	10 82       	st	Z, r1
		
	if (!((*source->port) & source->pin))
     932:	a2 81       	ldd	r26, Z+2	; 0x02
     934:	b3 81       	ldd	r27, Z+3	; 0x03
     936:	9c 91       	ld	r25, X
     938:	84 81       	ldd	r24, Z+4	; 0x04
     93a:	89 23       	and	r24, r25
     93c:	a9 f4       	brne	.+42     	; 0x968 <_Z14_switch_filterP12SwitchFilter+0x3a>
	{
		if (source->curr_scan >= source->scanrate){
     93e:	85 81       	ldd	r24, Z+5	; 0x05
     940:	91 81       	ldd	r25, Z+1	; 0x01
     942:	89 17       	cp	r24, r25
     944:	48 f0       	brcs	.+18     	; 0x958 <_Z14_switch_filterP12SwitchFilter+0x2a>
			
		    if (source->off) 
     946:	87 81       	ldd	r24, Z+7	; 0x07
     948:	88 23       	and	r24, r24
     94a:	19 f0       	breq	.+6      	; 0x952 <_Z14_switch_filterP12SwitchFilter+0x24>
			{
				source->on_trigger = true;
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	80 87       	std	Z+8, r24	; 0x08
			    source->protection_reset = true;
     950:	82 87       	std	Z+10, r24	; 0x0a
			}
			
		    
			source->off = false;
     952:	17 82       	std	Z+7, r1	; 0x07
			
			result = true;
     954:	81 e0       	ldi	r24, 0x01	; 1
     956:	03 c0       	rjmp	.+6      	; 0x95e <_Z14_switch_filterP12SwitchFilter+0x30>
		} else
	
		source->curr_scan++;
     958:	8f 5f       	subi	r24, 0xFF	; 255
     95a:	85 83       	std	Z+5, r24	; 0x05
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     95c:	80 e0       	ldi	r24, 0x00	; 0
		} else
	
		source->curr_scan++;
		
		
		if  (source->scanrate == 0xFF) source->curr_scan = 0;
     95e:	91 81       	ldd	r25, Z+1	; 0x01
     960:	9f 3f       	cpi	r25, 0xFF	; 255
     962:	59 f4       	brne	.+22     	; 0x97a <_Z14_switch_filterP12SwitchFilter+0x4c>
     964:	15 82       	std	Z+5, r1	; 0x05
     966:	09 c0       	rjmp	.+18     	; 0x97a <_Z14_switch_filterP12SwitchFilter+0x4c>
		
	} else
	{
		if (!source->off) source->off_trigger = true;
     968:	87 81       	ldd	r24, Z+7	; 0x07
     96a:	81 11       	cpse	r24, r1
     96c:	02 c0       	rjmp	.+4      	; 0x972 <_Z14_switch_filterP12SwitchFilter+0x44>
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	81 87       	std	Z+9, r24	; 0x09
		
	    source->curr_scan = 0;	
     972:	15 82       	std	Z+5, r1	; 0x05
		source->off = true;
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	87 83       	std	Z+7, r24	; 0x07
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     978:	80 e0       	ldi	r24, 0x00	; 0
	    source->curr_scan = 0;	
		source->off = true;

	}
	
	if (source->reset) result = false;
     97a:	96 81       	ldd	r25, Z+6	; 0x06
     97c:	91 11       	cpse	r25, r1
     97e:	80 e0       	ldi	r24, 0x00	; 0
	
	return result;
}
     980:	08 95       	ret

00000982 <_Z16_joystick_filterP14JoystickFilter>:


void _joystick_filter(JoystickFilter * source)
{
     982:	0f 93       	push	r16
     984:	1f 93       	push	r17
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	8c 01       	movw	r16, r24
	int i = 0;
	
	if ((source->in_value < source->steps[0]) || (source->in_value > source->steps[9]))
     98c:	dc 01       	movw	r26, r24
     98e:	4d 91       	ld	r20, X+
     990:	5c 91       	ld	r21, X
     992:	11 97       	sbiw	r26, 0x01	; 1
     994:	1d 96       	adiw	r26, 0x0d	; 13
     996:	8c 91       	ld	r24, X
     998:	1d 97       	sbiw	r26, 0x0d	; 13
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	48 17       	cp	r20, r24
     99e:	59 07       	cpc	r21, r25
     9a0:	30 f0       	brcs	.+12     	; 0x9ae <_Z16_joystick_filterP14JoystickFilter+0x2c>
     9a2:	56 96       	adiw	r26, 0x16	; 22
     9a4:	8c 91       	ld	r24, X
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	84 17       	cp	r24, r20
     9aa:	95 07       	cpc	r25, r21
     9ac:	28 f4       	brcc	.+10     	; 0x9b8 <_Z16_joystick_filterP14JoystickFilter+0x36>
	{
		source->joystick_step = 0;
     9ae:	e8 01       	movw	r28, r16
     9b0:	18 8e       	std	Y+24, r1	; 0x18
     9b2:	1f 8a       	std	Y+23, r1	; 0x17
		source->enabled = false;
     9b4:	1b 8e       	std	Y+27, r1	; 0x1b
     9b6:	58 c0       	rjmp	.+176    	; 0xa68 <_Z16_joystick_filterP14JoystickFilter+0xe6>
	} 
	else
	
	{
	
		source->enabled = true;	
     9b8:	81 e0       	ldi	r24, 0x01	; 1
     9ba:	f8 01       	movw	r30, r16
     9bc:	83 8f       	std	Z+27, r24	; 0x1b
     9be:	d8 01       	movw	r26, r16
     9c0:	24 e0       	ldi	r18, 0x04	; 4
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	bd 01       	movw	r22, r26
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
		if ((source->in_value > source->steps[i]) && (source->in_value <= source->steps[i+1]))
     9c6:	1d 96       	adiw	r26, 0x0d	; 13
     9c8:	8c 91       	ld	r24, X
     9ca:	1d 97       	sbiw	r26, 0x0d	; 13
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	84 17       	cp	r24, r20
     9d0:	95 07       	cpc	r25, r21
     9d2:	c8 f4       	brcc	.+50     	; 0xa06 <_Z16_joystick_filterP14JoystickFilter+0x84>
     9d4:	1e 96       	adiw	r26, 0x0e	; 14
     9d6:	8c 91       	ld	r24, X
     9d8:	1e 97       	sbiw	r26, 0x0e	; 14
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	84 17       	cp	r24, r20
     9de:	95 07       	cpc	r25, r21
     9e0:	90 f0       	brcs	.+36     	; 0xa06 <_Z16_joystick_filterP14JoystickFilter+0x84>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     9e2:	12 96       	adiw	r26, 0x02	; 2
     9e4:	8c 91       	ld	r24, X
     9e6:	12 97       	sbiw	r26, 0x02	; 2
     9e8:	e8 01       	movw	r28, r16
     9ea:	9c 85       	ldd	r25, Y+12	; 0x0c
     9ec:	89 17       	cp	r24, r25
     9ee:	18 f0       	brcs	.+6      	; 0x9f6 <_Z16_joystick_filterP14JoystickFilter+0x74>
			
				source->joystick_step = 4-i;
     9f0:	38 8f       	std	Y+24, r19	; 0x18
     9f2:	2f 8b       	std	Y+23, r18	; 0x17
     9f4:	03 c0       	rjmp	.+6      	; 0x9fc <_Z16_joystick_filterP14JoystickFilter+0x7a>
					
			} else
					
			source->step_scan[i]++;
     9f6:	8f 5f       	subi	r24, 0xFF	; 255
     9f8:	ed 01       	movw	r28, r26
     9fa:	8a 83       	std	Y+2, r24	; 0x02
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     9fc:	9f 3f       	cpi	r25, 0xFF	; 255
     9fe:	29 f4       	brne	.+10     	; 0xa0a <_Z16_joystick_filterP14JoystickFilter+0x88>
     a00:	eb 01       	movw	r28, r22
     a02:	1a 82       	std	Y+2, r1	; 0x02
     a04:	02 c0       	rjmp	.+4      	; 0xa0a <_Z16_joystick_filterP14JoystickFilter+0x88>
		
		}
		else
		source->step_scan[i] = 0;
     a06:	eb 01       	movw	r28, r22
     a08:	1a 82       	std	Y+2, r1	; 0x02
     a0a:	21 50       	subi	r18, 0x01	; 1
     a0c:	31 09       	sbc	r19, r1
     a0e:	11 96       	adiw	r26, 0x01	; 1
	
	{
	
		source->enabled = true;	
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
     a10:	2f 3f       	cpi	r18, 0xFF	; 255
     a12:	df ef       	ldi	r29, 0xFF	; 255
     a14:	3d 07       	cpc	r19, r29
     a16:	b1 f6       	brne	.-84     	; 0x9c4 <_Z16_joystick_filterP14JoystickFilter+0x42>
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
		if ((source->in_value < source->steps[i]) && (source->in_value >= source->steps[i-1]))
     a18:	d8 01       	movw	r26, r16
     a1a:	4d 91       	ld	r20, X+
     a1c:	5c 91       	ld	r21, X
     a1e:	24 e0       	ldi	r18, 0x04	; 4
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	df 01       	movw	r26, r30
     a24:	86 89       	ldd	r24, Z+22	; 0x16
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	48 17       	cp	r20, r24
     a2a:	59 07       	cpc	r21, r25
     a2c:	a0 f4       	brcc	.+40     	; 0xa56 <_Z16_joystick_filterP14JoystickFilter+0xd4>
     a2e:	85 89       	ldd	r24, Z+21	; 0x15
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	48 17       	cp	r20, r24
     a34:	59 07       	cpc	r21, r25
     a36:	78 f0       	brcs	.+30     	; 0xa56 <_Z16_joystick_filterP14JoystickFilter+0xd4>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     a38:	83 85       	ldd	r24, Z+11	; 0x0b
     a3a:	e8 01       	movw	r28, r16
     a3c:	9c 85       	ldd	r25, Y+12	; 0x0c
     a3e:	89 17       	cp	r24, r25
     a40:	18 f0       	brcs	.+6      	; 0xa48 <_Z16_joystick_filterP14JoystickFilter+0xc6>
			
				source->mirror_joy_step = i-5;
     a42:	3a 8f       	std	Y+26, r19	; 0x1a
     a44:	29 8f       	std	Y+25, r18	; 0x19
     a46:	02 c0       	rjmp	.+4      	; 0xa4c <_Z16_joystick_filterP14JoystickFilter+0xca>
					
			} else
					
			source->step_scan[i]++;
     a48:	8f 5f       	subi	r24, 0xFF	; 255
     a4a:	83 87       	std	Z+11, r24	; 0x0b
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     a4c:	9f 3f       	cpi	r25, 0xFF	; 255
     a4e:	29 f4       	brne	.+10     	; 0xa5a <_Z16_joystick_filterP14JoystickFilter+0xd8>
     a50:	1b 96       	adiw	r26, 0x0b	; 11
     a52:	1c 92       	st	X, r1
     a54:	02 c0       	rjmp	.+4      	; 0xa5a <_Z16_joystick_filterP14JoystickFilter+0xd8>
		
		}
		else
		source->step_scan[i] = 0;
     a56:	1b 96       	adiw	r26, 0x0b	; 11
     a58:	1c 92       	st	X, r1
     a5a:	21 50       	subi	r18, 0x01	; 1
     a5c:	31 09       	sbc	r19, r1
     a5e:	31 97       	sbiw	r30, 0x01	; 1
		}
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
     a60:	2f 3f       	cpi	r18, 0xFF	; 255
     a62:	df ef       	ldi	r29, 0xFF	; 255
     a64:	3d 07       	cpc	r19, r29
     a66:	e9 f6       	brne	.-70     	; 0xa22 <_Z16_joystick_filterP14JoystickFilter+0xa0>
		source->step_scan[i] = 0;
	
	}


}
     a68:	df 91       	pop	r29
     a6a:	cf 91       	pop	r28
     a6c:	1f 91       	pop	r17
     a6e:	0f 91       	pop	r16
     a70:	08 95       	ret

00000a72 <_Z17CurrentProtectionP12AnalogFilter>:

bool CurrentProtection(AnalogFilter * ana)
{
     a72:	fc 01       	movw	r30, r24
    if (ana->analog_limit == 0) return false;
     a74:	82 81       	ldd	r24, Z+2	; 0x02
     a76:	88 23       	and	r24, r24
     a78:	81 f0       	breq	.+32     	; 0xa9a <_Z17CurrentProtectionP12AnalogFilter+0x28>
 	
	if (ana->in_value > ana->analog_limit)
     a7a:	90 81       	ld	r25, Z
     a7c:	89 17       	cp	r24, r25
     a7e:	50 f4       	brcc	.+20     	; 0xa94 <_Z17CurrentProtectionP12AnalogFilter+0x22>
	{
		if (ana->time_count >= ana->time_rate)
     a80:	83 81       	ldd	r24, Z+3	; 0x03
     a82:	91 81       	ldd	r25, Z+1	; 0x01
     a84:	89 17       	cp	r24, r25
     a86:	18 f0       	brcs	.+6      	; 0xa8e <_Z17CurrentProtectionP12AnalogFilter+0x1c>
		{
			ana->trip= true;
     a88:	81 e0       	ldi	r24, 0x01	; 1
     a8a:	84 83       	std	Z+4, r24	; 0x04
     a8c:	04 c0       	rjmp	.+8      	; 0xa96 <_Z17CurrentProtectionP12AnalogFilter+0x24>
		} else
		  ana->time_count++;
     a8e:	8f 5f       	subi	r24, 0xFF	; 255
     a90:	83 83       	std	Z+3, r24	; 0x03
     a92:	01 c0       	rjmp	.+2      	; 0xa96 <_Z17CurrentProtectionP12AnalogFilter+0x24>
	} else 
	  ana->time_count = 0;
     a94:	13 82       	std	Z+3, r1	; 0x03
	
	return ana->trip;
     a96:	84 81       	ldd	r24, Z+4	; 0x04
     a98:	08 95       	ret

}

bool CurrentProtection(AnalogFilter * ana)
{
    if (ana->analog_limit == 0) return false;
     a9a:	80 e0       	ldi	r24, 0x00	; 0
		  ana->time_count++;
	} else 
	  ana->time_count = 0;
	
	return ana->trip;
}
     a9c:	08 95       	ret

00000a9e <__vector_18>:


ISR (TIMER0_OVF_vect) // 1.8 kHz
{
     a9e:	1f 92       	push	r1
     aa0:	0f 92       	push	r0
     aa2:	0f b6       	in	r0, 0x3f	; 63
     aa4:	0f 92       	push	r0
     aa6:	11 24       	eor	r1, r1
     aa8:	8f 93       	push	r24
		
	if (Left.timer_pwm_backward < 10) Left.timer_pwm_backward++; else Left.timer_pwm_backward = 0;
     aaa:	80 91 3a 02 	lds	r24, 0x023A	; 0x80023a <Left+0x6>
     aae:	8a 30       	cpi	r24, 0x0A	; 10
     ab0:	20 f4       	brcc	.+8      	; 0xaba <__vector_18+0x1c>
     ab2:	8f 5f       	subi	r24, 0xFF	; 255
     ab4:	80 93 3a 02 	sts	0x023A, r24	; 0x80023a <Left+0x6>
     ab8:	02 c0       	rjmp	.+4      	; 0xabe <__vector_18+0x20>
     aba:	10 92 3a 02 	sts	0x023A, r1	; 0x80023a <Left+0x6>
	if (Right.timer_pwm_backward < 10) Right.timer_pwm_backward++; else Right.timer_pwm_backward = 0;
     abe:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <Right+0x6>
     ac2:	8a 30       	cpi	r24, 0x0A	; 10
     ac4:	20 f4       	brcc	.+8      	; 0xace <__vector_18+0x30>
     ac6:	8f 5f       	subi	r24, 0xFF	; 255
     ac8:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <Right+0x6>
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <__vector_18+0x34>
     ace:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <Right+0x6>

	if (Left.timer_pwm_hold_on < 20) Left.timer_pwm_hold_on++; else Left.timer_pwm_hold_on = 0;
     ad2:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <Left+0x7>
     ad6:	84 31       	cpi	r24, 0x14	; 20
     ad8:	20 f4       	brcc	.+8      	; 0xae2 <__vector_18+0x44>
     ada:	8f 5f       	subi	r24, 0xFF	; 255
     adc:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <Left+0x7>
     ae0:	02 c0       	rjmp	.+4      	; 0xae6 <__vector_18+0x48>
     ae2:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <Left+0x7>
	if (Right.timer_pwm_hold_on < 20) Right.timer_pwm_hold_on++; else Right.timer_pwm_hold_on = 0;			
     ae6:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <Right+0x7>
     aea:	84 31       	cpi	r24, 0x14	; 20
     aec:	20 f4       	brcc	.+8      	; 0xaf6 <__vector_18+0x58>
     aee:	8f 5f       	subi	r24, 0xFF	; 255
     af0:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <Right+0x7>
     af4:	02 c0       	rjmp	.+4      	; 0xafa <__vector_18+0x5c>
     af6:	10 92 19 02 	sts	0x0219, r1	; 0x800219 <Right+0x7>
		
    TCNT0 = 0;
     afa:	16 bc       	out	0x26, r1	; 38
}
     afc:	8f 91       	pop	r24
     afe:	0f 90       	pop	r0
     b00:	0f be       	out	0x3f, r0	; 63
     b02:	0f 90       	pop	r0
     b04:	1f 90       	pop	r1
     b06:	18 95       	reti

00000b08 <__vector_15>:

ISR (TIMER1_OVF_vect) // 100 Hz
{
     b08:	1f 92       	push	r1
     b0a:	0f 92       	push	r0
     b0c:	0f b6       	in	r0, 0x3f	; 63
     b0e:	0f 92       	push	r0
     b10:	11 24       	eor	r1, r1
     b12:	2f 93       	push	r18
     b14:	3f 93       	push	r19
     b16:	4f 93       	push	r20
     b18:	5f 93       	push	r21
     b1a:	6f 93       	push	r22
     b1c:	7f 93       	push	r23
     b1e:	8f 93       	push	r24
     b20:	9f 93       	push	r25
     b22:	af 93       	push	r26
     b24:	bf 93       	push	r27
     b26:	cf 93       	push	r28
     b28:	df 93       	push	r29
     b2a:	ef 93       	push	r30
     b2c:	ff 93       	push	r31
    if (Left.timer_count_en) Left.timer_count++;
     b2e:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <Left+0x15>
     b32:	88 23       	and	r24, r24
     b34:	39 f0       	breq	.+14     	; 0xb44 <__vector_15+0x3c>
     b36:	e4 e3       	ldi	r30, 0x34	; 52
     b38:	f2 e0       	ldi	r31, 0x02	; 2
     b3a:	83 85       	ldd	r24, Z+11	; 0x0b
     b3c:	94 85       	ldd	r25, Z+12	; 0x0c
     b3e:	01 96       	adiw	r24, 0x01	; 1
     b40:	94 87       	std	Z+12, r25	; 0x0c
     b42:	83 87       	std	Z+11, r24	; 0x0b
    if (Left.timer_count == 0xFFFF) Left.timer_count = 0;
     b44:	80 91 3f 02 	lds	r24, 0x023F	; 0x80023f <Left+0xb>
     b48:	90 91 40 02 	lds	r25, 0x0240	; 0x800240 <Left+0xc>
     b4c:	01 96       	adiw	r24, 0x01	; 1
     b4e:	21 f4       	brne	.+8      	; 0xb58 <__vector_15+0x50>
     b50:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <Left+0xc>
     b54:	10 92 3f 02 	sts	0x023F, r1	; 0x80023f <Left+0xb>

    if (Right.timer_count_en) Right.timer_count++;
     b58:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <Right+0x15>
     b5c:	88 23       	and	r24, r24
     b5e:	39 f0       	breq	.+14     	; 0xb6e <__vector_15+0x66>
     b60:	e2 e1       	ldi	r30, 0x12	; 18
     b62:	f2 e0       	ldi	r31, 0x02	; 2
     b64:	83 85       	ldd	r24, Z+11	; 0x0b
     b66:	94 85       	ldd	r25, Z+12	; 0x0c
     b68:	01 96       	adiw	r24, 0x01	; 1
     b6a:	94 87       	std	Z+12, r25	; 0x0c
     b6c:	83 87       	std	Z+11, r24	; 0x0b
    if (Right.timer_count == 0xFFFF) Right.timer_count = 0;
     b6e:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <Right+0xb>
     b72:	90 91 1e 02 	lds	r25, 0x021E	; 0x80021e <Right+0xc>
     b76:	01 96       	adiw	r24, 0x01	; 1
     b78:	21 f4       	brne	.+8      	; 0xb82 <__vector_15+0x7a>
     b7a:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <Right+0xc>
     b7e:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <Right+0xb>

    w100Hz++;
     b82:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <w100Hz>
     b86:	9f 5f       	subi	r25, 0xFF	; 255
     b88:	90 93 53 01 	sts	0x0153, r25	; 0x800153 <w100Hz>
	
	
   
    if ((w100Hz % WAIT_5Hz) == 0)
     b8c:	8d ec       	ldi	r24, 0xCD	; 205
     b8e:	98 9f       	mul	r25, r24
     b90:	81 2d       	mov	r24, r1
     b92:	11 24       	eor	r1, r1
     b94:	82 95       	swap	r24
     b96:	8f 70       	andi	r24, 0x0F	; 15
     b98:	88 0f       	add	r24, r24
     b9a:	88 0f       	add	r24, r24
     b9c:	28 2f       	mov	r18, r24
     b9e:	22 0f       	add	r18, r18
     ba0:	22 0f       	add	r18, r18
     ba2:	82 0f       	add	r24, r18
     ba4:	98 13       	cpse	r25, r24
     ba6:	05 c0       	rjmp	.+10     	; 0xbb2 <__vector_15+0xaa>
	{
		twi_process_read = false;
     ba8:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <twi_process_read>
		twi_process_write = true;
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <twi_process_write>
	}
	
	if (w100Hz >= WAIT_1Hz)
     bb2:	94 36       	cpi	r25, 0x64	; 100
     bb4:	38 f0       	brcs	.+14     	; 0xbc4 <__vector_15+0xbc>
	{
		        	
		twi_process_read = true;
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <twi_process_read>
		twi_process_write = false;
     bbc:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <twi_process_write>
		w100Hz = 0;
     bc0:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <w100Hz>
		
	}
	
	
    in_left.outstate = _switch_filter(&in_left);
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	92 e0       	ldi	r25, 0x02	; 2
     bc8:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     bcc:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <in_left>
	in_right.outstate = _switch_filter(&in_right);
     bd0:	86 ef       	ldi	r24, 0xF6	; 246
     bd2:	91 e0       	ldi	r25, 0x01	; 1
     bd4:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     bd8:	80 93 f6 01 	sts	0x01F6, r24	; 0x8001f6 <in_right>
	

	sw_leftdown.outstate = _switch_filter(&sw_leftdown);
     bdc:	8b ee       	ldi	r24, 0xEB	; 235
     bde:	91 e0       	ldi	r25, 0x01	; 1
     be0:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     be4:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <sw_leftdown>
	sw_leftup.outstate = _switch_filter(&sw_leftup);
     be8:	80 ee       	ldi	r24, 0xE0	; 224
     bea:	91 e0       	ldi	r25, 0x01	; 1
     bec:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     bf0:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <sw_leftup>
	   
	sw_rightdown.outstate = _switch_filter(&sw_rightdown);
     bf4:	85 ed       	ldi	r24, 0xD5	; 213
     bf6:	91 e0       	ldi	r25, 0x01	; 1
     bf8:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     bfc:	80 93 d5 01 	sts	0x01D5, r24	; 0x8001d5 <sw_rightdown>
	sw_rightup.outstate = _switch_filter(&sw_rightup);
     c00:	8a ec       	ldi	r24, 0xCA	; 202
     c02:	91 e0       	ldi	r25, 0x01	; 1
     c04:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     c08:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <sw_rightup>
	
	sw_water.outstate = _switch_filter(&sw_water);
     c0c:	8f eb       	ldi	r24, 0xBF	; 191
     c0e:	91 e0       	ldi	r25, 0x01	; 1
     c10:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     c14:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <sw_water>
	sw_squeeze.outstate = _switch_filter(&sw_squeeze);
     c18:	84 eb       	ldi	r24, 0xB4	; 180
     c1a:	91 e0       	ldi	r25, 0x01	; 1
     c1c:	0e 94 97 04 	call	0x92e	; 0x92e <_Z14_switch_filterP12SwitchFilter>
     c20:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <sw_squeeze>
	
	
	an_R.in_value = val_R;
     c24:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <val_R>
     c28:	90 91 49 01 	lds	r25, 0x0149	; 0x800149 <val_R+0x1>
     c2c:	90 93 99 01 	sts	0x0199, r25	; 0x800199 <an_R+0x1>
     c30:	80 93 98 01 	sts	0x0198, r24	; 0x800198 <an_R>
	_joystick_filter(&an_R);
     c34:	88 e9       	ldi	r24, 0x98	; 152
     c36:	91 e0       	ldi	r25, 0x01	; 1
     c38:	0e 94 c1 04 	call	0x982	; 0x982 <_Z16_joystick_filterP14JoystickFilter>
	
	an_L.in_value = val_L;
     c3c:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <val_L>
     c40:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <val_L+0x1>
     c44:	90 93 7d 01 	sts	0x017D, r25	; 0x80017d <an_L+0x1>
     c48:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <an_L>
	_joystick_filter(&an_L);
     c4c:	8c e7       	ldi	r24, 0x7C	; 124
     c4e:	91 e0       	ldi	r25, 0x01	; 1
     c50:	0e 94 c1 04 	call	0x982	; 0x982 <_Z16_joystick_filterP14JoystickFilter>
	
	val11.in_value = val_ANA11;
     c54:	c7 e7       	ldi	r28, 0x77	; 119
     c56:	d1 e0       	ldi	r29, 0x01	; 1
     c58:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <val_ANA11>
     c5c:	88 83       	st	Y, r24
	CurrentProtection(&val11);
     c5e:	ce 01       	movw	r24, r28
     c60:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
	val12.in_value = val_ANA12;
     c64:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <val_ANA12>
     c68:	80 93 72 01 	sts	0x0172, r24	; 0x800172 <val12>
	CurrentProtection(&val12);
     c6c:	82 e7       	ldi	r24, 0x72	; 114
     c6e:	91 e0       	ldi	r25, 0x01	; 1
     c70:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
	
	
	
	if (val11.trip || val12.trip)
     c74:	8c 81       	ldd	r24, Y+4	; 0x04
     c76:	81 11       	cpse	r24, r1
     c78:	04 c0       	rjmp	.+8      	; 0xc82 <__vector_15+0x17a>
     c7a:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <val12+0x4>
     c7e:	88 23       	and	r24, r24
     c80:	39 f0       	breq	.+14     	; 0xc90 <__vector_15+0x188>
	{
		// Stop Left Channel
		Left.Stop();
     c82:	84 e3       	ldi	r24, 0x34	; 52
     c84:	92 e0       	ldi	r25, 0x02	; 2
     c86:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
		in_left.reset = true;
     c8a:	81 e0       	ldi	r24, 0x01	; 1
     c8c:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <in_left+0x6>
	}
	
	val21.in_value = val_ANA21;
     c90:	cd e6       	ldi	r28, 0x6D	; 109
     c92:	d1 e0       	ldi	r29, 0x01	; 1
     c94:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <val_ANA21>
     c98:	88 83       	st	Y, r24
	CurrentProtection(&val21);
     c9a:	ce 01       	movw	r24, r28
     c9c:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
	val22.in_value = val_ANA22;	
     ca0:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <val_ANA22>
     ca4:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <val22>
	CurrentProtection(&val22);
     ca8:	88 e6       	ldi	r24, 0x68	; 104
     caa:	91 e0       	ldi	r25, 0x01	; 1
     cac:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
	
	if (val21.trip || val22.trip)
     cb0:	8c 81       	ldd	r24, Y+4	; 0x04
     cb2:	81 11       	cpse	r24, r1
     cb4:	04 c0       	rjmp	.+8      	; 0xcbe <__vector_15+0x1b6>
     cb6:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <val22+0x4>
     cba:	88 23       	and	r24, r24
     cbc:	39 f0       	breq	.+14     	; 0xccc <__vector_15+0x1c4>
	{
		// Stop Right Channel
		Right.Stop();
     cbe:	82 e1       	ldi	r24, 0x12	; 18
     cc0:	92 e0       	ldi	r25, 0x02	; 2
     cc2:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
		in_right.reset = true;
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	80 93 fc 01 	sts	0x01FC, r24	; 0x8001fc <in_right+0x6>
	} 
	
	Left.switch_down = sw_leftdown.outstate;
     ccc:	e4 e3       	ldi	r30, 0x34	; 52
     cce:	f2 e0       	ldi	r31, 0x02	; 2
     cd0:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <sw_leftdown>
     cd4:	81 83       	std	Z+1, r24	; 0x01
	Left.switch_up = sw_leftup.outstate;
     cd6:	80 91 e0 01 	lds	r24, 0x01E0	; 0x8001e0 <sw_leftup>
     cda:	80 83       	st	Z, r24
	
	Right.switch_down = sw_rightdown.outstate;
     cdc:	e2 e1       	ldi	r30, 0x12	; 18
     cde:	f2 e0       	ldi	r31, 0x02	; 2
     ce0:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <sw_rightdown>
     ce4:	81 83       	std	Z+1, r24	; 0x01
	Right.switch_up = sw_rightup.outstate;
     ce6:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <sw_rightup>
     cea:	80 83       	st	Z, r24
	
	if ((timer1_count > 0) && (timer1_count < TIMER1_MAXCOUNT))
     cec:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <timer1_count>
     cf0:	9f ef       	ldi	r25, 0xFF	; 255
     cf2:	98 0f       	add	r25, r24
     cf4:	99 30       	cpi	r25, 0x09	; 9
     cf6:	18 f4       	brcc	.+6      	; 0xcfe <__vector_15+0x1f6>
	{
			timer1_count++;
     cf8:	8f 5f       	subi	r24, 0xFF	; 255
     cfa:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <timer1_count>
	}

    TCNT1 = WAIT_100HZ;
     cfe:	8b e3       	ldi	r24, 0x3B	; 59
     d00:	96 ef       	ldi	r25, 0xF6	; 246
     d02:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
     d06:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
}
     d0a:	ff 91       	pop	r31
     d0c:	ef 91       	pop	r30
     d0e:	df 91       	pop	r29
     d10:	cf 91       	pop	r28
     d12:	bf 91       	pop	r27
     d14:	af 91       	pop	r26
     d16:	9f 91       	pop	r25
     d18:	8f 91       	pop	r24
     d1a:	7f 91       	pop	r23
     d1c:	6f 91       	pop	r22
     d1e:	5f 91       	pop	r21
     d20:	4f 91       	pop	r20
     d22:	3f 91       	pop	r19
     d24:	2f 91       	pop	r18
     d26:	0f 90       	pop	r0
     d28:	0f be       	out	0x3f, r0	; 63
     d2a:	0f 90       	pop	r0
     d2c:	1f 90       	pop	r1
     d2e:	18 95       	reti

00000d30 <_Z13init_switchesv>:

void init_switches(){
		
		in_left.outstate=false;
     d30:	e1 e0       	ldi	r30, 0x01	; 1
     d32:	f2 e0       	ldi	r31, 0x02	; 2
     d34:	10 82       	st	Z, r1
		in_left.reset = false;
     d36:	16 82       	std	Z+6, r1	; 0x06
		in_left.on_trigger = false;
     d38:	10 86       	std	Z+8, r1	; 0x08
		in_left.off_trigger = false;
     d3a:	11 86       	std	Z+9, r1	; 0x09
		in_left.protection_reset = false;
     d3c:	12 86       	std	Z+10, r1	; 0x0a
		in_left.curr_scan=0;
     d3e:	15 82       	std	Z+5, r1	; 0x05
		in_left.scanrate=5;
     d40:	25 e0       	ldi	r18, 0x05	; 5
     d42:	21 83       	std	Z+1, r18	; 0x01
		in_left.port = &PIND;
     d44:	89 e2       	ldi	r24, 0x29	; 41
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	93 83       	std	Z+3, r25	; 0x03
     d4a:	82 83       	std	Z+2, r24	; 0x02
		in_left.pin = SW_L;
     d4c:	30 e8       	ldi	r19, 0x80	; 128
     d4e:	34 83       	std	Z+4, r19	; 0x04
		
		in_right.outstate=false;
     d50:	e6 ef       	ldi	r30, 0xF6	; 246
     d52:	f1 e0       	ldi	r31, 0x01	; 1
     d54:	10 82       	st	Z, r1
		in_right.on_trigger = false;
     d56:	10 86       	std	Z+8, r1	; 0x08
		in_right.protection_reset = false;
     d58:	12 86       	std	Z+10, r1	; 0x0a
		in_right.off_trigger = false;
     d5a:	11 86       	std	Z+9, r1	; 0x09
		in_right.reset = false;
     d5c:	16 82       	std	Z+6, r1	; 0x06
		in_right.curr_scan=0;
     d5e:	15 82       	std	Z+5, r1	; 0x05
		in_right.scanrate=5;
     d60:	21 83       	std	Z+1, r18	; 0x01
		in_right.port = &PIND;
     d62:	93 83       	std	Z+3, r25	; 0x03
     d64:	82 83       	std	Z+2, r24	; 0x02
		in_right.pin = SW_R;		
     d66:	21 e0       	ldi	r18, 0x01	; 1
     d68:	24 83       	std	Z+4, r18	; 0x04
		
		sw_leftdown.outstate=false;
     d6a:	eb ee       	ldi	r30, 0xEB	; 235
     d6c:	f1 e0       	ldi	r31, 0x01	; 1
     d6e:	10 82       	st	Z, r1
		sw_leftdown.curr_scan=0;
     d70:	15 82       	std	Z+5, r1	; 0x05
		sw_leftdown.scanrate=2;
     d72:	22 e0       	ldi	r18, 0x02	; 2
     d74:	21 83       	std	Z+1, r18	; 0x01
		sw_leftdown.port = &PIND;
     d76:	93 83       	std	Z+3, r25	; 0x03
     d78:	82 83       	std	Z+2, r24	; 0x02
		sw_leftdown.pin = LEFT_DOWN;
     d7a:	30 e2       	ldi	r19, 0x20	; 32
     d7c:	34 83       	std	Z+4, r19	; 0x04
		
		sw_leftup.outstate=false;
     d7e:	e0 ee       	ldi	r30, 0xE0	; 224
     d80:	f1 e0       	ldi	r31, 0x01	; 1
     d82:	10 82       	st	Z, r1
		sw_leftup.curr_scan=0;
     d84:	15 82       	std	Z+5, r1	; 0x05
		sw_leftup.scanrate=2;
     d86:	21 83       	std	Z+1, r18	; 0x01
		sw_leftup.port = &PIND;
     d88:	93 83       	std	Z+3, r25	; 0x03
     d8a:	82 83       	std	Z+2, r24	; 0x02
		sw_leftup.pin = LEFT_UP;
     d8c:	30 e4       	ldi	r19, 0x40	; 64
     d8e:	34 83       	std	Z+4, r19	; 0x04

		sw_rightdown.outstate=false;
     d90:	e5 ed       	ldi	r30, 0xD5	; 213
     d92:	f1 e0       	ldi	r31, 0x01	; 1
     d94:	10 82       	st	Z, r1
		sw_rightdown.curr_scan=0;
     d96:	15 82       	std	Z+5, r1	; 0x05
		sw_rightdown.scanrate=2;
     d98:	21 83       	std	Z+1, r18	; 0x01
		sw_rightdown.port = &PIND;
     d9a:	93 83       	std	Z+3, r25	; 0x03
     d9c:	82 83       	std	Z+2, r24	; 0x02
		sw_rightdown.pin = RIGHT_DOWN;		
     d9e:	24 83       	std	Z+4, r18	; 0x04

		sw_rightup.outstate=false;
     da0:	ea ec       	ldi	r30, 0xCA	; 202
     da2:	f1 e0       	ldi	r31, 0x01	; 1
     da4:	10 82       	st	Z, r1
		sw_rightup.curr_scan=0;
     da6:	15 82       	std	Z+5, r1	; 0x05
		sw_rightup.scanrate=2;
     da8:	21 83       	std	Z+1, r18	; 0x01
		sw_rightup.port = &PIND;
     daa:	93 83       	std	Z+3, r25	; 0x03
     dac:	82 83       	std	Z+2, r24	; 0x02
		sw_rightup.pin = RIGHT_UP;	
     dae:	34 e0       	ldi	r19, 0x04	; 4
     db0:	34 83       	std	Z+4, r19	; 0x04
		
		sw_water.outstate=false;
     db2:	ef eb       	ldi	r30, 0xBF	; 191
     db4:	f1 e0       	ldi	r31, 0x01	; 1
     db6:	10 82       	st	Z, r1
		sw_water.curr_scan=0;
     db8:	15 82       	std	Z+5, r1	; 0x05
		sw_water.scanrate=2;
     dba:	21 83       	std	Z+1, r18	; 0x01
		sw_water.off_trigger = false;
     dbc:	11 86       	std	Z+9, r1	; 0x09
		sw_water.port = &PIND;
     dbe:	93 83       	std	Z+3, r25	; 0x03
     dc0:	82 83       	std	Z+2, r24	; 0x02
		sw_water.pin = WATER_MODE;
     dc2:	30 e1       	ldi	r19, 0x10	; 16
     dc4:	34 83       	std	Z+4, r19	; 0x04
		
		sw_squeeze.outstate=false;
     dc6:	e4 eb       	ldi	r30, 0xB4	; 180
     dc8:	f1 e0       	ldi	r31, 0x01	; 1
     dca:	10 82       	st	Z, r1
		sw_squeeze.off_trigger = false;
     dcc:	11 86       	std	Z+9, r1	; 0x09
		sw_squeeze.curr_scan=0;
     dce:	15 82       	std	Z+5, r1	; 0x05
		sw_squeeze.scanrate=2;
     dd0:	21 83       	std	Z+1, r18	; 0x01
		sw_squeeze.port = &PIND;
     dd2:	93 83       	std	Z+3, r25	; 0x03
     dd4:	82 83       	std	Z+2, r24	; 0x02
		sw_squeeze.pin = SQUEEZE;			
     dd6:	88 e0       	ldi	r24, 0x08	; 8
     dd8:	84 83       	std	Z+4, r24	; 0x04
     dda:	08 95       	ret

00000ddc <_Z16init_protectionsv>:

void init_protections()
{
	// Jamming protections
	
	val11.trip = false;
     ddc:	a7 e7       	ldi	r26, 0x77	; 119
     dde:	b1 e0       	ldi	r27, 0x01	; 1
     de0:	14 96       	adiw	r26, 0x04	; 4
     de2:	1c 92       	st	X, r1
     de4:	14 97       	sbiw	r26, 0x04	; 4
	val11.in_value = 0;
     de6:	1c 92       	st	X, r1
	val11.time_rate = protection[1];
     de8:	e6 e3       	ldi	r30, 0x36	; 54
     dea:	f1 e0       	ldi	r31, 0x01	; 1
     dec:	91 81       	ldd	r25, Z+1	; 0x01
     dee:	11 96       	adiw	r26, 0x01	; 1
     df0:	9c 93       	st	X, r25
     df2:	11 97       	sbiw	r26, 0x01	; 1
	val11.time_count = 0;
     df4:	13 96       	adiw	r26, 0x03	; 3
     df6:	1c 92       	st	X, r1
     df8:	13 97       	sbiw	r26, 0x03	; 3
	val11.analog_limit = protection[0]*CURRENT_COEFFICIENT; 
     dfa:	80 81       	ld	r24, Z
     dfc:	28 2f       	mov	r18, r24
     dfe:	22 0f       	add	r18, r18
     e00:	22 0f       	add	r18, r18
     e02:	82 0f       	add	r24, r18
     e04:	12 96       	adiw	r26, 0x02	; 2
     e06:	8c 93       	st	X, r24

	val12.trip = false;
     e08:	a2 e7       	ldi	r26, 0x72	; 114
     e0a:	b1 e0       	ldi	r27, 0x01	; 1
     e0c:	14 96       	adiw	r26, 0x04	; 4
     e0e:	1c 92       	st	X, r1
     e10:	14 97       	sbiw	r26, 0x04	; 4
	val12.in_value = 0;
     e12:	1c 92       	st	X, r1
	val12.time_rate = protection[1];
     e14:	11 96       	adiw	r26, 0x01	; 1
     e16:	9c 93       	st	X, r25
     e18:	11 97       	sbiw	r26, 0x01	; 1
	val12.time_count = 0;
     e1a:	13 96       	adiw	r26, 0x03	; 3
     e1c:	1c 92       	st	X, r1
     e1e:	13 97       	sbiw	r26, 0x03	; 3
	val12.analog_limit = protection[0]*CURRENT_COEFFICIENT; 	
     e20:	12 96       	adiw	r26, 0x02	; 2
     e22:	8c 93       	st	X, r24
	
	val21.trip = false;
     e24:	ad e6       	ldi	r26, 0x6D	; 109
     e26:	b1 e0       	ldi	r27, 0x01	; 1
     e28:	14 96       	adiw	r26, 0x04	; 4
     e2a:	1c 92       	st	X, r1
     e2c:	14 97       	sbiw	r26, 0x04	; 4
	val21.in_value = 0;
     e2e:	1c 92       	st	X, r1
	val21.time_rate = protection[3];
     e30:	93 81       	ldd	r25, Z+3	; 0x03
     e32:	11 96       	adiw	r26, 0x01	; 1
     e34:	9c 93       	st	X, r25
     e36:	11 97       	sbiw	r26, 0x01	; 1
	val21.time_count = 0;
     e38:	13 96       	adiw	r26, 0x03	; 3
     e3a:	1c 92       	st	X, r1
     e3c:	13 97       	sbiw	r26, 0x03	; 3
	val21.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     e3e:	82 81       	ldd	r24, Z+2	; 0x02
     e40:	28 2f       	mov	r18, r24
     e42:	22 0f       	add	r18, r18
     e44:	22 0f       	add	r18, r18
     e46:	82 0f       	add	r24, r18
     e48:	12 96       	adiw	r26, 0x02	; 2
     e4a:	8c 93       	st	X, r24
	
	val22.trip = false;
     e4c:	a8 e6       	ldi	r26, 0x68	; 104
     e4e:	b1 e0       	ldi	r27, 0x01	; 1
     e50:	14 96       	adiw	r26, 0x04	; 4
     e52:	1c 92       	st	X, r1
     e54:	14 97       	sbiw	r26, 0x04	; 4
	val22.in_value = 0;
     e56:	1c 92       	st	X, r1
	val22.time_rate = protection[3];
     e58:	11 96       	adiw	r26, 0x01	; 1
     e5a:	9c 93       	st	X, r25
     e5c:	11 97       	sbiw	r26, 0x01	; 1
	val22.time_count = 0;
     e5e:	13 96       	adiw	r26, 0x03	; 3
     e60:	1c 92       	st	X, r1
     e62:	13 97       	sbiw	r26, 0x03	; 3
	val22.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     e64:	12 96       	adiw	r26, 0x02	; 2
     e66:	8c 93       	st	X, r24

    // Short circuit overcurrent protection
 
    oc_val11.trip = false;
     e68:	a3 e6       	ldi	r26, 0x63	; 99
     e6a:	b1 e0       	ldi	r27, 0x01	; 1
     e6c:	14 96       	adiw	r26, 0x04	; 4
     e6e:	1c 92       	st	X, r1
     e70:	14 97       	sbiw	r26, 0x04	; 4
	oc_val11.in_value = 0;
     e72:	1c 92       	st	X, r1
	oc_val11.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     e74:	84 81       	ldd	r24, Z+4	; 0x04
     e76:	98 2f       	mov	r25, r24
     e78:	99 0f       	add	r25, r25
     e7a:	99 0f       	add	r25, r25
     e7c:	89 0f       	add	r24, r25
     e7e:	12 96       	adiw	r26, 0x02	; 2
     e80:	8c 93       	st	X, r24
     e82:	12 97       	sbiw	r26, 0x02	; 2
	oc_val11.time_count=0;
     e84:	13 96       	adiw	r26, 0x03	; 3
     e86:	1c 92       	st	X, r1

	oc_val12.trip = false;
     e88:	ae e5       	ldi	r26, 0x5E	; 94
     e8a:	b1 e0       	ldi	r27, 0x01	; 1
     e8c:	14 96       	adiw	r26, 0x04	; 4
     e8e:	1c 92       	st	X, r1
     e90:	14 97       	sbiw	r26, 0x04	; 4
	oc_val12.in_value = 0;
     e92:	1c 92       	st	X, r1
	oc_val12.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     e94:	12 96       	adiw	r26, 0x02	; 2
     e96:	8c 93       	st	X, r24
     e98:	12 97       	sbiw	r26, 0x02	; 2
	oc_val12.time_count=0;
     e9a:	13 96       	adiw	r26, 0x03	; 3
     e9c:	1c 92       	st	X, r1
	
	oc_val21.trip = false;
     e9e:	a9 e5       	ldi	r26, 0x59	; 89
     ea0:	b1 e0       	ldi	r27, 0x01	; 1
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	1c 92       	st	X, r1
     ea6:	14 97       	sbiw	r26, 0x04	; 4
	oc_val21.in_value = 0;
     ea8:	1c 92       	st	X, r1
	oc_val21.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     eaa:	85 81       	ldd	r24, Z+5	; 0x05
     eac:	98 2f       	mov	r25, r24
     eae:	99 0f       	add	r25, r25
     eb0:	99 0f       	add	r25, r25
     eb2:	89 0f       	add	r24, r25
     eb4:	12 96       	adiw	r26, 0x02	; 2
     eb6:	8c 93       	st	X, r24
     eb8:	12 97       	sbiw	r26, 0x02	; 2
	oc_val21.time_count=0;
     eba:	13 96       	adiw	r26, 0x03	; 3
     ebc:	1c 92       	st	X, r1
		
	oc_val22.trip = false;
     ebe:	e4 e5       	ldi	r30, 0x54	; 84
     ec0:	f1 e0       	ldi	r31, 0x01	; 1
     ec2:	14 82       	std	Z+4, r1	; 0x04
	oc_val22.in_value = 0;
     ec4:	10 82       	st	Z, r1
	oc_val22.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     ec6:	82 83       	std	Z+2, r24	; 0x02
	oc_val22.time_count=0;
     ec8:	13 82       	std	Z+3, r1	; 0x03
     eca:	08 95       	ret

00000ecc <__vector_24>:
}



ISR (ADC_vect) 
{
     ecc:	1f 92       	push	r1
     ece:	0f 92       	push	r0
     ed0:	0f b6       	in	r0, 0x3f	; 63
     ed2:	0f 92       	push	r0
     ed4:	11 24       	eor	r1, r1
     ed6:	2f 93       	push	r18
     ed8:	3f 93       	push	r19
     eda:	4f 93       	push	r20
     edc:	5f 93       	push	r21
     ede:	6f 93       	push	r22
     ee0:	7f 93       	push	r23
     ee2:	8f 93       	push	r24
     ee4:	9f 93       	push	r25
     ee6:	af 93       	push	r26
     ee8:	bf 93       	push	r27
     eea:	ef 93       	push	r30
     eec:	ff 93       	push	r31
	
	cli();
     eee:	f8 94       	cli
	unsigned char _admux = ADMUX & ((1 << MUX3) | (1 << MUX2) | (1 << MUX1) | (1 << MUX0));
     ef0:	ec e7       	ldi	r30, 0x7C	; 124
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
	
	ADMUX &= 0b11110000;
     ef6:	90 81       	ld	r25, Z
     ef8:	90 7f       	andi	r25, 0xF0	; 240
     efa:	90 83       	st	Z, r25
	
	switch(_admux)
     efc:	8f 70       	andi	r24, 0x0F	; 15
     efe:	82 30       	cpi	r24, 0x02	; 2
     f00:	09 f4       	brne	.+2      	; 0xf04 <__vector_24+0x38>
     f02:	69 c0       	rjmp	.+210    	; 0xfd6 <__vector_24+0x10a>
     f04:	28 f4       	brcc	.+10     	; 0xf10 <__vector_24+0x44>
     f06:	88 23       	and	r24, r24
     f08:	61 f0       	breq	.+24     	; 0xf22 <__vector_24+0x56>
     f0a:	81 30       	cpi	r24, 0x01	; 1
     f0c:	b9 f1       	breq	.+110    	; 0xf7c <__vector_24+0xb0>
     f0e:	ec c0       	rjmp	.+472    	; 0x10e8 <__vector_24+0x21c>
     f10:	84 30       	cpi	r24, 0x04	; 4
     f12:	09 f4       	brne	.+2      	; 0xf16 <__vector_24+0x4a>
     f14:	ba c0       	rjmp	.+372    	; 0x108a <__vector_24+0x1be>
     f16:	08 f4       	brcc	.+2      	; 0xf1a <__vector_24+0x4e>
     f18:	8b c0       	rjmp	.+278    	; 0x1030 <__vector_24+0x164>
     f1a:	85 30       	cpi	r24, 0x05	; 5
     f1c:	09 f4       	brne	.+2      	; 0xf20 <__vector_24+0x54>
     f1e:	cd c0       	rjmp	.+410    	; 0x10ba <__vector_24+0x1ee>
     f20:	e3 c0       	rjmp	.+454    	; 0x10e8 <__vector_24+0x21c>
	{

	    case ANA22: val_ANA22 =   ADCW;
     f22:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     f26:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     f2a:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <val_ANA22+0x1>
     f2e:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <val_ANA22>
				oc_val22.in_value = val_ANA22;
     f32:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <oc_val22>
				
				if (Right.water_mode || (Right.hold_on_dc > 0))
     f36:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <Right+0x3>
     f3a:	81 11       	cpse	r24, r1
     f3c:	04 c0       	rjmp	.+8      	; 0xf46 <__vector_24+0x7a>
     f3e:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <Right+0x9>
     f42:	88 23       	and	r24, r24
     f44:	21 f0       	breq	.+8      	; 0xf4e <__vector_24+0x82>
				{
					oc_val22.time_rate = SQUELCH; 
     f46:	85 e0       	ldi	r24, 0x05	; 5
     f48:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <oc_val22+0x1>
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <__vector_24+0x86>
				}	
				else
					oc_val22.time_rate = 0;
     f4e:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <oc_val22+0x1>
				
				 CurrentProtection(&oc_val22); //Fast short circuit
     f52:	84 e5       	ldi	r24, 0x54	; 84
     f54:	91 e0       	ldi	r25, 0x01	; 1
     f56:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
				  if (oc_val22.trip)
     f5a:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <oc_val22+0x4>
     f5e:	88 23       	and	r24, r24
     f60:	39 f0       	breq	.+14     	; 0xf70 <__vector_24+0xa4>
				  {
					 // Stop Right Channel
				    Right.Stop();
     f62:	82 e1       	ldi	r24, 0x12	; 18
     f64:	92 e0       	ldi	r25, 0x02	; 2
     f66:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
					in_right.reset = true;
     f6a:	81 e0       	ldi	r24, 0x01	; 1
     f6c:	80 93 fc 01 	sts	0x01FC, r24	; 0x8001fc <in_right+0x6>
				  }
				 ADMUX |=ANA21;
     f70:	ec e7       	ldi	r30, 0x7C	; 124
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	81 60       	ori	r24, 0x01	; 1
     f78:	80 83       	st	Z, r24
	    break;
     f7a:	bd c0       	rjmp	.+378    	; 0x10f6 <__vector_24+0x22a>
			
	    case ANA21: val_ANA21 =   ADCW;
     f7c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     f80:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     f84:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <val_ANA21+0x1>
     f88:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <val_ANA21>
					oc_val21.in_value = val_ANA21;
     f8c:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <oc_val21>
					
				    if (Right.water_mode || (Right.hold_on_dc > 0))
     f90:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <Right+0x3>
     f94:	81 11       	cpse	r24, r1
     f96:	04 c0       	rjmp	.+8      	; 0xfa0 <__vector_24+0xd4>
     f98:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <Right+0x9>
     f9c:	88 23       	and	r24, r24
     f9e:	21 f0       	breq	.+8      	; 0xfa8 <__vector_24+0xdc>
					{
						  oc_val21.time_rate = SQUELCH; 
     fa0:	85 e0       	ldi	r24, 0x05	; 5
     fa2:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <oc_val21+0x1>
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <__vector_24+0xe0>
					} else
						  oc_val21.time_rate = 0;
     fa8:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <oc_val21+0x1>
					
					CurrentProtection(&oc_val21); //Fast short circuit
     fac:	89 e5       	ldi	r24, 0x59	; 89
     fae:	91 e0       	ldi	r25, 0x01	; 1
     fb0:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
					if (oc_val21.trip)
     fb4:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <oc_val21+0x4>
     fb8:	88 23       	and	r24, r24
     fba:	39 f0       	breq	.+14     	; 0xfca <__vector_24+0xfe>
					{
						// Stop Right Channel
						Right.Stop();
     fbc:	82 e1       	ldi	r24, 0x12	; 18
     fbe:	92 e0       	ldi	r25, 0x02	; 2
     fc0:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
						in_right.reset = true;
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	80 93 fc 01 	sts	0x01FC, r24	; 0x8001fc <in_right+0x6>
					}
	                
					ADMUX |=ANA11;
     fca:	ec e7       	ldi	r30, 0x7C	; 124
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	82 60       	ori	r24, 0x02	; 2
     fd2:	80 83       	st	Z, r24
	                break;		
     fd4:	90 c0       	rjmp	.+288    	; 0x10f6 <__vector_24+0x22a>
						
	    case ANA11: val_ANA11 =   ADCW;
     fd6:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     fda:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     fde:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <val_ANA11+0x1>
     fe2:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <val_ANA11>
				oc_val11.in_value = val_ANA11;
     fe6:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <oc_val11>
				
				if (Left.water_mode || (Left.hold_on_dc > 0))
     fea:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <Left+0x3>
     fee:	81 11       	cpse	r24, r1
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__vector_24+0x12e>
     ff2:	80 91 3d 02 	lds	r24, 0x023D	; 0x80023d <Left+0x9>
     ff6:	88 23       	and	r24, r24
     ff8:	21 f0       	breq	.+8      	; 0x1002 <__vector_24+0x136>
				{
				    oc_val11.time_rate = SQUELCH; 
     ffa:	85 e0       	ldi	r24, 0x05	; 5
     ffc:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <oc_val11+0x1>
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <__vector_24+0x13a>
				} else
				    oc_val11.time_rate = 0;
    1002:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <oc_val11+0x1>
				
				CurrentProtection(&oc_val11); //Fast short circuit
    1006:	83 e6       	ldi	r24, 0x63	; 99
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
				if (oc_val11.trip)
    100e:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <oc_val11+0x4>
    1012:	88 23       	and	r24, r24
    1014:	39 f0       	breq	.+14     	; 0x1024 <__vector_24+0x158>
			    {
				  // Stop Left Channel
				  Left.Stop();
    1016:	84 e3       	ldi	r24, 0x34	; 52
    1018:	92 e0       	ldi	r25, 0x02	; 2
    101a:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
				  in_left.reset = true;
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <in_left+0x6>
			    }
			    ADMUX |= ANA12;
    1024:	ec e7       	ldi	r30, 0x7C	; 124
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	83 60       	ori	r24, 0x03	; 3
    102c:	80 83       	st	Z, r24
		break;
    102e:	63 c0       	rjmp	.+198    	; 0x10f6 <__vector_24+0x22a>
	    
		case ANA12: val_ANA12 =   ADCW;
    1030:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    1034:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    1038:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <val_ANA12+0x1>
    103c:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <val_ANA12>
	    
					 oc_val12.in_value = val_ANA12;
    1040:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <oc_val12>
					 
			    	 if (Left.water_mode || (Left.hold_on_dc > 0))
    1044:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <Left+0x3>
    1048:	81 11       	cpse	r24, r1
    104a:	04 c0       	rjmp	.+8      	; 0x1054 <__vector_24+0x188>
    104c:	80 91 3d 02 	lds	r24, 0x023D	; 0x80023d <Left+0x9>
    1050:	88 23       	and	r24, r24
    1052:	21 f0       	breq	.+8      	; 0x105c <__vector_24+0x190>
					 {
						  oc_val12.time_rate = SQUELCH; 
    1054:	85 e0       	ldi	r24, 0x05	; 5
    1056:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <oc_val12+0x1>
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <__vector_24+0x194>
					 } else
						  oc_val12.time_rate = 0;
    105c:	10 92 5f 01 	sts	0x015F, r1	; 0x80015f <oc_val12+0x1>
						  
					 CurrentProtection(&oc_val12); //Fast short circuit
    1060:	8e e5       	ldi	r24, 0x5E	; 94
    1062:	91 e0       	ldi	r25, 0x01	; 1
    1064:	0e 94 39 05 	call	0xa72	; 0xa72 <_Z17CurrentProtectionP12AnalogFilter>
					 if (oc_val12.trip)
    1068:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <oc_val12+0x4>
    106c:	88 23       	and	r24, r24
    106e:	39 f0       	breq	.+14     	; 0x107e <__vector_24+0x1b2>
				     {
					    // Stop Left Channel
					    Left.Stop();
    1070:	84 e3       	ldi	r24, 0x34	; 52
    1072:	92 e0       	ldi	r25, 0x02	; 2
    1074:	0e 94 2f 01 	call	0x25e	; 0x25e <_ZN14ChannelControl4StopEv>
					    in_left.reset = true;
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <in_left+0x6>
					  }
	    
				    ADMUX |=AN_X_L;
    107e:	ec e7       	ldi	r30, 0x7C	; 124
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	84 60       	ori	r24, 0x04	; 4
    1086:	80 83       	st	Z, r24
	    break; 
    1088:	36 c0       	rjmp	.+108    	; 0x10f6 <__vector_24+0x22a>
		
		case AN_X_L:
	    		     val_L = ADCW/10;
    108a:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    108e:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    1092:	ad ec       	ldi	r26, 0xCD	; 205
    1094:	bc ec       	ldi	r27, 0xCC	; 204
    1096:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__umulhisi3>
    109a:	96 95       	lsr	r25
    109c:	87 95       	ror	r24
    109e:	96 95       	lsr	r25
    10a0:	87 95       	ror	r24
    10a2:	96 95       	lsr	r25
    10a4:	87 95       	ror	r24
    10a6:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <val_L+0x1>
    10aa:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <val_L>
					 ADMUX |=AN_X_R;
    10ae:	ec e7       	ldi	r30, 0x7C	; 124
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	85 60       	ori	r24, 0x05	; 5
    10b6:	80 83       	st	Z, r24
		break;
    10b8:	1e c0       	rjmp	.+60     	; 0x10f6 <__vector_24+0x22a>
		
		case AN_X_R: val_R =   ADCW/10;
    10ba:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    10be:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    10c2:	ad ec       	ldi	r26, 0xCD	; 205
    10c4:	bc ec       	ldi	r27, 0xCC	; 204
    10c6:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__umulhisi3>
    10ca:	96 95       	lsr	r25
    10cc:	87 95       	ror	r24
    10ce:	96 95       	lsr	r25
    10d0:	87 95       	ror	r24
    10d2:	96 95       	lsr	r25
    10d4:	87 95       	ror	r24
    10d6:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <val_R+0x1>
    10da:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <val_R>
				
				     ADMUX |=ANA22;
    10de:	ec e7       	ldi	r30, 0x7C	; 124
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	80 83       	st	Z, r24
				     break; 	 
    10e6:	07 c0       	rjmp	.+14     	; 0x10f6 <__vector_24+0x22a>
	   
	    default:     ADMUX &= 0b11110000;
    10e8:	ec e7       	ldi	r30, 0x7C	; 124
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	80 7f       	andi	r24, 0xF0	; 240
    10f0:	80 83       	st	Z, r24
	                 ADMUX |=ANA22;
    10f2:	80 81       	ld	r24, Z
    10f4:	80 83       	st	Z, r24
					 break;
	}
	 
   sei();
    10f6:	78 94       	sei

	ADCSRA |=(1<<ADSC); 
    10f8:	ea e7       	ldi	r30, 0x7A	; 122
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	80 64       	ori	r24, 0x40	; 64
    1100:	80 83       	st	Z, r24
}
    1102:	ff 91       	pop	r31
    1104:	ef 91       	pop	r30
    1106:	bf 91       	pop	r27
    1108:	af 91       	pop	r26
    110a:	9f 91       	pop	r25
    110c:	8f 91       	pop	r24
    110e:	7f 91       	pop	r23
    1110:	6f 91       	pop	r22
    1112:	5f 91       	pop	r21
    1114:	4f 91       	pop	r20
    1116:	3f 91       	pop	r19
    1118:	2f 91       	pop	r18
    111a:	0f 90       	pop	r0
    111c:	0f be       	out	0x3f, r0	; 63
    111e:	0f 90       	pop	r0
    1120:	1f 90       	pop	r1
    1122:	18 95       	reti

00001124 <_Z8ADC_Initv>:

void ADC_Init()
{
	// Joystick L resistor initialization
	
	an_L.scanrate = 2;	
    1124:	ec e7       	ldi	r30, 0x7C	; 124
    1126:	f1 e0       	ldi	r31, 0x01	; 1
    1128:	82 e0       	ldi	r24, 0x02	; 2
    112a:	84 87       	std	Z+12, r24	; 0x0c
	an_L.joystick_step = 0;
    112c:	10 8e       	std	Z+24, r1	; 0x18
    112e:	17 8a       	std	Z+23, r1	; 0x17
	an_L.mirror_joy_step = 0;
    1130:	12 8e       	std	Z+26, r1	; 0x1a
    1132:	11 8e       	std	Z+25, r1	; 0x19
	an_L.enabled = false;	
    1134:	13 8e       	std	Z+27, r1	; 0x1b
	
	// Joystick R resistor initialization

	an_R.scanrate = 2;	
    1136:	e8 e9       	ldi	r30, 0x98	; 152
    1138:	f1 e0       	ldi	r31, 0x01	; 1
    113a:	84 87       	std	Z+12, r24	; 0x0c
	an_R.joystick_step = 0;
    113c:	10 8e       	std	Z+24, r1	; 0x18
    113e:	17 8a       	std	Z+23, r1	; 0x17
	an_R.mirror_joy_step = 0;
    1140:	12 8e       	std	Z+26, r1	; 0x1a
    1142:	11 8e       	std	Z+25, r1	; 0x19
	an_R.enabled = false;
    1144:	13 8e       	std	Z+27, r1	; 0x1b
	
	ADCSRA |= (1 << ADEN) | (1 << ADPS2)  | (0 << ADPS1)  | (1 << ADPS0) | (1 << ADIE);  //ADC 32 divider
    1146:	ea e7       	ldi	r30, 0x7A	; 122
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	8d 68       	ori	r24, 0x8D	; 141
    114e:	80 83       	st	Z, r24
	ADMUX = (0 << REFS1) | (1 << REFS0) | ANA22; 
    1150:	80 e4       	ldi	r24, 0x40	; 64
    1152:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
	ADCSRA |=(1<<ADSC);
    1156:	80 81       	ld	r24, Z
    1158:	80 64       	ori	r24, 0x40	; 64
    115a:	80 83       	st	Z, r24
    115c:	08 95       	ret

0000115e <_Z13init_channelsv>:
}

void init_channels()
{
    115e:	1f 93       	push	r17
    1160:	cf 93       	push	r28
    1162:	df 93       	push	r29
	
	Left.port1 = &PORTA;
    1164:	c4 e3       	ldi	r28, 0x34	; 52
    1166:	d2 e0       	ldi	r29, 0x02	; 2
    1168:	82 e2       	ldi	r24, 0x22	; 34
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	9d 8f       	std	Y+29, r25	; 0x1d
    116e:	8c 8f       	std	Y+28, r24	; 0x1c
	Left.pin1 = ON_L1;
    1170:	20 e4       	ldi	r18, 0x40	; 64
    1172:	2e 8f       	std	Y+30, r18	; 0x1e
	Left.port2 = &PORTA;
    1174:	98 a3       	std	Y+32, r25	; 0x20
    1176:	8f 8f       	std	Y+31, r24	; 0x1f
	Left.pin2 = ON_L2;
    1178:	80 e8       	ldi	r24, 0x80	; 128
    117a:	89 a3       	std	Y+33, r24	; 0x21
	Left.InitChannel();
    117c:	ce 01       	movw	r24, r28
    117e:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <_ZN14ChannelControl11InitChannelEv>
	Left.timer_pwm_backward = 0;
    1182:	1e 82       	std	Y+6, r1	; 0x06
	Left.timer_pwm_hold_on = 0;
    1184:	1f 82       	std	Y+7, r1	; 0x07

	Right.port1 = &PORTB;
    1186:	c2 e1       	ldi	r28, 0x12	; 18
    1188:	d2 e0       	ldi	r29, 0x02	; 2
    118a:	85 e2       	ldi	r24, 0x25	; 37
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	9d 8f       	std	Y+29, r25	; 0x1d
    1190:	8c 8f       	std	Y+28, r24	; 0x1c
	Right.pin1 = ON_R1;
    1192:	14 e0       	ldi	r17, 0x04	; 4
    1194:	1e 8f       	std	Y+30, r17	; 0x1e
	Right.port2 = &PORTB;
    1196:	98 a3       	std	Y+32, r25	; 0x20
    1198:	8f 8f       	std	Y+31, r24	; 0x1f
	Right.pin2 = ON_R2;
    119a:	88 e0       	ldi	r24, 0x08	; 8
    119c:	89 a3       	std	Y+33, r24	; 0x21
	Right.InitChannel();
    119e:	ce 01       	movw	r24, r28
    11a0:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <_ZN14ChannelControl11InitChannelEv>
	Right.timer_pwm_backward = 4; // Making time interval between Left and Right Channels
    11a4:	1e 83       	std	Y+6, r17	; 0x06
	Right.timer_pwm_hold_on = 10;
    11a6:	8a e0       	ldi	r24, 0x0A	; 10
    11a8:	8f 83       	std	Y+7, r24	; 0x07
}
    11aa:	df 91       	pop	r29
    11ac:	cf 91       	pop	r28
    11ae:	1f 91       	pop	r17
    11b0:	08 95       	ret

000011b2 <main>:

int main(void)
{	 
    11b2:	cf 93       	push	r28
    11b4:	df 93       	push	r29
    11b6:	00 d0       	rcall	.+0      	; 0x11b8 <main+0x6>
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
	
    DDRA = ON_L1 | ON_L2;
    11bc:	80 ec       	ldi	r24, 0xC0	; 192
    11be:	81 b9       	out	0x01, r24	; 1
	
	DDRB = ON_R1 | ON_R2 | RESERVE1; 
    11c0:	8d e0       	ldi	r24, 0x0D	; 13
    11c2:	84 b9       	out	0x04, r24	; 4
		
    WDTCSR |= (1<<WDCE) | (1<<WDE);
    11c4:	e0 e6       	ldi	r30, 0x60	; 96
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	88 61       	ori	r24, 0x18	; 24
    11cc:	80 83       	st	Z, r24
    WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP1);	
    11ce:	8e e0       	ldi	r24, 0x0E	; 14
    11d0:	80 83       	st	Z, r24
	
	TCCR0A = 0;
    11d2:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (1 << CS01)|(0 << CS00); //32 divider
    11d4:	82 e0       	ldi	r24, 0x02	; 2
    11d6:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0;
    11d8:	16 bc       	out	0x26, r1	; 38
	
	TCCR1A = 0;
    11da:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__DATA_REGION_ORIGIN__+0x20>
	TCCR1B = (1 << CS11)|(1 << CS10); //64 divider
    11de:	83 e0       	ldi	r24, 0x03	; 3
    11e0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__DATA_REGION_ORIGIN__+0x21>
    TCNT1 = WAIT_100HZ;	
    11e4:	8b e3       	ldi	r24, 0x3B	; 59
    11e6:	96 ef       	ldi	r25, 0xF6	; 246
    11e8:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    11ec:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>

	
	sei();
    11f0:	78 94       	sei
	
	
	LoadEeprom();
    11f2:	0e 94 11 03 	call	0x622	; 0x622 <_Z10LoadEepromv>
    init_switches();
    11f6:	0e 94 98 06 	call	0xd30	; 0xd30 <_Z13init_switchesv>
	init_channels();
    11fa:	0e 94 af 08 	call	0x115e	; 0x115e <_Z13init_channelsv>
	init_protections();
    11fe:	0e 94 ee 06 	call	0xddc	; 0xddc <_Z16init_protectionsv>
	ADC_Init();
    1202:	0e 94 92 08 	call	0x1124	; 0x1124 <_Z8ADC_Initv>
	twi_init();
    1206:	0e 94 8f 0c 	call	0x191e	; 0x191e <_Z8twi_initv>

	TIFR0 = (1<<TOV0);
    120a:	81 e0       	ldi	r24, 0x01	; 1
    120c:	85 bb       	out	0x15, r24	; 21
	TIMSK0 = (1<<TOIE0);
    120e:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__DATA_REGION_ORIGIN__+0xe>
		
	TIFR1 = (1<<TOV1);
    1212:	86 bb       	out	0x16, r24	; 22
	TIMSK1 = (1<<TOIE1);
    1214:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__DATA_REGION_ORIGIN__+0xf>
}

int main(void)
{	 
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
    1218:	19 82       	std	Y+1, r1	; 0x01
    while (1) 
    {
		asm("wdr"); 
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    121a:	0f 2e       	mov	r0, r31
    121c:	f7 e7       	ldi	r31, 0x77	; 119
    121e:	af 2e       	mov	r10, r31
    1220:	f1 e0       	ldi	r31, 0x01	; 1
    1222:	bf 2e       	mov	r11, r31
    1224:	f0 2d       	mov	r31, r0
    1226:	0f 2e       	mov	r0, r31
    1228:	f2 e7       	ldi	r31, 0x72	; 114
    122a:	8f 2e       	mov	r8, r31
    122c:	f1 e0       	ldi	r31, 0x01	; 1
    122e:	9f 2e       	mov	r9, r31
    1230:	f0 2d       	mov	r31, r0
    1232:	0f 2e       	mov	r0, r31
    1234:	f3 e6       	ldi	r31, 0x63	; 99
    1236:	4f 2e       	mov	r4, r31
    1238:	f1 e0       	ldi	r31, 0x01	; 1
    123a:	5f 2e       	mov	r5, r31
    123c:	f0 2d       	mov	r31, r0
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate)  // Button L process
    123e:	01 e0       	ldi	r16, 0x01	; 1
    1240:	12 e0       	ldi	r17, 0x02	; 2
				in_left.on_trigger = false;
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
			
			Left.prev_lock_state = Left.lock;
    1242:	0f 2e       	mov	r0, r31
    1244:	f4 e3       	ldi	r31, 0x34	; 52
    1246:	ef 2e       	mov	r14, r31
    1248:	f2 e0       	ldi	r31, 0x02	; 2
    124a:	ff 2e       	mov	r15, r31
    124c:	f0 2d       	mov	r31, r0
			Left.Process(); // Process L channel
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    124e:	0f 2e       	mov	r0, r31
    1250:	fd e6       	ldi	r31, 0x6D	; 109
    1252:	cf 2e       	mov	r12, r31
    1254:	f1 e0       	ldi	r31, 0x01	; 1
    1256:	df 2e       	mov	r13, r31
    1258:	f0 2d       	mov	r31, r0
    125a:	0f 2e       	mov	r0, r31
    125c:	f8 e6       	ldi	r31, 0x68	; 104
    125e:	6f 2e       	mov	r6, r31
    1260:	f1 e0       	ldi	r31, 0x01	; 1
    1262:	7f 2e       	mov	r7, r31
    1264:	f0 2d       	mov	r31, r0
    1266:	0f 2e       	mov	r0, r31
    1268:	f9 e5       	ldi	r31, 0x59	; 89
    126a:	2f 2e       	mov	r2, r31
    126c:	f1 e0       	ldi	r31, 0x01	; 1
    126e:	3f 2e       	mov	r3, r31
    1270:	f0 2d       	mov	r31, r0


  
    while (1) 
    {
		asm("wdr"); 
    1272:	a8 95       	wdr
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    1274:	d5 01       	movw	r26, r10
    1276:	14 96       	adiw	r26, 0x04	; 4
    1278:	8c 91       	ld	r24, X
    127a:	81 11       	cpse	r24, r1
    127c:	9c c0       	rjmp	.+312    	; 0x13b6 <main+0x204>
    127e:	f4 01       	movw	r30, r8
    1280:	84 81       	ldd	r24, Z+4	; 0x04
    1282:	81 11       	cpse	r24, r1
    1284:	98 c0       	rjmp	.+304    	; 0x13b6 <main+0x204>
    1286:	d2 01       	movw	r26, r4
    1288:	14 96       	adiw	r26, 0x04	; 4
    128a:	8c 91       	ld	r24, X
    128c:	81 11       	cpse	r24, r1
    128e:	93 c0       	rjmp	.+294    	; 0x13b6 <main+0x204>
    1290:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <oc_val12+0x4>
    1294:	81 11       	cpse	r24, r1
    1296:	8f c0       	rjmp	.+286    	; 0x13b6 <main+0x204>
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
    1298:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <sw_squeeze+0x9>
    129c:	88 23       	and	r24, r24
    129e:	31 f0       	breq	.+12     	; 0x12ac <main+0xfa>
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
    12a0:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <sw_squeeze+0x9>
        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
    12a4:	b1 e0       	ldi	r27, 0x01	; 1
    12a6:	b9 83       	std	Y+1, r27	; 0x01

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
    12a8:	91 e0       	ldi	r25, 0x01	; 1
    12aa:	01 c0       	rjmp	.+2      	; 0x12ae <main+0xfc>
    12ac:	90 e0       	ldi	r25, 0x00	; 0
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate)  // Button L process
    12ae:	f8 01       	movw	r30, r16
    12b0:	80 81       	ld	r24, Z
    12b2:	88 23       	and	r24, r24
    12b4:	49 f0       	breq	.+18     	; 0x12c8 <main+0x116>
			{
				Left.control_source = true;
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	d7 01       	movw	r26, r14
    12ba:	12 96       	adiw	r26, 0x02	; 2
    12bc:	8c 93       	st	X, r24
    12be:	12 97       	sbiw	r26, 0x02	; 2
				Left.goal_step = 4;				
    12c0:	84 e0       	ldi	r24, 0x04	; 4
    12c2:	1d 96       	adiw	r26, 0x0d	; 13
    12c4:	8c 93       	st	X, r24
    12c6:	2d c0       	rjmp	.+90     	; 0x1322 <main+0x170>
			}	
			else   //Joystick Process
			{
				
				if (Left.control_source)
    12c8:	f7 01       	movw	r30, r14
    12ca:	82 81       	ldd	r24, Z+2	; 0x02
    12cc:	88 23       	and	r24, r24
    12ce:	49 f0       	breq	.+18     	; 0x12e2 <main+0x130>
				{
				    Left.goal_step = 0;
    12d0:	15 86       	std	Z+13, r1	; 0x0d
				    
					if ((Left.curr_step == 0) && (!Left.moving_bwd)) Left.control_source = false;
    12d2:	86 85       	ldd	r24, Z+14	; 0x0e
    12d4:	81 11       	cpse	r24, r1
    12d6:	25 c0       	rjmp	.+74     	; 0x1322 <main+0x170>
    12d8:	80 8d       	ldd	r24, Z+24	; 0x18
    12da:	81 11       	cpse	r24, r1
    12dc:	22 c0       	rjmp	.+68     	; 0x1322 <main+0x170>
    12de:	12 82       	std	Z+2, r1	; 0x02
    12e0:	20 c0       	rjmp	.+64     	; 0x1322 <main+0x170>
					 
				} else
				{
					if (an_L.enabled)
    12e2:	80 91 97 01 	lds	r24, 0x0197	; 0x800197 <an_L+0x1b>
    12e6:	88 23       	and	r24, r24
    12e8:	19 f0       	breq	.+6      	; 0x12f0 <main+0x13e>
					{
						step = an_L.joystick_step;
    12ea:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <an_L+0x17>
    12ee:	06 c0       	rjmp	.+12     	; 0x12fc <main+0x14a>
					} else
						step = an_R.mirror_joy_step;
    12f0:	e8 e9       	ldi	r30, 0x98	; 152
    12f2:	f1 e0       	ldi	r31, 0x01	; 1
    12f4:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    12f6:	23 8d       	ldd	r18, Z+27	; 0x1b
    12f8:	22 23       	and	r18, r18
    12fa:	99 f0       	breq	.+38     	; 0x1322 <main+0x170>
					if ((step > 0) || (Left.curr_step > 0) || Left.moving_bwd || Left.moving_fwd )
    12fc:	81 11       	cpse	r24, r1
    12fe:	0f c0       	rjmp	.+30     	; 0x131e <main+0x16c>
    1300:	d7 01       	movw	r26, r14
    1302:	1e 96       	adiw	r26, 0x0e	; 14
    1304:	2c 91       	ld	r18, X
    1306:	1e 97       	sbiw	r26, 0x0e	; 14
    1308:	21 11       	cpse	r18, r1
    130a:	09 c0       	rjmp	.+18     	; 0x131e <main+0x16c>
    130c:	58 96       	adiw	r26, 0x18	; 24
    130e:	2c 91       	ld	r18, X
    1310:	58 97       	sbiw	r26, 0x18	; 24
    1312:	21 11       	cpse	r18, r1
    1314:	04 c0       	rjmp	.+8      	; 0x131e <main+0x16c>
    1316:	57 96       	adiw	r26, 0x17	; 23
    1318:	2c 91       	ld	r18, X
    131a:	22 23       	and	r18, r18
    131c:	11 f0       	breq	.+4      	; 0x1322 <main+0x170>
					{
							Left.goal_step = step;
    131e:	f7 01       	movw	r30, r14
    1320:	85 87       	std	Z+13, r24	; 0x0d
				}		
				
			}
			

			if (in_left.on_trigger)
    1322:	d8 01       	movw	r26, r16
    1324:	18 96       	adiw	r26, 0x08	; 8
    1326:	8c 91       	ld	r24, X
    1328:	18 97       	sbiw	r26, 0x08	; 8
    132a:	88 23       	and	r24, r24
    132c:	29 f0       	breq	.+10     	; 0x1338 <main+0x186>
			{
				Left.lock = false;
    132e:	f7 01       	movw	r30, r14
    1330:	12 8e       	std	Z+26, r1	; 0x1a
				in_left.on_trigger = false;
    1332:	18 96       	adiw	r26, 0x08	; 8
    1334:	1c 92       	st	X, r1
    1336:	12 c0       	rjmp	.+36     	; 0x135c <main+0x1aa>
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
    1338:	d7 01       	movw	r26, r14
    133a:	5b 96       	adiw	r26, 0x1b	; 27
    133c:	8c 91       	ld	r24, X
    133e:	5b 97       	sbiw	r26, 0x1b	; 27
    1340:	81 11       	cpse	r24, r1
    1342:	0c c0       	rjmp	.+24     	; 0x135c <main+0x1aa>
    1344:	5a 96       	adiw	r26, 0x1a	; 26
    1346:	8c 91       	ld	r24, X
    1348:	5a 97       	sbiw	r26, 0x1a	; 26
    134a:	88 23       	and	r24, r24
    134c:	39 f0       	breq	.+14     	; 0x135c <main+0x1aa>
    134e:	e6 ef       	ldi	r30, 0xF6	; 246
    1350:	f1 e0       	ldi	r31, 0x01	; 1
    1352:	80 81       	ld	r24, Z
    1354:	81 11       	cpse	r24, r1
    1356:	02 c0       	rjmp	.+4      	; 0x135c <main+0x1aa>
    1358:	5a 96       	adiw	r26, 0x1a	; 26
    135a:	1c 92       	st	X, r1
			
			Left.prev_lock_state = Left.lock;
    135c:	d7 01       	movw	r26, r14
    135e:	5a 96       	adiw	r26, 0x1a	; 26
    1360:	8c 91       	ld	r24, X
    1362:	5a 97       	sbiw	r26, 0x1a	; 26
    1364:	5b 96       	adiw	r26, 0x1b	; 27
    1366:	8c 93       	st	X, r24
    1368:	5b 97       	sbiw	r26, 0x1b	; 27
			
			
			//if (Left.lock && Right.lock) Left.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)
		
			Left.water_mode = sw_water.outstate;
    136a:	ef eb       	ldi	r30, 0xBF	; 191
    136c:	f1 e0       	ldi	r31, 0x01	; 1
    136e:	80 81       	ld	r24, Z
    1370:	13 96       	adiw	r26, 0x03	; 3
    1372:	8c 93       	st	X, r24
			Left.long_release = sw_squeeze.outstate;
    1374:	a4 eb       	ldi	r26, 0xB4	; 180
    1376:	b1 e0       	ldi	r27, 0x01	; 1
    1378:	8c 91       	ld	r24, X
    137a:	f7 01       	movw	r30, r14
    137c:	84 83       	std	Z+4, r24	; 0x04
			
			if (sw_squeeze.outstate) {
    137e:	88 23       	and	r24, r24
    1380:	21 f0       	breq	.+8      	; 0x138a <main+0x1d8>
				
				Left.control_source = true;
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	82 83       	std	Z+2, r24	; 0x02
				Left.goal_step = 4;
    1386:	84 e0       	ldi	r24, 0x04	; 4
    1388:	85 87       	std	Z+13, r24	; 0x0d
			}
			
            if (sq_off_left){
    138a:	99 23       	and	r25, r25
    138c:	19 f0       	breq	.+6      	; 0x1394 <main+0x1e2>
				Left.goal_step = 0;
    138e:	d7 01       	movw	r26, r14
    1390:	1d 96       	adiw	r26, 0x0d	; 13
    1392:	1c 92       	st	X, r1
				sq_off_left = false;
			}
			
			Left.hold_on_dc = pulsemoving[0];
    1394:	e2 e3       	ldi	r30, 0x32	; 50
    1396:	f1 e0       	ldi	r31, 0x01	; 1
    1398:	80 81       	ld	r24, Z
    139a:	d7 01       	movw	r26, r14
    139c:	19 96       	adiw	r26, 0x09	; 9
    139e:	8c 93       	st	X, r24
    13a0:	19 97       	sbiw	r26, 0x09	; 9
			Left.normal_mode_dc = pulsemoving[2];
    13a2:	82 81       	ldd	r24, Z+2	; 0x02
    13a4:	1a 96       	adiw	r26, 0x0a	; 10
    13a6:	8c 93       	st	X, r24
    13a8:	1a 97       	sbiw	r26, 0x0a	; 10
			Left.water_dc = pulsemoving[3];
    13aa:	83 81       	ldd	r24, Z+3	; 0x03
    13ac:	18 96       	adiw	r26, 0x08	; 8
    13ae:	8c 93       	st	X, r24
			
			Left.Process(); // Process L channel
    13b0:	c7 01       	movw	r24, r14
    13b2:	0e 94 59 01 	call	0x2b2	; 0x2b2 <_ZN14ChannelControl7ProcessEv>
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    13b6:	f6 01       	movw	r30, r12
    13b8:	84 81       	ldd	r24, Z+4	; 0x04
    13ba:	81 11       	cpse	r24, r1
    13bc:	86 c0       	rjmp	.+268    	; 0x14ca <main+0x318>
    13be:	d3 01       	movw	r26, r6
    13c0:	14 96       	adiw	r26, 0x04	; 4
    13c2:	8c 91       	ld	r24, X
    13c4:	81 11       	cpse	r24, r1
    13c6:	81 c0       	rjmp	.+258    	; 0x14ca <main+0x318>
    13c8:	f1 01       	movw	r30, r2
    13ca:	84 81       	ldd	r24, Z+4	; 0x04
    13cc:	81 11       	cpse	r24, r1
    13ce:	7d c0       	rjmp	.+250    	; 0x14ca <main+0x318>
    13d0:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <oc_val22+0x4>
    13d4:	81 11       	cpse	r24, r1
    13d6:	79 c0       	rjmp	.+242    	; 0x14ca <main+0x318>
        {
			
			if (in_right.outstate)  // Button R process
    13d8:	a6 ef       	ldi	r26, 0xF6	; 246
    13da:	b1 e0       	ldi	r27, 0x01	; 1
    13dc:	8c 91       	ld	r24, X
    13de:	88 23       	and	r24, r24
    13e0:	39 f0       	breq	.+14     	; 0x13f0 <main+0x23e>
			{
				Right.control_source = true;
    13e2:	e2 e1       	ldi	r30, 0x12	; 18
    13e4:	f2 e0       	ldi	r31, 0x02	; 2
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4;				
    13ea:	84 e0       	ldi	r24, 0x04	; 4
    13ec:	85 87       	std	Z+13, r24	; 0x0d
    13ee:	2d c0       	rjmp	.+90     	; 0x144a <main+0x298>
			}	
			else   //Joystick Process
			{
				if (Right.control_source)
    13f0:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <Right+0x2>
    13f4:	88 23       	and	r24, r24
    13f6:	69 f0       	breq	.+26     	; 0x1412 <main+0x260>
				{
				    Right.goal_step = 0;
    13f8:	e2 e1       	ldi	r30, 0x12	; 18
    13fa:	f2 e0       	ldi	r31, 0x02	; 2
    13fc:	15 86       	std	Z+13, r1	; 0x0d
				    
					if ((Right.curr_step == 0) && (!Right.moving_bwd)) Right.control_source = false;
    13fe:	86 85       	ldd	r24, Z+14	; 0x0e
    1400:	81 11       	cpse	r24, r1
    1402:	23 c0       	rjmp	.+70     	; 0x144a <main+0x298>
    1404:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <Right+0x18>
    1408:	81 11       	cpse	r24, r1
    140a:	1f c0       	rjmp	.+62     	; 0x144a <main+0x298>
    140c:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <Right+0x2>
    1410:	1c c0       	rjmp	.+56     	; 0x144a <main+0x298>
				} else
				{
					if (an_R.enabled)
    1412:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <an_R+0x1b>
    1416:	88 23       	and	r24, r24
    1418:	19 f0       	breq	.+6      	; 0x1420 <main+0x26e>
					{
						step = an_R.joystick_step;
    141a:	80 91 af 01 	lds	r24, 0x01AF	; 0x8001af <an_R+0x17>
    141e:	06 c0       	rjmp	.+12     	; 0x142c <main+0x27a>
					} else
						step = an_L.mirror_joy_step;
    1420:	ec e7       	ldi	r30, 0x7C	; 124
    1422:	f1 e0       	ldi	r31, 0x01	; 1
    1424:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    1426:	93 8d       	ldd	r25, Z+27	; 0x1b
    1428:	99 23       	and	r25, r25
    142a:	79 f0       	breq	.+30     	; 0x144a <main+0x298>
					if ((step > 0) || (Right.curr_step > 0) || Right.moving_bwd || Right.moving_fwd)
    142c:	81 11       	cpse	r24, r1
    142e:	0b c0       	rjmp	.+22     	; 0x1446 <main+0x294>
    1430:	90 91 20 02 	lds	r25, 0x0220	; 0x800220 <Right+0xe>
    1434:	91 11       	cpse	r25, r1
    1436:	07 c0       	rjmp	.+14     	; 0x1446 <main+0x294>
    1438:	90 91 2a 02 	lds	r25, 0x022A	; 0x80022a <Right+0x18>
    143c:	91 11       	cpse	r25, r1
    143e:	03 c0       	rjmp	.+6      	; 0x1446 <main+0x294>
    1440:	90 91 29 02 	lds	r25, 0x0229	; 0x800229 <Right+0x17>
    1444:	91 11       	cpse	r25, r1
					{
							Right.goal_step = step;
    1446:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <Right+0xd>
						
				  
				}			
			}

			if (in_right.on_trigger)
    144a:	80 91 fe 01 	lds	r24, 0x01FE	; 0x8001fe <in_right+0x8>
    144e:	88 23       	and	r24, r24
    1450:	29 f0       	breq	.+10     	; 0x145c <main+0x2aa>
			{
				Right.lock = false;
    1452:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <Right+0x1a>
				in_right.on_trigger = false;
    1456:	10 92 fe 01 	sts	0x01FE, r1	; 0x8001fe <in_right+0x8>
    145a:	0e c0       	rjmp	.+28     	; 0x1478 <main+0x2c6>
			}
			
			if ((!Right.prev_lock_state) && Right.lock && (!in_left.outstate)) Right.lock = false;
    145c:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <Right+0x1b>
    1460:	81 11       	cpse	r24, r1
    1462:	0a c0       	rjmp	.+20     	; 0x1478 <main+0x2c6>
    1464:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <Right+0x1a>
    1468:	88 23       	and	r24, r24
    146a:	31 f0       	breq	.+12     	; 0x1478 <main+0x2c6>
    146c:	f8 01       	movw	r30, r16
    146e:	80 81       	ld	r24, Z
    1470:	81 11       	cpse	r24, r1
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <main+0x2c6>
    1474:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <Right+0x1a>
			
			Right.prev_lock_state = Right.lock;
    1478:	e2 e1       	ldi	r30, 0x12	; 18
    147a:	f2 e0       	ldi	r31, 0x02	; 2
    147c:	82 8d       	ldd	r24, Z+26	; 0x1a
    147e:	83 8f       	std	Z+27, r24	; 0x1b
			
			//if (Right.lock && Left.lock) Right.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)

	
			Right.water_mode = sw_water.outstate;
    1480:	af eb       	ldi	r26, 0xBF	; 191
    1482:	b1 e0       	ldi	r27, 0x01	; 1
    1484:	8c 91       	ld	r24, X
    1486:	83 83       	std	Z+3, r24	; 0x03
			Right.long_release = sw_squeeze.outstate; 
    1488:	a4 eb       	ldi	r26, 0xB4	; 180
    148a:	b1 e0       	ldi	r27, 0x01	; 1
    148c:	8c 91       	ld	r24, X
    148e:	84 83       	std	Z+4, r24	; 0x04

			if (sw_squeeze.outstate) {
    1490:	88 23       	and	r24, r24
    1492:	21 f0       	breq	.+8      	; 0x149c <main+0x2ea>
				Right.control_source = true;
    1494:	81 e0       	ldi	r24, 0x01	; 1
    1496:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4; 
    1498:	84 e0       	ldi	r24, 0x04	; 4
    149a:	85 87       	std	Z+13, r24	; 0x0d
			}
			if (sq_off_right)
    149c:	b9 81       	ldd	r27, Y+1	; 0x01
    149e:	b1 11       	cpse	r27, r1
			{
				Right.goal_step = 0;
    14a0:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <Right+0xd>
				sq_off_right = false;
			}
			
			
			Right.hold_on_dc = pulsemoving[1];
    14a4:	e2 e1       	ldi	r30, 0x12	; 18
    14a6:	f2 e0       	ldi	r31, 0x02	; 2
    14a8:	a2 e3       	ldi	r26, 0x32	; 50
    14aa:	b1 e0       	ldi	r27, 0x01	; 1
    14ac:	11 96       	adiw	r26, 0x01	; 1
    14ae:	8c 91       	ld	r24, X
    14b0:	11 97       	sbiw	r26, 0x01	; 1
    14b2:	81 87       	std	Z+9, r24	; 0x09
			Right.normal_mode_dc = pulsemoving[2];
    14b4:	12 96       	adiw	r26, 0x02	; 2
    14b6:	8c 91       	ld	r24, X
    14b8:	12 97       	sbiw	r26, 0x02	; 2
    14ba:	82 87       	std	Z+10, r24	; 0x0a
			Right.water_dc = pulsemoving[3];
    14bc:	13 96       	adiw	r26, 0x03	; 3
    14be:	8c 91       	ld	r24, X
    14c0:	80 87       	std	Z+8, r24	; 0x08
			
			Right.Process(); // Process R channel		
    14c2:	cf 01       	movw	r24, r30
    14c4:	0e 94 59 01 	call	0x2b2	; 0x2b2 <_ZN14ChannelControl7ProcessEv>
    14c8:	19 82       	std	Y+1, r1	; 0x01
			
		}
		
		if (in_left.protection_reset && in_left.reset) {
    14ca:	f8 01       	movw	r30, r16
    14cc:	82 85       	ldd	r24, Z+10	; 0x0a
    14ce:	88 23       	and	r24, r24
    14d0:	81 f0       	breq	.+32     	; 0x14f2 <main+0x340>
    14d2:	86 81       	ldd	r24, Z+6	; 0x06
    14d4:	88 23       	and	r24, r24
    14d6:	69 f0       	breq	.+26     	; 0x14f2 <main+0x340>
			val11.trip = false;
    14d8:	d5 01       	movw	r26, r10
    14da:	14 96       	adiw	r26, 0x04	; 4
    14dc:	1c 92       	st	X, r1
			oc_val11.trip = false;
    14de:	f2 01       	movw	r30, r4
    14e0:	14 82       	std	Z+4, r1	; 0x04
			val12.trip = false;
    14e2:	d4 01       	movw	r26, r8
    14e4:	14 96       	adiw	r26, 0x04	; 4
    14e6:	1c 92       	st	X, r1
			oc_val12.trip = false;
    14e8:	10 92 62 01 	sts	0x0162, r1	; 0x800162 <oc_val12+0x4>
			in_left.reset = false;
    14ec:	f8 01       	movw	r30, r16
    14ee:	16 82       	std	Z+6, r1	; 0x06
			in_left.protection_reset = false;
    14f0:	12 86       	std	Z+10, r1	; 0x0a
		}


		if (in_right.protection_reset && in_right.reset) {
    14f2:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <in_right+0xa>
    14f6:	88 23       	and	r24, r24
    14f8:	91 f0       	breq	.+36     	; 0x151e <main+0x36c>
    14fa:	80 91 fc 01 	lds	r24, 0x01FC	; 0x8001fc <in_right+0x6>
    14fe:	88 23       	and	r24, r24
    1500:	71 f0       	breq	.+28     	; 0x151e <main+0x36c>
			val21.trip = false;
    1502:	d6 01       	movw	r26, r12
    1504:	14 96       	adiw	r26, 0x04	; 4
    1506:	1c 92       	st	X, r1
			oc_val21.trip = false;
    1508:	f1 01       	movw	r30, r2
    150a:	14 82       	std	Z+4, r1	; 0x04
			val22.trip = false;
    150c:	d3 01       	movw	r26, r6
    150e:	14 96       	adiw	r26, 0x04	; 4
    1510:	1c 92       	st	X, r1
			oc_val22.trip = false;
    1512:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <oc_val22+0x4>
			in_right.reset = false;
    1516:	10 92 fc 01 	sts	0x01FC, r1	; 0x8001fc <in_right+0x6>
			in_right.protection_reset = false;
    151a:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <in_right+0xa>
		}
		
	    
		ledL_on_down = Left.moving_bwd;
    151e:	d7 01       	movw	r26, r14
    1520:	58 96       	adiw	r26, 0x18	; 24
    1522:	ec 91       	ld	r30, X
    1524:	58 97       	sbiw	r26, 0x18	; 24
    1526:	e0 93 0f 02 	sts	0x020F, r30	; 0x80020f <ledL_on_down>
     	ledL_on_up = Left.moving_fwd;
    152a:	57 96       	adiw	r26, 0x17	; 23
    152c:	8c 91       	ld	r24, X
    152e:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ledL_on_up>
		ledR_on_down = Right.moving_bwd;
    1532:	a2 e1       	ldi	r26, 0x12	; 18
    1534:	b2 e0       	ldi	r27, 0x02	; 2
    1536:	58 96       	adiw	r26, 0x18	; 24
    1538:	9c 91       	ld	r25, X
    153a:	58 97       	sbiw	r26, 0x18	; 24
    153c:	90 93 0e 02 	sts	0x020E, r25	; 0x80020e <ledR_on_down>
		ledR_on_up = Right.moving_fwd;
    1540:	57 96       	adiw	r26, 0x17	; 23
    1542:	2c 91       	ld	r18, X
    1544:	20 93 10 02 	sts	0x0210, r18	; 0x800210 <ledR_on_up>
		
		statebyte0 = ((ledL_on_down | ledL_on_up) << STATUS_BIT0_L_ON) | ((ledR_on_down | ledR_on_up)  << STATUS_BIT0_R_ON) | 
		            (sw_leftdown.outstate << STATUS_BIT0_L_D) | (sw_leftup.outstate << STATUS_BIT0_L_U) | 
		            (sw_rightdown.outstate << STATUS_BIT0_R_D) | (sw_rightup.outstate << STATUS_BIT0_R_U) | (in_left.outstate << STATUS_BIT0_L_BUT) | (in_right.outstate << STATUS_BIT0_R_BUT);
    1548:	60 91 eb 01 	lds	r22, 0x01EB	; 0x8001eb <sw_leftdown>
    154c:	36 2f       	mov	r19, r22
    154e:	33 0f       	add	r19, r19
    1550:	33 0f       	add	r19, r19
    1552:	60 91 e0 01 	lds	r22, 0x01E0	; 0x8001e0 <sw_leftup>
    1556:	66 0f       	add	r22, r22
    1558:	66 0f       	add	r22, r22
    155a:	66 0f       	add	r22, r22
    155c:	63 2b       	or	r22, r19
    155e:	4e 2f       	mov	r20, r30
    1560:	48 2b       	or	r20, r24
    1562:	46 2b       	or	r20, r22
    1564:	30 91 d5 01 	lds	r19, 0x01D5	; 0x8001d5 <sw_rightdown>
    1568:	b0 e1       	ldi	r27, 0x10	; 16
    156a:	3b 9f       	mul	r19, r27
    156c:	b0 01       	movw	r22, r0
    156e:	11 24       	eor	r1, r1
    1570:	64 2b       	or	r22, r20
    1572:	30 91 ca 01 	lds	r19, 0x01CA	; 0x8001ca <sw_rightup>
    1576:	f0 e2       	ldi	r31, 0x20	; 32
    1578:	3f 9f       	mul	r19, r31
    157a:	a0 01       	movw	r20, r0
    157c:	11 24       	eor	r1, r1
    157e:	46 2b       	or	r20, r22
    1580:	d8 01       	movw	r26, r16
    1582:	3c 91       	ld	r19, X
    1584:	b0 e4       	ldi	r27, 0x40	; 64
    1586:	3b 9f       	mul	r19, r27
    1588:	b0 01       	movw	r22, r0
    158a:	11 24       	eor	r1, r1
    158c:	64 2b       	or	r22, r20
    158e:	a6 ef       	ldi	r26, 0xF6	; 246
    1590:	b1 e0       	ldi	r27, 0x01	; 1
    1592:	3c 91       	ld	r19, X
    1594:	b0 e8       	ldi	r27, 0x80	; 128
    1596:	3b 9f       	mul	r19, r27
    1598:	a0 01       	movw	r20, r0
    159a:	11 24       	eor	r1, r1
    159c:	46 2b       	or	r20, r22
    159e:	39 2f       	mov	r19, r25
    15a0:	32 2b       	or	r19, r18
    15a2:	33 0f       	add	r19, r19
    15a4:	43 2b       	or	r20, r19
    15a6:	40 93 52 01 	sts	0x0152, r20	; 0x800152 <statebyte0>
        
		statebyte1 = (1 << STATUS_BIT1_L_EN) | (1 << STATUS_BIT1_R_EN) | (ledL_on_up << STATUS_BIT1_L_ON_U) | (ledL_on_down << STATUS_BIT1_L_ON_D) | 
																		 (ledR_on_up << STATUS_BIT1_R_ON_U) | (ledR_on_down << STATUS_BIT1_R_ON_D) |
																		 ((val11.trip | val12.trip) << STATUS_BIT1_L_TRIP_STAGE1) |
    15aa:	d5 01       	movw	r26, r10
    15ac:	14 96       	adiw	r26, 0x04	; 4
    15ae:	4c 91       	ld	r20, X
    15b0:	d4 01       	movw	r26, r8
    15b2:	14 96       	adiw	r26, 0x04	; 4
    15b4:	5c 91       	ld	r21, X
																		 ((val21.trip | val22.trip) << STATUS_BIT1_R_TRIP_STAGE1)  ;
    15b6:	d6 01       	movw	r26, r12
    15b8:	14 96       	adiw	r26, 0x04	; 4
    15ba:	7c 91       	ld	r23, X
    15bc:	d3 01       	movw	r26, r6
    15be:	14 96       	adiw	r26, 0x04	; 4
    15c0:	6c 91       	ld	r22, X
    15c2:	88 0f       	add	r24, r24
    15c4:	88 0f       	add	r24, r24
    15c6:	ee 0f       	add	r30, r30
    15c8:	ee 0f       	add	r30, r30
    15ca:	ee 0f       	add	r30, r30
    15cc:	8e 2b       	or	r24, r30
    15ce:	83 60       	ori	r24, 0x03	; 3
    15d0:	b0 e1       	ldi	r27, 0x10	; 16
    15d2:	2b 9f       	mul	r18, r27
    15d4:	90 01       	movw	r18, r0
    15d6:	11 24       	eor	r1, r1
    15d8:	82 2b       	or	r24, r18
    15da:	e0 e2       	ldi	r30, 0x20	; 32
    15dc:	9e 9f       	mul	r25, r30
    15de:	90 01       	movw	r18, r0
    15e0:	11 24       	eor	r1, r1
    15e2:	28 2b       	or	r18, r24
    15e4:	e4 2f       	mov	r30, r20
    15e6:	e5 2b       	or	r30, r21
    15e8:	80 e4       	ldi	r24, 0x40	; 64
    15ea:	e8 9f       	mul	r30, r24
    15ec:	f0 01       	movw	r30, r0
    15ee:	11 24       	eor	r1, r1
    15f0:	2e 2b       	or	r18, r30
    15f2:	97 2f       	mov	r25, r23
    15f4:	96 2b       	or	r25, r22
    15f6:	a0 e8       	ldi	r26, 0x80	; 128
    15f8:	9a 9f       	mul	r25, r26
    15fa:	f0 01       	movw	r30, r0
    15fc:	11 24       	eor	r1, r1
    15fe:	e2 2b       	or	r30, r18
    1600:	e0 93 51 01 	sts	0x0151, r30	; 0x800151 <statebyte1>
		
		statebyte2 = ((oc_val11.trip | oc_val12.trip) << STATUS_BIT2_L_TRIP_STAGE2) | ((oc_val21.trip | oc_val22.trip) << STATUS_BIT2_R_TRIP_STAGE2) | 
    1604:	f2 01       	movw	r30, r4
    1606:	34 81       	ldd	r19, Z+4	; 0x04
    1608:	e0 91 62 01 	lds	r30, 0x0162	; 0x800162 <oc_val12+0x4>
    160c:	d1 01       	movw	r26, r2
    160e:	14 96       	adiw	r26, 0x04	; 4
    1610:	fc 91       	ld	r31, X
    1612:	b0 91 58 01 	lds	r27, 0x0158	; 0x800158 <oc_val22+0x4>
    1616:	ba 83       	std	Y+2, r27	; 0x02
		              (sw_squeeze.outstate << STATUS_BIT2_SQUEEZE) | (sw_water.outstate << STATUS_BIT2_WATERMODE);		
    1618:	a4 eb       	ldi	r26, 0xB4	; 180
    161a:	b1 e0       	ldi	r27, 0x01	; 1
    161c:	8c 91       	ld	r24, X
    161e:	28 2f       	mov	r18, r24
    1620:	22 0f       	add	r18, r18
    1622:	22 0f       	add	r18, r18
    1624:	22 0f       	add	r18, r18
    1626:	af eb       	ldi	r26, 0xBF	; 191
    1628:	b1 e0       	ldi	r27, 0x01	; 1
    162a:	8c 91       	ld	r24, X
    162c:	88 0f       	add	r24, r24
    162e:	88 0f       	add	r24, r24
    1630:	82 2b       	or	r24, r18
    1632:	23 2f       	mov	r18, r19
    1634:	2e 2b       	or	r18, r30
    1636:	98 2f       	mov	r25, r24
    1638:	92 2b       	or	r25, r18
    163a:	8a 81       	ldd	r24, Y+2	; 0x02
    163c:	8f 2b       	or	r24, r31
    163e:	88 0f       	add	r24, r24
    1640:	89 2b       	or	r24, r25
    1642:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <statebyte2>
		
		if (oc_val11.trip || oc_val12.trip || oc_val21.trip || oc_val22.trip || val11.trip || val12.trip || val21.trip || val22.trip)	
    1646:	31 11       	cpse	r19, r1
    1648:	0f c0       	rjmp	.+30     	; 0x1668 <main+0x4b6>
    164a:	e1 11       	cpse	r30, r1
    164c:	0d c0       	rjmp	.+26     	; 0x1668 <main+0x4b6>
    164e:	f1 11       	cpse	r31, r1
    1650:	0b c0       	rjmp	.+22     	; 0x1668 <main+0x4b6>
    1652:	ba 81       	ldd	r27, Y+2	; 0x02
    1654:	b1 11       	cpse	r27, r1
    1656:	08 c0       	rjmp	.+16     	; 0x1668 <main+0x4b6>
    1658:	41 11       	cpse	r20, r1
    165a:	06 c0       	rjmp	.+12     	; 0x1668 <main+0x4b6>
    165c:	51 11       	cpse	r21, r1
    165e:	04 c0       	rjmp	.+8      	; 0x1668 <main+0x4b6>
    1660:	71 11       	cpse	r23, r1
    1662:	02 c0       	rjmp	.+4      	; 0x1668 <main+0x4b6>
    1664:	66 23       	and	r22, r22
    1666:	11 f0       	breq	.+4      	; 0x166c <main+0x4ba>
		{
			PORTB |= RESERVE1; // IN_RES1 used as FAULT OUTPUT on external led (1 ma)
    1668:	28 9a       	sbi	0x05, 0	; 5
    166a:	01 c0       	rjmp	.+2      	; 0x166e <main+0x4bc>
		} else
			PORTB &= ~RESERVE1;
    166c:	28 98       	cbi	0x05, 0	; 5

		if  (twi_process_read)
    166e:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <twi_process_read>
    1672:	88 23       	and	r24, r24
    1674:	09 f4       	brne	.+2      	; 0x1678 <main+0x4c6>
    1676:	c8 c0       	rjmp	.+400    	; 0x1808 <main+0x656>
		{
			
			TWI_DataAddr = 0x05;
    1678:	85 e0       	ldi	r24, 0x05	; 5
    167a:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <TWI_DataAddr>
			TWI_DataSize  = 4;
    167e:	84 e0       	ldi	r24, 0x04	; 4
    1680:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <TWI_DataSize>
			
			
			twi_read();  // Read Data from Display board
    1684:	0e 94 9e 0c 	call	0x193c	; 0x193c <_Z8twi_readv>
			
			twi_process_read = false;
    1688:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <twi_process_read>
					
			timer1_count = 1; // startup timer
			
			while ((TWI_Status != TWI_FREE) && (timer1_count < TIMER1_MAXCOUNT)) //fuse condition
    168c:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <TWI_Status>
    1690:	81 30       	cpi	r24, 0x01	; 1
    1692:	e1 f7       	brne	.-8      	; 0x168c <main+0x4da>
			{
				// wait TWI reading
			}
			
			timer1_count = 0;
    1694:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <timer1_count>
			
			paramtodisp_addr =   TWI_DataBuff[1];
    1698:	e6 e5       	ldi	r30, 0x56	; 86
    169a:	f2 e0       	ldi	r31, 0x02	; 2
    169c:	81 81       	ldd	r24, Z+1	; 0x01
    169e:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <paramtodisp_addr>
			paramfromdisp =      TWI_DataBuff[2];
    16a2:	92 81       	ldd	r25, Z+2	; 0x02
    16a4:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <paramfromdisp>
			paramfromdisp_addr = TWI_DataBuff[3];
    16a8:	83 81       	ldd	r24, Z+3	; 0x03
    16aa:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <paramfromdisp_addr>
			
			
			
			switch (paramfromdisp_addr)
    16ae:	48 2f       	mov	r20, r24
    16b0:	50 e0       	ldi	r21, 0x00	; 0
    16b2:	fa 01       	movw	r30, r20
    16b4:	31 97       	sbiw	r30, 0x01	; 1
    16b6:	e7 32       	cpi	r30, 0x27	; 39
    16b8:	f1 05       	cpc	r31, r1
    16ba:	08 f0       	brcs	.+2      	; 0x16be <main+0x50c>
    16bc:	a3 c0       	rjmp	.+326    	; 0x1804 <main+0x652>
    16be:	eb 59       	subi	r30, 0x9B	; 155
    16c0:	ff 4f       	sbci	r31, 0xFF	; 255
    16c2:	0c 94 f9 0e 	jmp	0x1df2	; 0x1df2 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
    16c6:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <wait_sec_up>
    16ca:	98 17       	cp	r25, r24
    16cc:	09 f4       	brne	.+2      	; 0x16d0 <main+0x51e>
    16ce:	9c c0       	rjmp	.+312    	; 0x1808 <main+0x656>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
    16d0:	8d ef       	ldi	r24, 0xFD	; 253
    16d2:	89 0f       	add	r24, r25
    16d4:	82 36       	cpi	r24, 0x62	; 98
    16d6:	08 f0       	brcs	.+2      	; 0x16da <main+0x528>
    16d8:	99 e0       	ldi	r25, 0x09	; 9
			
			switch (paramfromdisp_addr)
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
				{
				    wait_sec_up = CheckMinMax(ADDR_WAIT_SEC_UP, paramfromdisp); 
    16da:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <wait_sec_up>
					WriteEeprom(paramfromdisp_addr);	                  
    16de:	81 e0       	ldi	r24, 0x01	; 1
    16e0:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    16e4:	91 c0       	rjmp	.+290    	; 0x1808 <main+0x656>
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
    16e6:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <wait_sec_down>
    16ea:	98 17       	cp	r25, r24
    16ec:	09 f4       	brne	.+2      	; 0x16f0 <main+0x53e>
    16ee:	8c c0       	rjmp	.+280    	; 0x1808 <main+0x656>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
    16f0:	8d ef       	ldi	r24, 0xFD	; 253
    16f2:	89 0f       	add	r24, r25
    16f4:	82 36       	cpi	r24, 0x62	; 98
    16f6:	08 f0       	brcs	.+2      	; 0x16fa <main+0x548>
    16f8:	94 e1       	ldi	r25, 0x14	; 20
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
				{
					wait_sec_down = CheckMinMax(ADDR_WAIT_SEC_DOWN,paramfromdisp); 
    16fa:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <wait_sec_down>
					WriteEeprom(paramfromdisp_addr);
    16fe:	82 e0       	ldi	r24, 0x02	; 2
    1700:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    1704:	81 c0       	rjmp	.+258    	; 0x1808 <main+0x656>
				}
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
    1706:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <moving_up_stop>
    170a:	98 17       	cp	r25, r24
    170c:	09 f4       	brne	.+2      	; 0x1710 <main+0x55e>
    170e:	7c c0       	rjmp	.+248    	; 0x1808 <main+0x656>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
    1710:	95 36       	cpi	r25, 0x65	; 101
    1712:	08 f0       	brcs	.+2      	; 0x1716 <main+0x564>
    1714:	9a e0       	ldi	r25, 0x0A	; 10
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
				{
					moving_up_stop = CheckMinMax(ADDR_MOVING_UP_STOP,paramfromdisp); 
    1716:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <moving_up_stop>
					WriteEeprom(paramfromdisp_addr);
    171a:	83 e0       	ldi	r24, 0x03	; 3
    171c:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    1720:	73 c0       	rjmp	.+230    	; 0x1808 <main+0x656>
				}
				
				break;	
				case 10 ... 19:
				if (paramfromdisp != an_L.steps[paramfromdisp_addr-10])		
    1722:	28 2f       	mov	r18, r24
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	2a 50       	subi	r18, 0x0A	; 10
    1728:	31 09       	sbc	r19, r1
    172a:	f9 01       	movw	r30, r18
    172c:	e4 58       	subi	r30, 0x84	; 132
    172e:	fe 4f       	sbci	r31, 0xFE	; 254
    1730:	45 85       	ldd	r20, Z+13	; 0x0d
    1732:	94 17       	cp	r25, r20
    1734:	09 f4       	brne	.+2      	; 0x1738 <main+0x586>
    1736:	68 c0       	rjmp	.+208    	; 0x1808 <main+0x656>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_L.steps[paramfromdisp_addr-10] = paramfromdisp;
    1738:	f9 01       	movw	r30, r18
    173a:	e4 58       	subi	r30, 0x84	; 132
    173c:	fe 4f       	sbci	r31, 0xFE	; 254
    173e:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    1740:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    1744:	61 c0       	rjmp	.+194    	; 0x1808 <main+0x656>
					}
				}			
				break;		
				
				case 20 ... 29:
				if (paramfromdisp != an_R.steps[paramfromdisp_addr-20])		
    1746:	28 2f       	mov	r18, r24
    1748:	30 e0       	ldi	r19, 0x00	; 0
    174a:	24 51       	subi	r18, 0x14	; 20
    174c:	31 09       	sbc	r19, r1
    174e:	f9 01       	movw	r30, r18
    1750:	e8 56       	subi	r30, 0x68	; 104
    1752:	fe 4f       	sbci	r31, 0xFE	; 254
    1754:	45 85       	ldd	r20, Z+13	; 0x0d
    1756:	94 17       	cp	r25, r20
    1758:	09 f4       	brne	.+2      	; 0x175c <main+0x5aa>
    175a:	56 c0       	rjmp	.+172    	; 0x1808 <main+0x656>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_R.steps[paramfromdisp_addr-20] = paramfromdisp;
    175c:	f9 01       	movw	r30, r18
    175e:	e8 56       	subi	r30, 0x68	; 104
    1760:	fe 4f       	sbci	r31, 0xFE	; 254
    1762:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    1764:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    1768:	4f c0       	rjmp	.+158    	; 0x1808 <main+0x656>
					}
				}	
				break;	
				
				case 30 ... 35:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
    176a:	28 2f       	mov	r18, r24
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	2e 51       	subi	r18, 0x1E	; 30
    1770:	31 09       	sbc	r19, r1
    1772:	f9 01       	movw	r30, r18
    1774:	ea 5c       	subi	r30, 0xCA	; 202
    1776:	fe 4f       	sbci	r31, 0xFE	; 254
    1778:	40 81       	ld	r20, Z
    177a:	94 17       	cp	r25, r20
    177c:	09 f4       	brne	.+2      	; 0x1780 <main+0x5ce>
    177e:	44 c0       	rjmp	.+136    	; 0x1808 <main+0x656>
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    1780:	f9 01       	movw	r30, r18
    1782:	ee 0f       	add	r30, r30
    1784:	ff 1f       	adc	r31, r31
    1786:	ee 0f       	add	r30, r30
    1788:	ff 1f       	adc	r31, r31
    178a:	e0 5f       	subi	r30, 0xF0	; 240
    178c:	fe 4f       	sbci	r31, 0xFE	; 254
    178e:	52 81       	ldd	r21, Z+2	; 0x02
    1790:	54 17       	cp	r21, r20
    1792:	50 f4       	brcc	.+20     	; 0x17a8 <main+0x5f6>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
    1794:	f9 01       	movw	r30, r18
    1796:	ee 0f       	add	r30, r30
    1798:	ff 1f       	adc	r31, r31
    179a:	ee 0f       	add	r30, r30
    179c:	ff 1f       	adc	r31, r31
    179e:	e0 5f       	subi	r30, 0xF0	; 240
    17a0:	fe 4f       	sbci	r31, 0xFE	; 254
				break;	
				
				case 30 ... 35:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    17a2:	51 81       	ldd	r21, Z+1	; 0x01
    17a4:	45 17       	cp	r20, r21
    17a6:	80 f1       	brcs	.+96     	; 0x1808 <main+0x656>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
				  	{
				        protection[paramfromdisp_addr-30] = paramfromdisp;
    17a8:	f9 01       	movw	r30, r18
    17aa:	ea 5c       	subi	r30, 0xCA	; 202
    17ac:	fe 4f       	sbci	r31, 0xFE	; 254
    17ae:	90 83       	st	Z, r25
						WriteEeprom(paramfromdisp_addr);
    17b0:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
						init_protections();
    17b4:	0e 94 ee 06 	call	0xddc	; 0xddc <_Z16init_protectionsv>
    17b8:	27 c0       	rjmp	.+78     	; 0x1808 <main+0x656>
				
				}
				break;
				
				case 36 ... 39:
				if (paramfromdisp != pulsemoving[paramfromdisp_addr-36])
    17ba:	28 2f       	mov	r18, r24
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	24 52       	subi	r18, 0x24	; 36
    17c0:	31 09       	sbc	r19, r1
    17c2:	f9 01       	movw	r30, r18
    17c4:	ee 5c       	subi	r30, 0xCE	; 206
    17c6:	fe 4f       	sbci	r31, 0xFE	; 254
    17c8:	40 81       	ld	r20, Z
    17ca:	94 17       	cp	r25, r20
    17cc:	e9 f0       	breq	.+58     	; 0x1808 <main+0x656>
				{
				  	if ((pulsemoving[paramfromdisp_addr-36] <= def_pulsemoving[paramfromdisp_addr-36][2]) || 
    17ce:	f9 01       	movw	r30, r18
    17d0:	ee 0f       	add	r30, r30
    17d2:	ff 1f       	adc	r31, r31
    17d4:	ee 0f       	add	r30, r30
    17d6:	ff 1f       	adc	r31, r31
    17d8:	e0 50       	subi	r30, 0x00	; 0
    17da:	ff 4f       	sbci	r31, 0xFF	; 255
    17dc:	52 81       	ldd	r21, Z+2	; 0x02
    17de:	54 17       	cp	r21, r20
    17e0:	50 f4       	brcc	.+20     	; 0x17f6 <main+0x644>
					    (pulsemoving[paramfromdisp_addr-36] >= def_pulsemoving[paramfromdisp_addr-36][1]))
    17e2:	f9 01       	movw	r30, r18
    17e4:	ee 0f       	add	r30, r30
    17e6:	ff 1f       	adc	r31, r31
    17e8:	ee 0f       	add	r30, r30
    17ea:	ff 1f       	adc	r31, r31
    17ec:	e0 50       	subi	r30, 0x00	; 0
    17ee:	ff 4f       	sbci	r31, 0xFF	; 255
				break;
				
				case 36 ... 39:
				if (paramfromdisp != pulsemoving[paramfromdisp_addr-36])
				{
				  	if ((pulsemoving[paramfromdisp_addr-36] <= def_pulsemoving[paramfromdisp_addr-36][2]) || 
    17f0:	51 81       	ldd	r21, Z+1	; 0x01
    17f2:	45 17       	cp	r20, r21
    17f4:	48 f0       	brcs	.+18     	; 0x1808 <main+0x656>
					    (pulsemoving[paramfromdisp_addr-36] >= def_pulsemoving[paramfromdisp_addr-36][1]))
				  	{
				        pulsemoving[paramfromdisp_addr-36] = paramfromdisp;
    17f6:	f9 01       	movw	r30, r18
    17f8:	ee 5c       	subi	r30, 0xCE	; 206
    17fa:	fe 4f       	sbci	r31, 0xFE	; 254
    17fc:	90 83       	st	Z, r25
						WriteEeprom(paramfromdisp_addr);
    17fe:	0e 94 4c 04 	call	0x898	; 0x898 <_Z11WriteEepromc>
    1802:	02 c0       	rjmp	.+4      	; 0x1808 <main+0x656>
					}
				
				}
				break;
				
				default: paramfromdisp = 0;
    1804:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <paramfromdisp>
			}
			
		}
		
		if (twi_process_write)
    1808:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <twi_process_write>
    180c:	88 23       	and	r24, r24
    180e:	09 f4       	brne	.+2      	; 0x1812 <main+0x660>
    1810:	30 cd       	rjmp	.-1440   	; 0x1272 <main+0xc0>
		{

			TWI_DataAddr = 0x01;
    1812:	81 e0       	ldi	r24, 0x01	; 1
    1814:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <TWI_DataAddr>
			TWI_DataSize  = 4;
    1818:	84 e0       	ldi	r24, 0x04	; 4
    181a:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <TWI_DataSize>
			TWI_DataBuff[0] = statebyte0;
    181e:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <statebyte0>
    1822:	e6 e5       	ldi	r30, 0x56	; 86
    1824:	f2 e0       	ldi	r31, 0x02	; 2
    1826:	80 83       	st	Z, r24
			TWI_DataBuff[1] = statebyte1;
    1828:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <statebyte1>
    182c:	81 83       	std	Z+1, r24	; 0x01
			TWI_DataBuff[2] = statebyte2;
    182e:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <statebyte2>
    1832:	82 83       	std	Z+2, r24	; 0x02
			
			switch (paramtodisp_addr)
    1834:	20 91 4e 01 	lds	r18, 0x014E	; 0x80014e <paramtodisp_addr>
    1838:	82 2f       	mov	r24, r18
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	fc 01       	movw	r30, r24
    183e:	31 97       	sbiw	r30, 0x01	; 1
    1840:	e7 32       	cpi	r30, 0x27	; 39
    1842:	f1 05       	cpc	r31, r1
    1844:	08 f0       	brcs	.+2      	; 0x1848 <main+0x696>
    1846:	60 c0       	rjmp	.+192    	; 0x1908 <main+0x756>
    1848:	e4 57       	subi	r30, 0x74	; 116
    184a:	ff 4f       	sbci	r31, 0xFF	; 255
    184c:	0c 94 f9 0e 	jmp	0x1df2	; 0x1df2 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: paramtodisp = wait_sec_up;
    1850:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <wait_sec_up>
    1854:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				           break;
    1858:	59 c0       	rjmp	.+178    	; 0x190c <main+0x75a>
			    case ADDR_WAIT_SEC_DOWN: paramtodisp = wait_sec_down;
    185a:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <wait_sec_down>
    185e:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
			               break;
    1862:	54 c0       	rjmp	.+168    	; 0x190c <main+0x75a>
			    case ADDR_MOVING_UP_STOP: paramtodisp = moving_up_stop;
    1864:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <moving_up_stop>
    1868:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
			               break;
    186c:	4f c0       	rjmp	.+158    	; 0x190c <main+0x75a>
				case ADDR_PERSENTAGE_L: paramtodisp = val_L;
    186e:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <val_L>
    1872:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
						  break;
    1876:	4a c0       	rjmp	.+148    	; 0x190c <main+0x75a>
			    case ADDR_CMD_L: paramtodisp = Left.goal_step*10+Left.curr_step;
    1878:	f7 01       	movw	r30, r14
    187a:	85 85       	ldd	r24, Z+13	; 0x0d
    187c:	88 0f       	add	r24, r24
    187e:	98 2f       	mov	r25, r24
    1880:	99 0f       	add	r25, r25
    1882:	99 0f       	add	r25, r25
    1884:	89 0f       	add	r24, r25
    1886:	96 85       	ldd	r25, Z+14	; 0x0e
    1888:	89 0f       	add	r24, r25
    188a:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				          break;
    188e:	3e c0       	rjmp	.+124    	; 0x190c <main+0x75a>
				case ADDR_ENABLE_L: paramtodisp = an_L.enabled;		 
    1890:	80 91 97 01 	lds	r24, 0x0197	; 0x800197 <an_L+0x1b>
    1894:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
					      break;
    1898:	39 c0       	rjmp	.+114    	; 0x190c <main+0x75a>
				case ADDR_PERSENTAGE_R: paramtodisp =val_R;
    189a:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <val_R>
    189e:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
						  break;
    18a2:	34 c0       	rjmp	.+104    	; 0x190c <main+0x75a>
				case ADDR_CMD_R: paramtodisp = Right.goal_step*10+Right.curr_step;
    18a4:	e2 e1       	ldi	r30, 0x12	; 18
    18a6:	f2 e0       	ldi	r31, 0x02	; 2
    18a8:	85 85       	ldd	r24, Z+13	; 0x0d
    18aa:	88 0f       	add	r24, r24
    18ac:	98 2f       	mov	r25, r24
    18ae:	99 0f       	add	r25, r25
    18b0:	99 0f       	add	r25, r25
    18b2:	89 0f       	add	r24, r25
    18b4:	96 85       	ldd	r25, Z+14	; 0x0e
    18b6:	89 0f       	add	r24, r25
    18b8:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				          break;
    18bc:	27 c0       	rjmp	.+78     	; 0x190c <main+0x75a>
				case ADDR_ENABLE_R: paramtodisp = an_R.enabled;  
    18be:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <an_R+0x1b>
    18c2:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				          break;	
    18c6:	22 c0       	rjmp	.+68     	; 0x190c <main+0x75a>
				case 10 ... 19: paramtodisp = an_L.steps[paramtodisp_addr-10];	
    18c8:	e2 2f       	mov	r30, r18
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	e4 58       	subi	r30, 0x84	; 132
    18ce:	fe 4f       	sbci	r31, 0xFE	; 254
    18d0:	83 81       	ldd	r24, Z+3	; 0x03
    18d2:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				          break;
    18d6:	1a c0       	rjmp	.+52     	; 0x190c <main+0x75a>
				case 20 ... 29: paramtodisp = an_R.steps[paramtodisp_addr-20];
    18d8:	e2 2f       	mov	r30, r18
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	ef 56       	subi	r30, 0x6F	; 111
    18de:	fe 4f       	sbci	r31, 0xFE	; 254
    18e0:	80 81       	ld	r24, Z
    18e2:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
						  break;		  	
    18e6:	12 c0       	rjmp	.+36     	; 0x190c <main+0x75a>
				case 30 ... 35: paramtodisp = protection[paramtodisp_addr-30];	
    18e8:	e2 2f       	mov	r30, r18
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	e8 5e       	subi	r30, 0xE8	; 232
    18ee:	fe 4f       	sbci	r31, 0xFE	; 254
    18f0:	80 81       	ld	r24, Z
    18f2:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
				          break;
    18f6:	0a c0       	rjmp	.+20     	; 0x190c <main+0x75a>
			    case 36 ... 39: paramtodisp = pulsemoving[paramtodisp_addr-36];
    18f8:	e2 2f       	mov	r30, r18
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	e2 5f       	subi	r30, 0xF2	; 242
    18fe:	fe 4f       	sbci	r31, 0xFE	; 254
    1900:	80 81       	ld	r24, Z
    1902:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <paramtodisp>
					      break;						  
    1906:	02 c0       	rjmp	.+4      	; 0x190c <main+0x75a>
			    default:   paramtodisp = 0;
    1908:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <paramtodisp>
			}
			
			TWI_DataBuff[3] = paramtodisp; 
    190c:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <paramtodisp>
    1910:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <TWI_DataBuff+0x3>
			
			twi_write(); // Send Data to Display board
    1914:	0e 94 a7 0c 	call	0x194e	; 0x194e <_Z9twi_writev>
			
			twi_process_write = false;
    1918:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <twi_process_write>
    191c:	aa cc       	rjmp	.-1708   	; 0x1272 <main+0xc0>

0000191e <_Z8twi_initv>:
//////////////////////////////////////////////////////////////////////////////////////////////////////
//				
//
void twi_init(void)
{
	TWI_Status = TWI_FREE; // 
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <TWI_Status>

	TWBR = TWI_TWBR;
    1924:	88 e0       	ldi	r24, 0x08	; 8
    1926:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	TWSR = 0;
    192a:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	TWDR = 0xFF;
    192e:	8f ef       	ldi	r24, 0xFF	; 255
    1930:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(0<<TWIE)|(0<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  TWI
    1934:	84 e0       	ldi	r24, 0x04	; 4
    1936:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    193a:	08 95       	ret

0000193c <_Z8twi_readv>:
//		TWI_DataSize -   
//	 
//		TWI_DataBuff -  
void twi_read(void)
{
	TWI_Status = TWI_BUSY; // 
    193c:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <TWI_Status>
	TWI_Mode = TWI_READ; // 
    1940:	81 e0       	ldi	r24, 0x01	; 1
    1942:	80 93 5f 02 	sts	0x025F, r24	; 0x80025f <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    1946:	85 ea       	ldi	r24, 0xA5	; 165
    1948:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    194c:	08 95       	ret

0000194e <_Z9twi_writev>:
//		TWI_DataAddr -   Slave-  
//		TWI_DataSize -   
//		TWI_DataBuff -   
void twi_write(void)
{
	TWI_Status = TWI_BUSY; // 
    194e:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <TWI_Status>
	TWI_Mode = TWI_WRITE; // 
    1952:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    1956:	85 ea       	ldi	r24, 0xA5	; 165
    1958:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    195c:	08 95       	ret

0000195e <__vector_26>:

//////////////////////////////////////////////////////////////////////////////////////////////////////
//				  TWI -    
//
ISR(TWI_vect)
{
    195e:	1f 92       	push	r1
    1960:	0f 92       	push	r0
    1962:	0f b6       	in	r0, 0x3f	; 63
    1964:	0f 92       	push	r0
    1966:	11 24       	eor	r1, r1
    1968:	2f 93       	push	r18
    196a:	3f 93       	push	r19
    196c:	8f 93       	push	r24
    196e:	9f 93       	push	r25
    1970:	ef 93       	push	r30
    1972:	ff 93       	push	r31
	switch( TWSR )
    1974:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
    1978:	88 32       	cpi	r24, 0x28	; 40
    197a:	29 f1       	breq	.+74     	; 0x19c6 <__vector_26+0x68>
    197c:	48 f4       	brcc	.+18     	; 0x1990 <__vector_26+0x32>
    197e:	80 31       	cpi	r24, 0x10	; 16
    1980:	09 f4       	brne	.+2      	; 0x1984 <__vector_26+0x26>
    1982:	46 c0       	rjmp	.+140    	; 0x1a10 <__vector_26+0xb2>
    1984:	88 31       	cpi	r24, 0x18	; 24
    1986:	b9 f0       	breq	.+46     	; 0x19b6 <__vector_26+0x58>
    1988:	88 30       	cpi	r24, 0x08	; 8
    198a:	09 f0       	breq	.+2      	; 0x198e <__vector_26+0x30>
    198c:	72 c0       	rjmp	.+228    	; 0x1a72 <__vector_26+0x114>
    198e:	0a c0       	rjmp	.+20     	; 0x19a4 <__vector_26+0x46>
    1990:	80 35       	cpi	r24, 0x50	; 80
    1992:	09 f4       	brne	.+2      	; 0x1996 <__vector_26+0x38>
    1994:	44 c0       	rjmp	.+136    	; 0x1a1e <__vector_26+0xc0>
    1996:	88 35       	cpi	r24, 0x58	; 88
    1998:	09 f4       	brne	.+2      	; 0x199c <__vector_26+0x3e>
    199a:	5f c0       	rjmp	.+190    	; 0x1a5a <__vector_26+0xfc>
    199c:	80 34       	cpi	r24, 0x40	; 64
    199e:	09 f0       	breq	.+2      	; 0x19a2 <__vector_26+0x44>
    19a0:	68 c0       	rjmp	.+208    	; 0x1a72 <__vector_26+0x114>
    19a2:	49 c0       	rjmp	.+146    	; 0x1a36 <__vector_26+0xd8>
	{
	case TWI_START: // START 
		TWI_DataCnt = 0; //   
    19a4:	10 92 63 02 	sts	0x0263, r1	; 0x800263 <TWI_DataCnt>
		TWDR = TWI_SLAVEADDR; //   Slave-
    19a8:	8e ec       	ldi	r24, 0xCE	; 206
    19aa:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+W
    19ae:	85 e8       	ldi	r24, 0x85	; 133
    19b0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    19b4:	64 c0       	rjmp	.+200    	; 0x1a7e <__vector_26+0x120>

	case TWI_SLAWACK: // SLA+W    ACK
		TWDR = TWI_DataAddr; //   
    19b6:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <TWI_DataAddr>
    19ba:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    19be:	85 e8       	ldi	r24, 0x85	; 133
    19c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    19c4:	5c c0       	rjmp	.+184    	; 0x1a7e <__vector_26+0x120>

	case TWI_DATWACK: // DATA    ACK
		if( TWI_Mode == TWI_READ ) // ?
    19c6:	80 91 5f 02 	lds	r24, 0x025F	; 0x80025f <TWI_Mode>
    19ca:	81 30       	cpi	r24, 0x01	; 1
    19cc:	21 f4       	brne	.+8      	; 0x19d6 <__vector_26+0x78>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //   START
    19ce:	85 ea       	ldi	r24, 0xA5	; 165
    19d0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    19d4:	54 c0       	rjmp	.+168    	; 0x1a7e <__vector_26+0x120>
		}
		else // , 
		{
			if( TWI_DataCnt < TWI_DataSize ) //     ?
    19d6:	90 91 63 02 	lds	r25, 0x0263	; 0x800263 <TWI_DataCnt>
    19da:	80 91 60 02 	lds	r24, 0x0260	; 0x800260 <TWI_DataSize>
    19de:	98 17       	cp	r25, r24
    19e0:	80 f4       	brcc	.+32     	; 0x1a02 <__vector_26+0xa4>
			{
				TWDR = TWI_DataBuff[TWI_DataCnt++]; //  
    19e2:	e0 91 63 02 	lds	r30, 0x0263	; 0x800263 <TWI_DataCnt>
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	8e 0f       	add	r24, r30
    19ea:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <TWI_DataCnt>
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	ea 5a       	subi	r30, 0xAA	; 170
    19f2:	fd 4f       	sbci	r31, 0xFD	; 253
    19f4:	80 81       	ld	r24, Z
    19f6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
				TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    19fa:	85 e8       	ldi	r24, 0x85	; 133
    19fc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1a00:	3e c0       	rjmp	.+124    	; 0x1a7e <__vector_26+0x120>
			}
			else //   
			{
				TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    1a02:	84 e9       	ldi	r24, 0x94	; 148
    1a04:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
				TWI_Status = TWI_FREE; //  
    1a08:	81 e0       	ldi	r24, 0x01	; 1
    1a0a:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <TWI_Status>
    1a0e:	37 c0       	rjmp	.+110    	; 0x1a7e <__vector_26+0x120>
			}
		}
		break;

	case TWI_REPSTART: //  START 
		TWDR = (TWI_SLAVEADDR|0x01); //   Slave-
    1a10:	8f ec       	ldi	r24, 0xCF	; 207
    1a12:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+R
    1a16:	85 e8       	ldi	r24, 0x85	; 133
    1a18:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    1a1c:	30 c0       	rjmp	.+96     	; 0x1a7e <__vector_26+0x120>

	case TWI_DATRACK: // DATA    ACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1a1e:	e0 91 63 02 	lds	r30, 0x0263	; 0x800263 <TWI_DataCnt>
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	8e 0f       	add	r24, r30
    1a26:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <TWI_DataCnt>
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    1a30:	ea 5a       	subi	r30, 0xAA	; 170
    1a32:	fd 4f       	sbci	r31, 0xFD	; 253
    1a34:	80 83       	st	Z, r24
	case TWI_SLARACK: // SLA+R    ACK
		if( TWI_DataCnt < (TWI_DataSize-1) ) //    ?
    1a36:	20 91 63 02 	lds	r18, 0x0263	; 0x800263 <TWI_DataCnt>
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	80 91 60 02 	lds	r24, 0x0260	; 0x800260 <TWI_DataSize>
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	01 97       	sbiw	r24, 0x01	; 1
    1a44:	28 17       	cp	r18, r24
    1a46:	39 07       	cpc	r19, r25
    1a48:	24 f4       	brge	.+8      	; 0x1a52 <__vector_26+0xf4>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    ACK
    1a4a:	85 ec       	ldi	r24, 0xC5	; 197
    1a4c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1a50:	16 c0       	rjmp	.+44     	; 0x1a7e <__vector_26+0x120>
		}
		else // ,  
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    NACK
    1a52:	85 e8       	ldi	r24, 0x85	; 133
    1a54:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1a58:	12 c0       	rjmp	.+36     	; 0x1a7e <__vector_26+0x120>
		}
		break;

	case TWI_DATRNACK: // DATA    NACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1a5a:	e0 91 63 02 	lds	r30, 0x0263	; 0x800263 <TWI_DataCnt>
    1a5e:	81 e0       	ldi	r24, 0x01	; 1
    1a60:	8e 0f       	add	r24, r30
    1a62:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <TWI_DataCnt>
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    1a6c:	ea 5a       	subi	r30, 0xAA	; 170
    1a6e:	fd 4f       	sbci	r31, 0xFD	; 253
    1a70:	80 83       	st	Z, r24
	case TWI_DATWNACK: // DATA    NACK
	default: //     STOP
		TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    1a72:	84 e9       	ldi	r24, 0x94	; 148
    1a74:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		TWI_Status = TWI_FREE; // 
    1a78:	81 e0       	ldi	r24, 0x01	; 1
    1a7a:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <TWI_Status>
		break;
	}
}
    1a7e:	ff 91       	pop	r31
    1a80:	ef 91       	pop	r30
    1a82:	9f 91       	pop	r25
    1a84:	8f 91       	pop	r24
    1a86:	3f 91       	pop	r19
    1a88:	2f 91       	pop	r18
    1a8a:	0f 90       	pop	r0
    1a8c:	0f be       	out	0x3f, r0	; 63
    1a8e:	0f 90       	pop	r0
    1a90:	1f 90       	pop	r1
    1a92:	18 95       	reti

00001a94 <__subsf3>:
    1a94:	50 58       	subi	r21, 0x80	; 128

00001a96 <__addsf3>:
    1a96:	bb 27       	eor	r27, r27
    1a98:	aa 27       	eor	r26, r26
    1a9a:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <__addsf3x>
    1a9e:	0c 94 a6 0e 	jmp	0x1d4c	; 0x1d4c <__fp_round>
    1aa2:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <__fp_pscA>
    1aa6:	38 f0       	brcs	.+14     	; 0x1ab6 <__addsf3+0x20>
    1aa8:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <__fp_pscB>
    1aac:	20 f0       	brcs	.+8      	; 0x1ab6 <__addsf3+0x20>
    1aae:	39 f4       	brne	.+14     	; 0x1abe <__addsf3+0x28>
    1ab0:	9f 3f       	cpi	r25, 0xFF	; 255
    1ab2:	19 f4       	brne	.+6      	; 0x1aba <__addsf3+0x24>
    1ab4:	26 f4       	brtc	.+8      	; 0x1abe <__addsf3+0x28>
    1ab6:	0c 94 95 0e 	jmp	0x1d2a	; 0x1d2a <__fp_nan>
    1aba:	0e f4       	brtc	.+2      	; 0x1abe <__addsf3+0x28>
    1abc:	e0 95       	com	r30
    1abe:	e7 fb       	bst	r30, 7
    1ac0:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__fp_inf>

00001ac4 <__addsf3x>:
    1ac4:	e9 2f       	mov	r30, r25
    1ac6:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <__fp_split3>
    1aca:	58 f3       	brcs	.-42     	; 0x1aa2 <__addsf3+0xc>
    1acc:	ba 17       	cp	r27, r26
    1ace:	62 07       	cpc	r22, r18
    1ad0:	73 07       	cpc	r23, r19
    1ad2:	84 07       	cpc	r24, r20
    1ad4:	95 07       	cpc	r25, r21
    1ad6:	20 f0       	brcs	.+8      	; 0x1ae0 <__addsf3x+0x1c>
    1ad8:	79 f4       	brne	.+30     	; 0x1af8 <__addsf3x+0x34>
    1ada:	a6 f5       	brtc	.+104    	; 0x1b44 <__addsf3x+0x80>
    1adc:	0c 94 d9 0e 	jmp	0x1db2	; 0x1db2 <__fp_zero>
    1ae0:	0e f4       	brtc	.+2      	; 0x1ae4 <__addsf3x+0x20>
    1ae2:	e0 95       	com	r30
    1ae4:	0b 2e       	mov	r0, r27
    1ae6:	ba 2f       	mov	r27, r26
    1ae8:	a0 2d       	mov	r26, r0
    1aea:	0b 01       	movw	r0, r22
    1aec:	b9 01       	movw	r22, r18
    1aee:	90 01       	movw	r18, r0
    1af0:	0c 01       	movw	r0, r24
    1af2:	ca 01       	movw	r24, r20
    1af4:	a0 01       	movw	r20, r0
    1af6:	11 24       	eor	r1, r1
    1af8:	ff 27       	eor	r31, r31
    1afa:	59 1b       	sub	r21, r25
    1afc:	99 f0       	breq	.+38     	; 0x1b24 <__addsf3x+0x60>
    1afe:	59 3f       	cpi	r21, 0xF9	; 249
    1b00:	50 f4       	brcc	.+20     	; 0x1b16 <__addsf3x+0x52>
    1b02:	50 3e       	cpi	r21, 0xE0	; 224
    1b04:	68 f1       	brcs	.+90     	; 0x1b60 <__addsf3x+0x9c>
    1b06:	1a 16       	cp	r1, r26
    1b08:	f0 40       	sbci	r31, 0x00	; 0
    1b0a:	a2 2f       	mov	r26, r18
    1b0c:	23 2f       	mov	r18, r19
    1b0e:	34 2f       	mov	r19, r20
    1b10:	44 27       	eor	r20, r20
    1b12:	58 5f       	subi	r21, 0xF8	; 248
    1b14:	f3 cf       	rjmp	.-26     	; 0x1afc <__addsf3x+0x38>
    1b16:	46 95       	lsr	r20
    1b18:	37 95       	ror	r19
    1b1a:	27 95       	ror	r18
    1b1c:	a7 95       	ror	r26
    1b1e:	f0 40       	sbci	r31, 0x00	; 0
    1b20:	53 95       	inc	r21
    1b22:	c9 f7       	brne	.-14     	; 0x1b16 <__addsf3x+0x52>
    1b24:	7e f4       	brtc	.+30     	; 0x1b44 <__addsf3x+0x80>
    1b26:	1f 16       	cp	r1, r31
    1b28:	ba 0b       	sbc	r27, r26
    1b2a:	62 0b       	sbc	r22, r18
    1b2c:	73 0b       	sbc	r23, r19
    1b2e:	84 0b       	sbc	r24, r20
    1b30:	ba f0       	brmi	.+46     	; 0x1b60 <__addsf3x+0x9c>
    1b32:	91 50       	subi	r25, 0x01	; 1
    1b34:	a1 f0       	breq	.+40     	; 0x1b5e <__addsf3x+0x9a>
    1b36:	ff 0f       	add	r31, r31
    1b38:	bb 1f       	adc	r27, r27
    1b3a:	66 1f       	adc	r22, r22
    1b3c:	77 1f       	adc	r23, r23
    1b3e:	88 1f       	adc	r24, r24
    1b40:	c2 f7       	brpl	.-16     	; 0x1b32 <__addsf3x+0x6e>
    1b42:	0e c0       	rjmp	.+28     	; 0x1b60 <__addsf3x+0x9c>
    1b44:	ba 0f       	add	r27, r26
    1b46:	62 1f       	adc	r22, r18
    1b48:	73 1f       	adc	r23, r19
    1b4a:	84 1f       	adc	r24, r20
    1b4c:	48 f4       	brcc	.+18     	; 0x1b60 <__addsf3x+0x9c>
    1b4e:	87 95       	ror	r24
    1b50:	77 95       	ror	r23
    1b52:	67 95       	ror	r22
    1b54:	b7 95       	ror	r27
    1b56:	f7 95       	ror	r31
    1b58:	9e 3f       	cpi	r25, 0xFE	; 254
    1b5a:	08 f0       	brcs	.+2      	; 0x1b5e <__addsf3x+0x9a>
    1b5c:	b0 cf       	rjmp	.-160    	; 0x1abe <__addsf3+0x28>
    1b5e:	93 95       	inc	r25
    1b60:	88 0f       	add	r24, r24
    1b62:	08 f0       	brcs	.+2      	; 0x1b66 <__addsf3x+0xa2>
    1b64:	99 27       	eor	r25, r25
    1b66:	ee 0f       	add	r30, r30
    1b68:	97 95       	ror	r25
    1b6a:	87 95       	ror	r24
    1b6c:	08 95       	ret

00001b6e <__cmpsf2>:
    1b6e:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <__fp_cmp>
    1b72:	08 f4       	brcc	.+2      	; 0x1b76 <__cmpsf2+0x8>
    1b74:	81 e0       	ldi	r24, 0x01	; 1
    1b76:	08 95       	ret

00001b78 <__divsf3>:
    1b78:	0e 94 d0 0d 	call	0x1ba0	; 0x1ba0 <__divsf3x>
    1b7c:	0c 94 a6 0e 	jmp	0x1d4c	; 0x1d4c <__fp_round>
    1b80:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <__fp_pscB>
    1b84:	58 f0       	brcs	.+22     	; 0x1b9c <__divsf3+0x24>
    1b86:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <__fp_pscA>
    1b8a:	40 f0       	brcs	.+16     	; 0x1b9c <__divsf3+0x24>
    1b8c:	29 f4       	brne	.+10     	; 0x1b98 <__divsf3+0x20>
    1b8e:	5f 3f       	cpi	r21, 0xFF	; 255
    1b90:	29 f0       	breq	.+10     	; 0x1b9c <__divsf3+0x24>
    1b92:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__fp_inf>
    1b96:	51 11       	cpse	r21, r1
    1b98:	0c 94 da 0e 	jmp	0x1db4	; 0x1db4 <__fp_szero>
    1b9c:	0c 94 95 0e 	jmp	0x1d2a	; 0x1d2a <__fp_nan>

00001ba0 <__divsf3x>:
    1ba0:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <__fp_split3>
    1ba4:	68 f3       	brcs	.-38     	; 0x1b80 <__divsf3+0x8>

00001ba6 <__divsf3_pse>:
    1ba6:	99 23       	and	r25, r25
    1ba8:	b1 f3       	breq	.-20     	; 0x1b96 <__divsf3+0x1e>
    1baa:	55 23       	and	r21, r21
    1bac:	91 f3       	breq	.-28     	; 0x1b92 <__divsf3+0x1a>
    1bae:	95 1b       	sub	r25, r21
    1bb0:	55 0b       	sbc	r21, r21
    1bb2:	bb 27       	eor	r27, r27
    1bb4:	aa 27       	eor	r26, r26
    1bb6:	62 17       	cp	r22, r18
    1bb8:	73 07       	cpc	r23, r19
    1bba:	84 07       	cpc	r24, r20
    1bbc:	38 f0       	brcs	.+14     	; 0x1bcc <__divsf3_pse+0x26>
    1bbe:	9f 5f       	subi	r25, 0xFF	; 255
    1bc0:	5f 4f       	sbci	r21, 0xFF	; 255
    1bc2:	22 0f       	add	r18, r18
    1bc4:	33 1f       	adc	r19, r19
    1bc6:	44 1f       	adc	r20, r20
    1bc8:	aa 1f       	adc	r26, r26
    1bca:	a9 f3       	breq	.-22     	; 0x1bb6 <__divsf3_pse+0x10>
    1bcc:	35 d0       	rcall	.+106    	; 0x1c38 <__divsf3_pse+0x92>
    1bce:	0e 2e       	mov	r0, r30
    1bd0:	3a f0       	brmi	.+14     	; 0x1be0 <__divsf3_pse+0x3a>
    1bd2:	e0 e8       	ldi	r30, 0x80	; 128
    1bd4:	32 d0       	rcall	.+100    	; 0x1c3a <__divsf3_pse+0x94>
    1bd6:	91 50       	subi	r25, 0x01	; 1
    1bd8:	50 40       	sbci	r21, 0x00	; 0
    1bda:	e6 95       	lsr	r30
    1bdc:	00 1c       	adc	r0, r0
    1bde:	ca f7       	brpl	.-14     	; 0x1bd2 <__divsf3_pse+0x2c>
    1be0:	2b d0       	rcall	.+86     	; 0x1c38 <__divsf3_pse+0x92>
    1be2:	fe 2f       	mov	r31, r30
    1be4:	29 d0       	rcall	.+82     	; 0x1c38 <__divsf3_pse+0x92>
    1be6:	66 0f       	add	r22, r22
    1be8:	77 1f       	adc	r23, r23
    1bea:	88 1f       	adc	r24, r24
    1bec:	bb 1f       	adc	r27, r27
    1bee:	26 17       	cp	r18, r22
    1bf0:	37 07       	cpc	r19, r23
    1bf2:	48 07       	cpc	r20, r24
    1bf4:	ab 07       	cpc	r26, r27
    1bf6:	b0 e8       	ldi	r27, 0x80	; 128
    1bf8:	09 f0       	breq	.+2      	; 0x1bfc <__divsf3_pse+0x56>
    1bfa:	bb 0b       	sbc	r27, r27
    1bfc:	80 2d       	mov	r24, r0
    1bfe:	bf 01       	movw	r22, r30
    1c00:	ff 27       	eor	r31, r31
    1c02:	93 58       	subi	r25, 0x83	; 131
    1c04:	5f 4f       	sbci	r21, 0xFF	; 255
    1c06:	3a f0       	brmi	.+14     	; 0x1c16 <__divsf3_pse+0x70>
    1c08:	9e 3f       	cpi	r25, 0xFE	; 254
    1c0a:	51 05       	cpc	r21, r1
    1c0c:	78 f0       	brcs	.+30     	; 0x1c2c <__divsf3_pse+0x86>
    1c0e:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__fp_inf>
    1c12:	0c 94 da 0e 	jmp	0x1db4	; 0x1db4 <__fp_szero>
    1c16:	5f 3f       	cpi	r21, 0xFF	; 255
    1c18:	e4 f3       	brlt	.-8      	; 0x1c12 <__divsf3_pse+0x6c>
    1c1a:	98 3e       	cpi	r25, 0xE8	; 232
    1c1c:	d4 f3       	brlt	.-12     	; 0x1c12 <__divsf3_pse+0x6c>
    1c1e:	86 95       	lsr	r24
    1c20:	77 95       	ror	r23
    1c22:	67 95       	ror	r22
    1c24:	b7 95       	ror	r27
    1c26:	f7 95       	ror	r31
    1c28:	9f 5f       	subi	r25, 0xFF	; 255
    1c2a:	c9 f7       	brne	.-14     	; 0x1c1e <__divsf3_pse+0x78>
    1c2c:	88 0f       	add	r24, r24
    1c2e:	91 1d       	adc	r25, r1
    1c30:	96 95       	lsr	r25
    1c32:	87 95       	ror	r24
    1c34:	97 f9       	bld	r25, 7
    1c36:	08 95       	ret
    1c38:	e1 e0       	ldi	r30, 0x01	; 1
    1c3a:	66 0f       	add	r22, r22
    1c3c:	77 1f       	adc	r23, r23
    1c3e:	88 1f       	adc	r24, r24
    1c40:	bb 1f       	adc	r27, r27
    1c42:	62 17       	cp	r22, r18
    1c44:	73 07       	cpc	r23, r19
    1c46:	84 07       	cpc	r24, r20
    1c48:	ba 07       	cpc	r27, r26
    1c4a:	20 f0       	brcs	.+8      	; 0x1c54 <__divsf3_pse+0xae>
    1c4c:	62 1b       	sub	r22, r18
    1c4e:	73 0b       	sbc	r23, r19
    1c50:	84 0b       	sbc	r24, r20
    1c52:	ba 0b       	sbc	r27, r26
    1c54:	ee 1f       	adc	r30, r30
    1c56:	88 f7       	brcc	.-30     	; 0x1c3a <__divsf3_pse+0x94>
    1c58:	e0 95       	com	r30
    1c5a:	08 95       	ret

00001c5c <__floatunsisf>:
    1c5c:	e8 94       	clt
    1c5e:	09 c0       	rjmp	.+18     	; 0x1c72 <__floatsisf+0x12>

00001c60 <__floatsisf>:
    1c60:	97 fb       	bst	r25, 7
    1c62:	3e f4       	brtc	.+14     	; 0x1c72 <__floatsisf+0x12>
    1c64:	90 95       	com	r25
    1c66:	80 95       	com	r24
    1c68:	70 95       	com	r23
    1c6a:	61 95       	neg	r22
    1c6c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c6e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c70:	9f 4f       	sbci	r25, 0xFF	; 255
    1c72:	99 23       	and	r25, r25
    1c74:	a9 f0       	breq	.+42     	; 0x1ca0 <__floatsisf+0x40>
    1c76:	f9 2f       	mov	r31, r25
    1c78:	96 e9       	ldi	r25, 0x96	; 150
    1c7a:	bb 27       	eor	r27, r27
    1c7c:	93 95       	inc	r25
    1c7e:	f6 95       	lsr	r31
    1c80:	87 95       	ror	r24
    1c82:	77 95       	ror	r23
    1c84:	67 95       	ror	r22
    1c86:	b7 95       	ror	r27
    1c88:	f1 11       	cpse	r31, r1
    1c8a:	f8 cf       	rjmp	.-16     	; 0x1c7c <__floatsisf+0x1c>
    1c8c:	fa f4       	brpl	.+62     	; 0x1ccc <__floatsisf+0x6c>
    1c8e:	bb 0f       	add	r27, r27
    1c90:	11 f4       	brne	.+4      	; 0x1c96 <__floatsisf+0x36>
    1c92:	60 ff       	sbrs	r22, 0
    1c94:	1b c0       	rjmp	.+54     	; 0x1ccc <__floatsisf+0x6c>
    1c96:	6f 5f       	subi	r22, 0xFF	; 255
    1c98:	7f 4f       	sbci	r23, 0xFF	; 255
    1c9a:	8f 4f       	sbci	r24, 0xFF	; 255
    1c9c:	9f 4f       	sbci	r25, 0xFF	; 255
    1c9e:	16 c0       	rjmp	.+44     	; 0x1ccc <__floatsisf+0x6c>
    1ca0:	88 23       	and	r24, r24
    1ca2:	11 f0       	breq	.+4      	; 0x1ca8 <__floatsisf+0x48>
    1ca4:	96 e9       	ldi	r25, 0x96	; 150
    1ca6:	11 c0       	rjmp	.+34     	; 0x1cca <__floatsisf+0x6a>
    1ca8:	77 23       	and	r23, r23
    1caa:	21 f0       	breq	.+8      	; 0x1cb4 <__floatsisf+0x54>
    1cac:	9e e8       	ldi	r25, 0x8E	; 142
    1cae:	87 2f       	mov	r24, r23
    1cb0:	76 2f       	mov	r23, r22
    1cb2:	05 c0       	rjmp	.+10     	; 0x1cbe <__floatsisf+0x5e>
    1cb4:	66 23       	and	r22, r22
    1cb6:	71 f0       	breq	.+28     	; 0x1cd4 <__floatsisf+0x74>
    1cb8:	96 e8       	ldi	r25, 0x86	; 134
    1cba:	86 2f       	mov	r24, r22
    1cbc:	70 e0       	ldi	r23, 0x00	; 0
    1cbe:	60 e0       	ldi	r22, 0x00	; 0
    1cc0:	2a f0       	brmi	.+10     	; 0x1ccc <__floatsisf+0x6c>
    1cc2:	9a 95       	dec	r25
    1cc4:	66 0f       	add	r22, r22
    1cc6:	77 1f       	adc	r23, r23
    1cc8:	88 1f       	adc	r24, r24
    1cca:	da f7       	brpl	.-10     	; 0x1cc2 <__floatsisf+0x62>
    1ccc:	88 0f       	add	r24, r24
    1cce:	96 95       	lsr	r25
    1cd0:	87 95       	ror	r24
    1cd2:	97 f9       	bld	r25, 7
    1cd4:	08 95       	ret

00001cd6 <__fp_cmp>:
    1cd6:	99 0f       	add	r25, r25
    1cd8:	00 08       	sbc	r0, r0
    1cda:	55 0f       	add	r21, r21
    1cdc:	aa 0b       	sbc	r26, r26
    1cde:	e0 e8       	ldi	r30, 0x80	; 128
    1ce0:	fe ef       	ldi	r31, 0xFE	; 254
    1ce2:	16 16       	cp	r1, r22
    1ce4:	17 06       	cpc	r1, r23
    1ce6:	e8 07       	cpc	r30, r24
    1ce8:	f9 07       	cpc	r31, r25
    1cea:	c0 f0       	brcs	.+48     	; 0x1d1c <__fp_cmp+0x46>
    1cec:	12 16       	cp	r1, r18
    1cee:	13 06       	cpc	r1, r19
    1cf0:	e4 07       	cpc	r30, r20
    1cf2:	f5 07       	cpc	r31, r21
    1cf4:	98 f0       	brcs	.+38     	; 0x1d1c <__fp_cmp+0x46>
    1cf6:	62 1b       	sub	r22, r18
    1cf8:	73 0b       	sbc	r23, r19
    1cfa:	84 0b       	sbc	r24, r20
    1cfc:	95 0b       	sbc	r25, r21
    1cfe:	39 f4       	brne	.+14     	; 0x1d0e <__fp_cmp+0x38>
    1d00:	0a 26       	eor	r0, r26
    1d02:	61 f0       	breq	.+24     	; 0x1d1c <__fp_cmp+0x46>
    1d04:	23 2b       	or	r18, r19
    1d06:	24 2b       	or	r18, r20
    1d08:	25 2b       	or	r18, r21
    1d0a:	21 f4       	brne	.+8      	; 0x1d14 <__fp_cmp+0x3e>
    1d0c:	08 95       	ret
    1d0e:	0a 26       	eor	r0, r26
    1d10:	09 f4       	brne	.+2      	; 0x1d14 <__fp_cmp+0x3e>
    1d12:	a1 40       	sbci	r26, 0x01	; 1
    1d14:	a6 95       	lsr	r26
    1d16:	8f ef       	ldi	r24, 0xFF	; 255
    1d18:	81 1d       	adc	r24, r1
    1d1a:	81 1d       	adc	r24, r1
    1d1c:	08 95       	ret

00001d1e <__fp_inf>:
    1d1e:	97 f9       	bld	r25, 7
    1d20:	9f 67       	ori	r25, 0x7F	; 127
    1d22:	80 e8       	ldi	r24, 0x80	; 128
    1d24:	70 e0       	ldi	r23, 0x00	; 0
    1d26:	60 e0       	ldi	r22, 0x00	; 0
    1d28:	08 95       	ret

00001d2a <__fp_nan>:
    1d2a:	9f ef       	ldi	r25, 0xFF	; 255
    1d2c:	80 ec       	ldi	r24, 0xC0	; 192
    1d2e:	08 95       	ret

00001d30 <__fp_pscA>:
    1d30:	00 24       	eor	r0, r0
    1d32:	0a 94       	dec	r0
    1d34:	16 16       	cp	r1, r22
    1d36:	17 06       	cpc	r1, r23
    1d38:	18 06       	cpc	r1, r24
    1d3a:	09 06       	cpc	r0, r25
    1d3c:	08 95       	ret

00001d3e <__fp_pscB>:
    1d3e:	00 24       	eor	r0, r0
    1d40:	0a 94       	dec	r0
    1d42:	12 16       	cp	r1, r18
    1d44:	13 06       	cpc	r1, r19
    1d46:	14 06       	cpc	r1, r20
    1d48:	05 06       	cpc	r0, r21
    1d4a:	08 95       	ret

00001d4c <__fp_round>:
    1d4c:	09 2e       	mov	r0, r25
    1d4e:	03 94       	inc	r0
    1d50:	00 0c       	add	r0, r0
    1d52:	11 f4       	brne	.+4      	; 0x1d58 <__fp_round+0xc>
    1d54:	88 23       	and	r24, r24
    1d56:	52 f0       	brmi	.+20     	; 0x1d6c <__fp_round+0x20>
    1d58:	bb 0f       	add	r27, r27
    1d5a:	40 f4       	brcc	.+16     	; 0x1d6c <__fp_round+0x20>
    1d5c:	bf 2b       	or	r27, r31
    1d5e:	11 f4       	brne	.+4      	; 0x1d64 <__fp_round+0x18>
    1d60:	60 ff       	sbrs	r22, 0
    1d62:	04 c0       	rjmp	.+8      	; 0x1d6c <__fp_round+0x20>
    1d64:	6f 5f       	subi	r22, 0xFF	; 255
    1d66:	7f 4f       	sbci	r23, 0xFF	; 255
    1d68:	8f 4f       	sbci	r24, 0xFF	; 255
    1d6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d6c:	08 95       	ret

00001d6e <__fp_split3>:
    1d6e:	57 fd       	sbrc	r21, 7
    1d70:	90 58       	subi	r25, 0x80	; 128
    1d72:	44 0f       	add	r20, r20
    1d74:	55 1f       	adc	r21, r21
    1d76:	59 f0       	breq	.+22     	; 0x1d8e <__fp_splitA+0x10>
    1d78:	5f 3f       	cpi	r21, 0xFF	; 255
    1d7a:	71 f0       	breq	.+28     	; 0x1d98 <__fp_splitA+0x1a>
    1d7c:	47 95       	ror	r20

00001d7e <__fp_splitA>:
    1d7e:	88 0f       	add	r24, r24
    1d80:	97 fb       	bst	r25, 7
    1d82:	99 1f       	adc	r25, r25
    1d84:	61 f0       	breq	.+24     	; 0x1d9e <__fp_splitA+0x20>
    1d86:	9f 3f       	cpi	r25, 0xFF	; 255
    1d88:	79 f0       	breq	.+30     	; 0x1da8 <__fp_splitA+0x2a>
    1d8a:	87 95       	ror	r24
    1d8c:	08 95       	ret
    1d8e:	12 16       	cp	r1, r18
    1d90:	13 06       	cpc	r1, r19
    1d92:	14 06       	cpc	r1, r20
    1d94:	55 1f       	adc	r21, r21
    1d96:	f2 cf       	rjmp	.-28     	; 0x1d7c <__fp_split3+0xe>
    1d98:	46 95       	lsr	r20
    1d9a:	f1 df       	rcall	.-30     	; 0x1d7e <__fp_splitA>
    1d9c:	08 c0       	rjmp	.+16     	; 0x1dae <__fp_splitA+0x30>
    1d9e:	16 16       	cp	r1, r22
    1da0:	17 06       	cpc	r1, r23
    1da2:	18 06       	cpc	r1, r24
    1da4:	99 1f       	adc	r25, r25
    1da6:	f1 cf       	rjmp	.-30     	; 0x1d8a <__fp_splitA+0xc>
    1da8:	86 95       	lsr	r24
    1daa:	71 05       	cpc	r23, r1
    1dac:	61 05       	cpc	r22, r1
    1dae:	08 94       	sec
    1db0:	08 95       	ret

00001db2 <__fp_zero>:
    1db2:	e8 94       	clt

00001db4 <__fp_szero>:
    1db4:	bb 27       	eor	r27, r27
    1db6:	66 27       	eor	r22, r22
    1db8:	77 27       	eor	r23, r23
    1dba:	cb 01       	movw	r24, r22
    1dbc:	97 f9       	bld	r25, 7
    1dbe:	08 95       	ret

00001dc0 <__gesf2>:
    1dc0:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <__fp_cmp>
    1dc4:	08 f4       	brcc	.+2      	; 0x1dc8 <__gesf2+0x8>
    1dc6:	8f ef       	ldi	r24, 0xFF	; 255
    1dc8:	08 95       	ret

00001dca <__divmodhi4>:
    1dca:	97 fb       	bst	r25, 7
    1dcc:	07 2e       	mov	r0, r23
    1dce:	16 f4       	brtc	.+4      	; 0x1dd4 <__divmodhi4+0xa>
    1dd0:	00 94       	com	r0
    1dd2:	07 d0       	rcall	.+14     	; 0x1de2 <__divmodhi4_neg1>
    1dd4:	77 fd       	sbrc	r23, 7
    1dd6:	09 d0       	rcall	.+18     	; 0x1dea <__divmodhi4_neg2>
    1dd8:	0e 94 0e 0f 	call	0x1e1c	; 0x1e1c <__udivmodhi4>
    1ddc:	07 fc       	sbrc	r0, 7
    1dde:	05 d0       	rcall	.+10     	; 0x1dea <__divmodhi4_neg2>
    1de0:	3e f4       	brtc	.+14     	; 0x1df0 <__divmodhi4_exit>

00001de2 <__divmodhi4_neg1>:
    1de2:	90 95       	com	r25
    1de4:	81 95       	neg	r24
    1de6:	9f 4f       	sbci	r25, 0xFF	; 255
    1de8:	08 95       	ret

00001dea <__divmodhi4_neg2>:
    1dea:	70 95       	com	r23
    1dec:	61 95       	neg	r22
    1dee:	7f 4f       	sbci	r23, 0xFF	; 255

00001df0 <__divmodhi4_exit>:
    1df0:	08 95       	ret

00001df2 <__tablejump2__>:
    1df2:	ee 0f       	add	r30, r30
    1df4:	ff 1f       	adc	r31, r31
    1df6:	05 90       	lpm	r0, Z+
    1df8:	f4 91       	lpm	r31, Z
    1dfa:	e0 2d       	mov	r30, r0
    1dfc:	09 94       	ijmp

00001dfe <__umulhisi3>:
    1dfe:	a2 9f       	mul	r26, r18
    1e00:	b0 01       	movw	r22, r0
    1e02:	b3 9f       	mul	r27, r19
    1e04:	c0 01       	movw	r24, r0
    1e06:	a3 9f       	mul	r26, r19
    1e08:	70 0d       	add	r23, r0
    1e0a:	81 1d       	adc	r24, r1
    1e0c:	11 24       	eor	r1, r1
    1e0e:	91 1d       	adc	r25, r1
    1e10:	b2 9f       	mul	r27, r18
    1e12:	70 0d       	add	r23, r0
    1e14:	81 1d       	adc	r24, r1
    1e16:	11 24       	eor	r1, r1
    1e18:	91 1d       	adc	r25, r1
    1e1a:	08 95       	ret

00001e1c <__udivmodhi4>:
    1e1c:	aa 1b       	sub	r26, r26
    1e1e:	bb 1b       	sub	r27, r27
    1e20:	51 e1       	ldi	r21, 0x11	; 17
    1e22:	07 c0       	rjmp	.+14     	; 0x1e32 <__udivmodhi4_ep>

00001e24 <__udivmodhi4_loop>:
    1e24:	aa 1f       	adc	r26, r26
    1e26:	bb 1f       	adc	r27, r27
    1e28:	a6 17       	cp	r26, r22
    1e2a:	b7 07       	cpc	r27, r23
    1e2c:	10 f0       	brcs	.+4      	; 0x1e32 <__udivmodhi4_ep>
    1e2e:	a6 1b       	sub	r26, r22
    1e30:	b7 0b       	sbc	r27, r23

00001e32 <__udivmodhi4_ep>:
    1e32:	88 1f       	adc	r24, r24
    1e34:	99 1f       	adc	r25, r25
    1e36:	5a 95       	dec	r21
    1e38:	a9 f7       	brne	.-22     	; 0x1e24 <__udivmodhi4_loop>
    1e3a:	80 95       	com	r24
    1e3c:	90 95       	com	r25
    1e3e:	bc 01       	movw	r22, r24
    1e40:	cd 01       	movw	r24, r26
    1e42:	08 95       	ret

00001e44 <eeprom_read_block>:
    1e44:	dc 01       	movw	r26, r24
    1e46:	cb 01       	movw	r24, r22

00001e48 <eeprom_read_blraw>:
    1e48:	fc 01       	movw	r30, r24
    1e4a:	f9 99       	sbic	0x1f, 1	; 31
    1e4c:	fe cf       	rjmp	.-4      	; 0x1e4a <eeprom_read_blraw+0x2>
    1e4e:	06 c0       	rjmp	.+12     	; 0x1e5c <eeprom_read_blraw+0x14>
    1e50:	f2 bd       	out	0x22, r31	; 34
    1e52:	e1 bd       	out	0x21, r30	; 33
    1e54:	f8 9a       	sbi	0x1f, 0	; 31
    1e56:	31 96       	adiw	r30, 0x01	; 1
    1e58:	00 b4       	in	r0, 0x20	; 32
    1e5a:	0d 92       	st	X+, r0
    1e5c:	41 50       	subi	r20, 0x01	; 1
    1e5e:	50 40       	sbci	r21, 0x00	; 0
    1e60:	b8 f7       	brcc	.-18     	; 0x1e50 <eeprom_read_blraw+0x8>
    1e62:	08 95       	ret

00001e64 <eeprom_read_byte>:
    1e64:	f9 99       	sbic	0x1f, 1	; 31
    1e66:	fe cf       	rjmp	.-4      	; 0x1e64 <eeprom_read_byte>
    1e68:	92 bd       	out	0x22, r25	; 34
    1e6a:	81 bd       	out	0x21, r24	; 33
    1e6c:	f8 9a       	sbi	0x1f, 0	; 31
    1e6e:	99 27       	eor	r25, r25
    1e70:	80 b5       	in	r24, 0x20	; 32
    1e72:	08 95       	ret

00001e74 <eeprom_write_block>:
    1e74:	dc 01       	movw	r26, r24
    1e76:	cb 01       	movw	r24, r22
    1e78:	03 c0       	rjmp	.+6      	; 0x1e80 <eeprom_write_block+0xc>
    1e7a:	2d 91       	ld	r18, X+
    1e7c:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <eeprom_write_r18>
    1e80:	41 50       	subi	r20, 0x01	; 1
    1e82:	50 40       	sbci	r21, 0x00	; 0
    1e84:	d0 f7       	brcc	.-12     	; 0x1e7a <eeprom_write_block+0x6>
    1e86:	08 95       	ret

00001e88 <eeprom_write_byte>:
    1e88:	26 2f       	mov	r18, r22

00001e8a <eeprom_write_r18>:
    1e8a:	f9 99       	sbic	0x1f, 1	; 31
    1e8c:	fe cf       	rjmp	.-4      	; 0x1e8a <eeprom_write_r18>
    1e8e:	1f ba       	out	0x1f, r1	; 31
    1e90:	92 bd       	out	0x22, r25	; 34
    1e92:	81 bd       	out	0x21, r24	; 33
    1e94:	20 bd       	out	0x20, r18	; 32
    1e96:	0f b6       	in	r0, 0x3f	; 63
    1e98:	f8 94       	cli
    1e9a:	fa 9a       	sbi	0x1f, 2	; 31
    1e9c:	f9 9a       	sbi	0x1f, 1	; 31
    1e9e:	0f be       	out	0x3f, r0	; 63
    1ea0:	01 96       	adiw	r24, 0x01	; 1
    1ea2:	08 95       	ret

00001ea4 <_exit>:
    1ea4:	f8 94       	cli

00001ea6 <__stop_program>:
    1ea6:	ff cf       	rjmp	.-2      	; 0x1ea6 <__stop_program>
