#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 22 23:43:52 2025
# Process ID: 23960
# Current directory: F:/MNIST_CNN_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24312 F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.xpr
# Log file: F:/MNIST_CNN_FPGA/vivado.log
# Journal file: F:/MNIST_CNN_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
relaunch_sim
run 5 ms
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 5 ms
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
create_peripheral xilinx.com user myMNIST_CNN 1.0 -dir F:/MNIST_CNN_FPGA/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property VALUE 12 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property  ip_repo_paths  F:/MNIST_CNN_FPGA/../ip_repo/myMNIST_CNN_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myMNIST_CNN_v1_0 -directory F:/MNIST_CNN_FPGA/../ip_repo f:/ip_repo/myMNIST_CNN_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/ip_repo/myMNIST_CNN_1.0/src {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 myMNIST_CNN_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myMNIST_CNN_0/S00_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins myMNIST_CNN_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
create_bd_port -dir I clk_i
connect_bd_net [get_bd_ports clk_i] [get_bd_pins myMNIST_CNN_0/clk_i]
create_bd_port -dir I rstn_i
set_property location {-10 502} [get_bd_ports rstn_i]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/rstn_i]
create_bd_port -dir I start_i
connect_bd_net [get_bd_ports start_i] [get_bd_pins myMNIST_CNN_0/start_i]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins myMNIST_CNN_0/s00_axi_aclk]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins myMNIST_CNN_0/done_intr_o]
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_smc/aclk]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_smc/aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins myMNIST_CNN_0/s00_axi_aclk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_en] [get_bd_pins axi_bram_ctrl_0_bram/enb]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_wr_en] [get_bd_pins axi_bram_ctrl_0_bram/web]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
regenerate_bd_layout
create_bd_port -dir O done_led_o
connect_bd_net [get_bd_ports done_led_o] [get_bd_pins myMNIST_CNN_0/done_led_o]
regenerate_bd_layout
validate_bd_design
ipx::edit_ip_in_project -upgrade true -name myMNIST_CNN_v1_0_project -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.tmp/myMNIST_CNN_v1_0_project f:/ip_repo/myMNIST_CNN_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myMNIST_CNN_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axi_bram_ctrl_0_bram_0_synth_1}
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
reset_run design_1_axi_smc_0_synth_1
save_bd_design
reset_run synth_1
make_wrapper -files [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_bram_ctrl_0_bram/clkb]
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_i_1]
delete_bd_objs [get_bd_ports clk_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
delete_bd_objs [get_bd_nets myMNIST_CNN_0_done_intr_o] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
undo
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
delete_bd_objs [get_bd_cells sim_clk_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 myMNIST_CNN_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myMNIST_CNN_0/S00_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins myMNIST_CNN_0/S00_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins myMNIST_CNN_0/done_intr_o] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins myMNIST_CNN_0/clk_i] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_en] [get_bd_pins axi_bram_ctrl_0_bram/enb]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_wr_en] [get_bd_pins axi_bram_ctrl_0_bram/web]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
create_bd_port -dir I rstn_i
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/rstn_i]
create_bd_port -dir I start_i
connect_bd_net [get_bd_ports start_i] [get_bd_pins myMNIST_CNN_0/start_i]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_bram_ctrl_0_bram/rstb]
regenerate_bd_layout
create_bd_port -dir O done_led_o
connect_bd_net [get_bd_ports done_led_o] [get_bd_pins myMNIST_CNN_0/done_led_o]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333}] [get_bd_cells processing_system7_0]
endgroup
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file mkdir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

regenerate_bd_layout
delete_bd_objs [get_bd_nets myMNIST_CNN_0_done_intr_o]
connect_bd_net [get_bd_pins myMNIST_CNN_0/done_intr_o] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myMNIST_CNN_v1_0_project -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.tmp/myMNIST_CNN_v1_0_project f:/ip_repo/myMNIST_CNN_1.0/component.xml
update_compile_order -fileset sources_1
ipx::infer_bus_interface done_intr_o xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMNIST_CNN_0_0_synth_1
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMNIST_CNN_0_0_synth_1
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

