

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble'
================================================================
* Date:           Sat Mar 26 21:16:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  1.092 us|  1.092 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_real_V_1_load"   --->   Operation 22 'read' 'descramble_buf_M_real_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_imag_V_1_load"   --->   Operation 23 'read' 'descramble_buf_M_imag_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [./xfft2real.h:88]   --->   Operation 26 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln88 = icmp_eq  i9 %i_2, i9 256" [./xfft2real.h:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln88 = add i9 %i_2, i9 1" [./xfft2real.h:88]   --->   Operation 29 'add' 'add_ln88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %_ifconv, void %.preheader16.exitStub.exitStub" [./xfft2real.h:88]   --->   Operation 30 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i9 %i_2" [./xfft2real.h:88]   --->   Operation 31 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%sub_ln712_4 = sub i8 0, i8 %trunc_ln88"   --->   Operation 32 'sub' 'sub_ln712_4' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %sub_ln712_4"   --->   Operation 33 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 %zext_ln712"   --->   Operation 34 'getelementptr' 'descramble_buf_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 35 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln88 = store i9 %add_ln88, i9 %i" [./xfft2real.h:88]   --->   Operation 36 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %trunc_ln88" [./xfft2real.h:90]   --->   Operation 37 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_addr = getelementptr i16 %descramble_buf_M_imag_V, i64 0, i64 %zext_ln90" [./xfft2real.h:90]   --->   Operation 38 'getelementptr' 'descramble_buf_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 39 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 40 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 40 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_addr = getelementptr i16 %descramble_buf_M_real_V, i64 0, i64 %zext_ln90" [./xfft2real.h:90]   --->   Operation 41 'getelementptr' 'descramble_buf_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 42 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 43 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 44 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 44 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 %zext_ln712"   --->   Operation 45 'getelementptr' 'descramble_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 46 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_2" [./xfft2real.h:88]   --->   Operation 47 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 48 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 49 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 50 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp_eq  i9 %i_2, i9 0" [./xfft2real.h:92]   --->   Operation 50 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%sub_ln712_1 = sub i16 0, i16 %descramble_buf_M_imag_V_1_load_1"   --->   Operation 51 'sub' 'sub_ln712_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 52 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 %zext_ln88"   --->   Operation 53 'getelementptr' 'twid_rom_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [3/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 54 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 %zext_ln88"   --->   Operation 55 'getelementptr' 'twid_rom_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 56 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 57 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 57 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i16 %sub_ln712_1"   --->   Operation 58 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 59 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i16 %descramble_buf_M_imag_V_load"   --->   Operation 60 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.07ns)   --->   "%ret_V_8 = sub i17 %sext_ln1245_3, i17 %sext_ln1245_2"   --->   Operation 61 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.07ns)   --->   "%ret_V_7 = add i17 %sext_ln1245_3, i17 %sext_ln1245_2"   --->   Operation 62 'add' 'ret_V_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 63 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1201_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_7, i32 1, i32 16"   --->   Operation 64 'partselect' 'trunc_ln1201_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1201_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_8, i32 1, i32 16"   --->   Operation 65 'partselect' 'trunc_ln1201_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 66 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_6 : Operation 67 [2/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 67 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %descramble_buf_M_real_V_1_load_1"   --->   Operation 68 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %descramble_buf_M_real_V_load"   --->   Operation 69 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.07ns)   --->   "%ret_V_9 = sub i17 %sext_ln1245_1, i17 %sext_ln1245"   --->   Operation 70 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.07ns)   --->   "%ret_V_6 = add i17 %sext_ln1245_1, i17 %sext_ln1245"   --->   Operation 71 'add' 'ret_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 72 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1201_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_6, i32 1, i32 16"   --->   Operation 73 'partselect' 'trunc_ln1201_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.10ns)   --->   "%sub_ln1201_2 = sub i17 0, i17 %ret_V_7"   --->   Operation 74 'sub' 'sub_ln1201_2' <Predicate = (tmp_2)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1201_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_2, i32 1, i32 16"   --->   Operation 75 'partselect' 'trunc_ln1201_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.10ns)   --->   "%r_V_5 = sub i17 0, i17 %ret_V_8"   --->   Operation 76 'sub' 'r_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_5, i32 16"   --->   Operation 77 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.07ns)   --->   "%sub_ln1201_4 = sub i16 0, i16 %trunc_ln1201_7"   --->   Operation 78 'sub' 'sub_ln1201_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1201_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %r_V_5, i32 1, i32 16"   --->   Operation 79 'partselect' 'trunc_ln1201_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.80ns)   --->   "%g_M_real_V = select i1 %tmp_3, i16 %sub_ln1201_4, i16 %trunc_ln1201_8"   --->   Operation 80 'select' 'g_M_real_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 81 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1201_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_9, i32 1, i32 16"   --->   Operation 82 'partselect' 'trunc_ln1201_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 83 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_7 : Operation 84 [1/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 84 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 85 [1/1] (2.10ns)   --->   "%sub_ln1201 = sub i17 0, i17 %ret_V_6"   --->   Operation 85 'sub' 'sub_ln1201' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1201_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201, i32 1, i32 16"   --->   Operation 86 'partselect' 'trunc_ln1201_1' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.07ns)   --->   "%sub_ln1201_3 = sub i16 0, i16 %trunc_ln1201_4"   --->   Operation 87 'sub' 'sub_ln1201_3' <Predicate = (tmp_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_2, i16 %sub_ln1201_3, i16 %trunc_ln1201_5"   --->   Operation 88 'select' 'f_M_imag_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %g_M_real_V"   --->   Operation 89 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.10ns)   --->   "%sub_ln1201_5 = sub i17 0, i17 %ret_V_9"   --->   Operation 90 'sub' 'sub_ln1201_5' <Predicate = (tmp_4)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1201_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_5, i32 1, i32 16"   --->   Operation 91 'partselect' 'trunc_ln1201_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i15 %w_M_real_V"   --->   Operation 92 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 93 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %w_M_imag_V"   --->   Operation 94 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 95 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 96 [1/1] (2.07ns)   --->   "%sub_ln1201_1 = sub i16 0, i16 %trunc_ln1201_1"   --->   Operation 96 'sub' 'sub_ln1201_1' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1201_1, i16 %trunc_ln1201_2"   --->   Operation 97 'select' 'f_M_real_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.07ns)   --->   "%sub_ln1201_6 = sub i16 0, i16 %trunc_ln1201_s"   --->   Operation 98 'sub' 'sub_ln1201_6' <Predicate = (tmp_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.80ns)   --->   "%g_M_imag_V = select i1 %tmp_4, i16 %sub_ln1201_6, i16 %trunc_ln1201_3"   --->   Operation 99 'select' 'g_M_imag_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 101 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i16 %g_M_imag_V"   --->   Operation 102 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 103 'mul' 'r_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 104 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 105 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 106 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.05>
ST_11 : Operation 107 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 107 'mul' 'r_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 108 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 109 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 110 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 111 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4"   --->   Operation 112 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 113 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1246"   --->   Operation 114 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4"   --->   Operation 115 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1246"   --->   Operation 116 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V, i32 15, i32 30"   --->   Operation 117 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V_5, i32 15, i32 30"   --->   Operation 118 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 119 [1/1] (2.07ns)   --->   "%add_ln712 = add i16 %descramble_buf_M_imag_V_load, i16 %descramble_buf_M_real_V_load"   --->   Operation 119 'add' 'add_ln712' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 %descramble_buf_M_real_V_load, i16 %descramble_buf_M_imag_V_load"   --->   Operation 120 'sub' 'sub_ln712' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (2.07ns)   --->   "%sub_ln712_2 = sub i16 %f_M_real_V, i16 %p_r_V"   --->   Operation 121 'sub' 'sub_ln712_2' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = add i16 %p_r_V, i16 %f_M_real_V"   --->   Operation 122 'add' 'p_r_M_real_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (2.07ns)   --->   "%sub_ln712_3 = sub i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 123 'sub' 'sub_ln712_3' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = add i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 124 'add' 'p_r_M_imag_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 125 [1/1] (0.80ns)   --->   "%t_V_7 = select i1 %icmp_ln92, i16 %descramble_buf_M_imag_V_1_load_read, i16 %sub_ln712_3" [./xfft2real.h:92]   --->   Operation 125 'select' 't_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.80ns)   --->   "%t_V_6 = select i1 %icmp_ln92, i16 %descramble_buf_M_real_V_1_load_read, i16 %sub_ln712_2" [./xfft2real.h:92]   --->   Operation 126 'select' 't_V_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.80ns)   --->   "%t_V_5 = select i1 %icmp_ln92, i16 %sub_ln712, i16 %p_r_M_imag_V_1" [./xfft2real.h:92]   --->   Operation 127 'select' 't_V_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.80ns)   --->   "%t_V_4 = select i1 %icmp_ln92, i16 %add_ln712, i16 %p_r_M_real_V_1" [./xfft2real.h:92]   --->   Operation 128 'select' 't_V_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1201_6 = sext i16 %t_V_7"   --->   Operation 129 'sext' 'sext_ln1201_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1201_4 = sext i16 %t_V_6"   --->   Operation 130 'sext' 'sext_ln1201_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1201_2 = sext i16 %t_V_5"   --->   Operation 131 'sext' 'sext_ln1201_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i16 %t_V_4"   --->   Operation 132 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_4, i32 15"   --->   Operation 133 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (2.07ns)   --->   "%sub_ln1201_7 = sub i17 0, i17 %sext_ln1201"   --->   Operation 134 'sub' 'sub_ln1201_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1201_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_7, i32 1, i32 16"   --->   Operation 135 'partselect' 'trunc_ln1201_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1201_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_4, i32 1, i32 15"   --->   Operation 136 'partselect' 'trunc_ln1201_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_5, i32 15"   --->   Operation 137 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (2.07ns)   --->   "%sub_ln1201_9 = sub i17 0, i17 %sext_ln1201_2"   --->   Operation 138 'sub' 'sub_ln1201_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1201_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_9, i32 1, i32 16"   --->   Operation 139 'partselect' 'trunc_ln1201_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1201_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_5, i32 1, i32 15"   --->   Operation 140 'partselect' 'trunc_ln1201_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_6, i32 15"   --->   Operation 141 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (2.07ns)   --->   "%sub_ln1201_11 = sub i17 0, i17 %sext_ln1201_4"   --->   Operation 142 'sub' 'sub_ln1201_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1201_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_11, i32 1, i32 16"   --->   Operation 143 'partselect' 'trunc_ln1201_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1201_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_6, i32 1, i32 15"   --->   Operation 144 'partselect' 'trunc_ln1201_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_7, i32 15"   --->   Operation 145 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (2.07ns)   --->   "%sub_ln1201_13 = sub i17 0, i17 %sext_ln1201_6"   --->   Operation 146 'sub' 'sub_ln1201_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1201_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_13, i32 1, i32 16"   --->   Operation 147 'partselect' 'trunc_ln1201_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1201_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_7, i32 1, i32 15"   --->   Operation 148 'partselect' 'trunc_ln1201_15' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.88>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i15 %trunc_ln1201_9"   --->   Operation 149 'sext' 'sext_ln1201_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln1201_8 = sub i16 0, i16 %trunc_ln1201_6"   --->   Operation 150 'sub' 'sub_ln1201_8' <Predicate = (tmp_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.80ns)   --->   "%select_ln1201 = select i1 %tmp_5, i16 %sub_ln1201_8, i16 %sext_ln1201_1"   --->   Operation 151 'select' 'select_ln1201' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1201_3 = sext i15 %trunc_ln1201_11"   --->   Operation 152 'sext' 'sext_ln1201_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (2.07ns)   --->   "%sub_ln1201_10 = sub i16 0, i16 %trunc_ln1201_10"   --->   Operation 153 'sub' 'sub_ln1201_10' <Predicate = (tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.80ns)   --->   "%select_ln1201_3 = select i1 %tmp_6, i16 %sub_ln1201_10, i16 %sext_ln1201_3"   --->   Operation 154 'select' 'select_ln1201_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1201_5 = sext i15 %trunc_ln1201_13"   --->   Operation 155 'sext' 'sext_ln1201_5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (2.07ns)   --->   "%sub_ln1201_12 = sub i16 0, i16 %trunc_ln1201_12"   --->   Operation 156 'sub' 'sub_ln1201_12' <Predicate = (tmp_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.80ns)   --->   "%select_ln1201_4 = select i1 %tmp_7, i16 %sub_ln1201_12, i16 %sext_ln1201_5"   --->   Operation 157 'select' 'select_ln1201_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1201_7 = sext i15 %trunc_ln1201_15"   --->   Operation 158 'sext' 'sext_ln1201_7' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.07ns)   --->   "%sub_ln1201_14 = sub i16 0, i16 %trunc_ln1201_14"   --->   Operation 159 'sub' 'sub_ln1201_14' <Predicate = (tmp_8)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.80ns)   --->   "%select_ln1201_5 = select i1 %tmp_8, i16 %sub_ln1201_14, i16 %sext_ln1201_7"   --->   Operation 160 'select' 'select_ln1201_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [./xfft2real.h:90]   --->   Operation 161 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./xfft2real.h:90]   --->   Operation 162 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln1201_3, i16 %select_ln1201" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 163 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.46ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_lo_i, i32 %p_0" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 164 'write' 'write_ln173' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln712" [./xfft2real.h:112]   --->   Operation 165 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (1.68ns)   --->   "%store_ln112 = store i16 %select_ln1201_4, i8 %real_spectrum_hi_buf_M_real_V_addr" [./xfft2real.h:112]   --->   Operation 166 'store' 'store_ln112' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln712" [./xfft2real.h:112]   --->   Operation 167 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (1.68ns)   --->   "%store_ln112 = store i16 %select_ln1201_5, i8 %real_spectrum_hi_buf_M_imag_V_addr" [./xfft2real.h:112]   --->   Operation 168 'store' 'store_ln112' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [./xfft2real.h:88]   --->   Operation 169 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', ./xfft2real.h:88) on local variable 'i' [19]  (0 ns)
	'sub' operation ('sub_ln712_4') [37]  (1.92 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_M_imag_V_1_addr') [39]  (0 ns)
	'load' operation ('descramble_buf_M_imag_V_1_load_1') on array 'descramble_buf_M_imag_V_1' [40]  (1.68 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_M_imag_V_addr', ./xfft2real.h:90) [32]  (0 ns)
	'load' operation ('descramble_buf_M_imag_V_load', ./xfft2real.h:90) on array 'descramble_buf_M_imag_V' [33]  (1.68 ns)

 <State 4>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_M_real_V_addr', ./xfft2real.h:90) [30]  (0 ns)
	'load' operation ('descramble_buf_M_real_V_load', ./xfft2real.h:90) on array 'descramble_buf_M_real_V' [31]  (1.68 ns)

 <State 5>: 2.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln712_1') [41]  (2.08 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'sub' operation ('ret.V') [56]  (2.08 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	'sub' operation ('r.V') [64]  (2.11 ns)
	'select' operation ('g._M_real.V') [69]  (0.805 ns)

 <State 8>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201_3') [62]  (2.08 ns)
	'select' operation ('f._M_imag.V') [63]  (0.805 ns)

 <State 9>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201_1') [53]  (2.08 ns)
	'select' operation ('f._M_real.V') [54]  (0.805 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('r.V') [82]  (2.15 ns)

 <State 11>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('r.V') [81]  (1.05 ns)

 <State 12>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('r.V') [81]  (0 ns)
	'add' operation of DSP[87] ('ret.V') [87]  (2.1 ns)

 <State 13>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[87] ('ret.V') [87]  (2.1 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln712') [35]  (2.08 ns)

 <State 15>: 2.88ns
The critical path consists of the following:
	'select' operation ('t.V', ./xfft2real.h:92) [99]  (0.805 ns)
	'sub' operation ('sub_ln1201_7') [105]  (2.08 ns)

 <State 16>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201_8') [109]  (2.08 ns)
	'select' operation ('select_ln1201') [110]  (0.805 ns)

 <State 17>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('real_spectrum_hi_buf_M_real_V_addr', ./xfft2real.h:112) [134]  (0 ns)
	'store' operation ('store_ln112', ./xfft2real.h:112) of variable 'select_ln1201_4' on array 'real_spectrum_hi_buf_M_real_V' [135]  (1.68 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
