

================================================================
== Vitis HLS Report for 'runBench'
================================================================
* Date:           Sun Feb 26 21:56:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_runBench_Pipeline_dataWrite1_fu_119  |runBench_Pipeline_dataWrite1  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |grp_runBench_Pipeline_dataWrite_fu_127   |runBench_Pipeline_dataWrite   |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 27 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 18 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11184808, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rw_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rw" [MemBench/src/ddrbenchmark.cpp:31]   --->   Operation 30 'read' 'rw_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dataNum_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataNum" [MemBench/src/ddrbenchmark.cpp:31]   --->   Operation 31 'read' 'dataNum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem" [MemBench/src/ddrbenchmark.cpp:31]   --->   Operation 32 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %rw_read, void %if.then4, void %if.then" [MemBench/src/ddrbenchmark.cpp:33]   --->   Operation 33 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %dataNum_read, i3 0"   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!rw_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1069_2 = sext i35 %shl_ln"   --->   Operation 35 'sext' 'sext_ln1069_2' <Predicate = (!rw_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln1069 = add i64 %sext_ln1069_2, i64 %mem_read"   --->   Operation 36 'add' 'add_ln1069' <Predicate = (!rw_read)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1069_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln1069, i32 3, i32 63"   --->   Operation 37 'partselect' 'trunc_ln1069_1' <Predicate = (!rw_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (rw_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %dataNum_read, i32 0" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 39 'icmp' 'icmp_ln17' <Predicate = (rw_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %_Z9writeDataP7ap_uintILi48EEi.exit, void %for.body.lr.ph.i" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (rw_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1069_1 = sext i61 %trunc_ln1069_1"   --->   Operation 41 'sext' 'sext_ln1069_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln1069_1"   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 47 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 48 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1"   --->   Operation 49 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 50 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr"   --->   Operation 50 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1069 = trunc i64 %gmem_addr_read"   --->   Operation 51 'trunc' 'trunc_ln1069' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.83>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i32 %dataNum_read"   --->   Operation 52 'sext' 'sext_ln1069' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.83ns)   --->   "%icmp_ln1069 = icmp_eq  i48 %trunc_ln1069, i48 %sext_ln1069"   --->   Operation 53 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1069, void %if.then5, void %if.end" [MemBench/src/ddrbenchmark.cpp:38]   --->   Operation 54 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln17_1 = icmp_sgt  i32 %dataNum_read, i32 0" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 55 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln1069)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17_1, void %_Z9writeDataP7ap_uintILi48EEi.exit15, void %for.body.lr.ph.i6" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 56 'br' 'br_ln17' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %mem_read, i32 3, i32 63" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 57 'partselect' 'trunc_ln17_1' <Predicate = (!icmp_ln1069 & icmp_ln17_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 58 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i61 %trunc_ln17_1" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 59 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln17_1" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 60 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_2, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 61 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.05>
ST_12 : Operation 62 [2/2] (4.05ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite1, i64 %gmem, i61 %trunc_ln17_1, i31 %trunc_ln17_2" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 62 'call' 'call_ln17' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite1, i64 %gmem, i61 %trunc_ln17_1, i31 %trunc_ln17_2" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 63 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 64 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 64 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 65 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 65 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 66 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 66 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 67 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 67 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 68 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 68 'writeresp' 'empty_26' <Predicate = (!icmp_ln1069 & icmp_ln17_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln41 = br void %_Z9writeDataP7ap_uintILi48EEi.exit15" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 69 'br' 'br_ln41' <Predicate = (!icmp_ln1069 & icmp_ln17_1)> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln41 = br void %if.end" [MemBench/src/ddrbenchmark.cpp:41]   --->   Operation 70 'br' 'br_ln41' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 3.63>
ST_19 : Operation 72 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (!rw_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end9"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!rw_read)> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [MemBench/src/ddrbenchmark.cpp:46]   --->   Operation 74 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 7.30>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %mem_read, i32 3, i32 63" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 75 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i61 %trunc_ln1" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 76 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 77 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 78 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 2> <Delay = 4.05>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 79 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 80 [2/2] (4.05ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i64 %gmem, i61 %trunc_ln1, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 80 'call' 'call_ln17' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i64 %gmem, i61 %trunc_ln1, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 81 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 7.30>
ST_23 : Operation 82 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 5> <Delay = 7.30>
ST_24 : Operation 83 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 6> <Delay = 7.30>
ST_25 : Operation 84 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 7> <Delay = 7.30>
ST_26 : Operation 85 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 8> <Delay = 7.30>
ST_27 : Operation 86 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'writeresp' 'empty_24' <Predicate = (icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln174 = br void %_Z9writeDataP7ap_uintILi48EEi.exit" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'br' 'br_ln174' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_27 : Operation 88 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_27 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln37 = br void %if.end9" [MemBench/src/ddrbenchmark.cpp:37]   --->   Operation 89 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counterCmd1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataNum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000]
rw_read           (read          ) [ 0111111111111111111111111111]
dataNum_read      (read          ) [ 0011111111110000000011000000]
mem_read          (read          ) [ 0011111111100000000010000000]
br_ln33           (br            ) [ 0000000000000000000000000000]
shl_ln            (bitconcatenate) [ 0000000000000000000000000000]
sext_ln1069_2     (sext          ) [ 0000000000000000000000000000]
add_ln1069        (add           ) [ 0000000000000000000000000000]
trunc_ln1069_1    (partselect    ) [ 0010000000000000000000000000]
write_ln174       (write         ) [ 0000000000000000000000000000]
icmp_ln17         (icmp          ) [ 0100000000000000000011111111]
br_ln17           (br            ) [ 0000000000000000000000000000]
sext_ln1069_1     (sext          ) [ 0000000000000000000000000000]
gmem_addr         (getelementptr ) [ 0001111111000000000000000000]
gmem_load_req     (readreq       ) [ 0000000000000000000000000000]
gmem_addr_read    (read          ) [ 0000000000000000000000000000]
trunc_ln1069      (trunc         ) [ 0000000000100000000000000000]
sext_ln1069       (sext          ) [ 0000000000000000000000000000]
icmp_ln1069       (icmp          ) [ 0000000000111111111000000000]
br_ln38           (br            ) [ 0000000000000000000000000000]
icmp_ln17_1       (icmp          ) [ 0000000000111111111000000000]
br_ln17           (br            ) [ 0000000000000000000000000000]
trunc_ln17_1      (partselect    ) [ 0000000000011100000000000000]
trunc_ln17_2      (trunc         ) [ 0000000000001100000000000000]
sext_ln17_1       (sext          ) [ 0000000000000000000000000000]
gmem_addr_2       (getelementptr ) [ 0000000000001111111000000000]
empty_25          (writereq      ) [ 0000000000000000000000000000]
call_ln17         (call          ) [ 0000000000000000000000000000]
empty_26          (writeresp     ) [ 0000000000000000000000000000]
br_ln41           (br            ) [ 0000000000000000000000000000]
br_ln41           (br            ) [ 0000000000000000000000000000]
write_ln174       (write         ) [ 0000000000000000000000000000]
write_ln174       (write         ) [ 0000000000000000000000000000]
br_ln0            (br            ) [ 0000000000000000000000000000]
ret_ln46          (ret           ) [ 0000000000000000000000000000]
trunc_ln1         (partselect    ) [ 0000000000000000000001100000]
sext_ln17         (sext          ) [ 0000000000000000000000000000]
gmem_addr_1       (getelementptr ) [ 0000000000000000000001111111]
empty             (writereq      ) [ 0000000000000000000000000000]
trunc_ln17        (trunc         ) [ 0000000000000000000000100000]
call_ln17         (call          ) [ 0000000000000000000000000000]
empty_24          (writeresp     ) [ 0000000000000000000000000000]
br_ln174          (br            ) [ 0000000000000000000000000000]
write_ln174       (write         ) [ 0000000000000000000000000000]
br_ln37           (br            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counterCmd1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counterCmd1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataNum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataNum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataWrite1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataWrite"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="rw_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rw_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dataNum_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataNum_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mem_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/18 write_ln174/19 write_ln174/27 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="gmem_addr_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="7"/>
<pin id="102" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_writeresp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="10"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/11 empty_26/14 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_writeresp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/20 empty_24/23 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_runBench_Pipeline_dataWrite1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="61" slack="2"/>
<pin id="123" dir="0" index="3" bw="31" slack="1"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_runBench_Pipeline_dataWrite_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="61" slack="1"/>
<pin id="131" dir="0" index="3" bw="31" slack="0"/>
<pin id="132" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/21 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 icmp_ln17_1/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="61" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="1"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17_1/10 trunc_ln1/20 "/>
</bind>
</comp>

<comp id="150" class="1005" name="reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="61" slack="1"/>
<pin id="152" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_1 trunc_ln1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="35" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln1069_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="35" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln1069_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="35" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln1069_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="61" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1069_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln1069_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="61" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem_addr_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="61" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln1069_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1069/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln1069_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="9"/>
<pin id="200" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln1069_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="48" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln17_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="10"/>
<pin id="208" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln17_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="61" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem_addr_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="61" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln17_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="61" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/20 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gmem_addr_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="61" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/20 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln17_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/21 "/>
</bind>
</comp>

<comp id="235" class="1005" name="rw_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="18"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rw_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="dataNum_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataNum_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="mem_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln1069_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="61" slack="1"/>
<pin id="256" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1069_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln17_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="8"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="263" class="1005" name="gmem_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln1069_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="48" slack="1"/>
<pin id="271" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1069 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln1069_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="8"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="278" class="1005" name="icmp_ln17_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="8"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="trunc_ln17_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="1"/>
<pin id="284" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="gmem_addr_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="3"/>
<pin id="289" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="gmem_addr_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="3"/>
<pin id="294" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="trunc_ln17_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="1"/>
<pin id="299" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="153"><net_src comp="141" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="72" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="78" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="197"><net_src comp="99" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="150" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="223"><net_src comp="141" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="238"><net_src comp="66" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="72" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="252"><net_src comp="78" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="257"><net_src comp="174" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="262"><net_src comp="135" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="187" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="272"><net_src comp="194" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="277"><net_src comp="201" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="135" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="206" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="290"><net_src comp="213" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="295"><net_src comp="224" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="300"><net_src comp="231" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="127" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {11 12 13 14 15 16 17 18 20 21 22 23 24 25 26 27 }
	Port: counterCmd1 | {1 18 19 27 }
 - Input state : 
	Port: runBench : gmem | {2 3 4 5 6 7 8 9 }
	Port: runBench : mem | {1 }
	Port: runBench : dataNum | {1 }
	Port: runBench : rw | {1 }
  - Chain level:
	State 1
		sext_ln1069_2 : 1
		add_ln1069 : 2
		trunc_ln1069_1 : 3
		br_ln17 : 1
	State 2
		gmem_addr : 1
		gmem_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln1069 : 1
		br_ln38 : 2
		br_ln17 : 1
	State 11
		gmem_addr_2 : 1
		empty_25 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		sext_ln17 : 1
		gmem_addr_1 : 2
		empty : 3
	State 21
		call_ln17 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   call   | grp_runBench_Pipeline_dataWrite1_fu_119 |   126   |    55   |
|          |  grp_runBench_Pipeline_dataWrite_fu_127 |   126   |    55   |
|----------|-----------------------------------------|---------|---------|
|    add   |            add_ln1069_fu_168            |    0    |    71   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |                grp_fu_135               |    0    |    18   |
|          |            icmp_ln1069_fu_201           |    0    |    23   |
|----------|-----------------------------------------|---------|---------|
|          |            rw_read_read_fu_66           |    0    |    0    |
|   read   |         dataNum_read_read_fu_72         |    0    |    0    |
|          |           mem_read_read_fu_78           |    0    |    0    |
|          |        gmem_addr_read_read_fu_99        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |             grp_write_fu_84             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|  readreq |            grp_readreq_fu_92            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| writeresp|           grp_writeresp_fu_104          |    0    |    0    |
|          |           grp_writeresp_fu_112          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|partselect|                grp_fu_141               |    0    |    0    |
|          |          trunc_ln1069_1_fu_174          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|              shl_ln_fu_156              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           sext_ln1069_2_fu_164          |    0    |    0    |
|          |           sext_ln1069_1_fu_184          |    0    |    0    |
|   sext   |            sext_ln1069_fu_198           |    0    |    0    |
|          |            sext_ln17_1_fu_209           |    0    |    0    |
|          |             sext_ln17_fu_220            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           trunc_ln1069_fu_194           |    0    |    0    |
|   trunc  |           trunc_ln17_2_fu_206           |    0    |    0    |
|          |            trunc_ln17_fu_231            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   252   |   222   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| dataNum_read_reg_239 |   32   |
|  gmem_addr_1_reg_292 |   64   |
|  gmem_addr_2_reg_287 |   64   |
|   gmem_addr_reg_263  |   64   |
|  icmp_ln1069_reg_274 |    1   |
|  icmp_ln17_1_reg_278 |    1   |
|   icmp_ln17_reg_259  |    1   |
|   mem_read_reg_249   |   64   |
|        reg_150       |   61   |
|    rw_read_reg_235   |    1   |
|trunc_ln1069_1_reg_254|   61   |
| trunc_ln1069_reg_269 |   48   |
| trunc_ln17_2_reg_282 |   31   |
|  trunc_ln17_reg_297  |   31   |
+----------------------+--------+
|         Total        |   524  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|             grp_write_fu_84            |  p2  |   2  |   1  |    2   |
|            grp_readreq_fu_92           |  p1  |   2  |  64  |   128  ||    9    |
|          grp_writeresp_fu_104          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_104          |  p1  |   2  |  64  |   128  ||    9    |
|          grp_writeresp_fu_112          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_112          |  p1  |   2  |  64  |   128  ||    9    |
| grp_runBench_Pipeline_dataWrite_fu_127 |  p3  |   2  |  31  |   62   ||    9    |
|               grp_fu_135               |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   516  ||  12.704 ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   252  |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   45   |
|  Register |    -   |   524  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   776  |   267  |
+-----------+--------+--------+--------+
