{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703277752769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703277752769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 23 02:12:32 2023 " "Processing started: Sat Dec 23 02:12:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703277752769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703277752769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703277752770 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703277753384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_top.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753505 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1703277753510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Memory_Cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Main_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Execute_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Control_Unit_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703277753555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703277753555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703277753629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "Pipeline_top.v" "Fetch" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:MUX_FETCH " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:MUX_FETCH\"" {  } { { "Fetch_Cycle.v" "MUX_FETCH" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.v" "Program_Counter" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PCAdder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PCAdder\"" {  } { { "Fetch_Cycle.v" "PCAdder" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM\"" {  } { { "Fetch_Cycle.v" "I_MEM" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753659 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem Instruction_Memory.v(7) " "Verilog HDL warning at Instruction_Memory.v(7): object mem used but never assigned" {  } { { "Instruction_Memory.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Instruction_Memory.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1703277753664 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "Pipeline_top.v" "Decode" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Decode_Cycle.v(77) " "Verilog HDL assignment warning at Decode_Cycle.v(77): truncated value with size 32 to match size of target (5)" {  } { { "Decode_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703277753670 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Decode_Cycle.v(112) " "Verilog HDL assignment warning at Decode_Cycle.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Decode_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703277753670 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\"" {  } { { "Decode_Cycle.v" "ctrl_unit" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit_Top.v" "Main_Decoder" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Control_Unit_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit_Top.v" "ALU_Decoder" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Control_Unit_Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:RegFile " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:RegFile\"" {  } { { "Decode_Cycle.v" "RegFile" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:SignExtend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:SignExtend\"" {  } { { "Decode_Cycle.v" "SignExtend" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "Pipeline_top.v" "Execute" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:ALU_E " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\"" {  } { { "Execute_Cycle.v" "ALU_E" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Execute_Cycle.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "Pipeline_top.v" "Memory" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Memory_Cycle.v(52) " "Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 32 to match size of target (5)" {  } { { "Memory_Cycle.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Memory_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703277753867 "|Pipeline_top|Memory_Cycle:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:DataMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:DataMem\"" {  } { { "Memory_Cycle.v" "DataMem" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Memory_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "Pipeline_top.v" "WriteBack" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703277753982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703277755238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703277755238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Pipeline_top.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703277755505 "|Pipeline_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Pipeline_top.v" "" { Text "M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703277755505 "|Pipeline_top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703277755505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703277755506 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703277755506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703277755506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703277755549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 23 02:12:35 2023 " "Processing ended: Sat Dec 23 02:12:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703277755549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703277755549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703277755549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703277755549 ""}
