cuclock_sim_netlist.v,verilog,xil_defaultlib,../../../../minisys1a.srcs/sources_1/ip/cuclock/cuclock_sim_netlist.v,incdir="../../../../minisys1a.srcs/sources_1/ip/cuclock"
glbl.v,Verilog,xil_defaultlib,glbl.v
