{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651927661158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651927661159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 18:17:41 2022 " "Processing started: Sat May 07 18:17:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651927661159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927661159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927661159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651927661709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651927661709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder_2-behave_ov " "Found design unit 1: p_encoder_2-behave_ov" {  } { { "p_encoder_2.vhd" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672184 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder_2 " "Found entity 1: p_encoder_2" {  } { { "p_encoder_2.vhd" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file uart_receive.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-receive " "Found design unit 1: uart_receive-receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_path_receive-control " "Found design unit 2: control_path_receive-control" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_path_receive-data " "Found design unit 3: data_path_receive-data" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_path_receive " "Found entity 2: control_path_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path_receive " "Found entity 3: data_path_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_final-test " "Found design unit 1: test_final-test" {  } { { "test_final.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/test_final.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672191 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_final " "Found entity 1: test_final" {  } { { "test_final.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/test_final.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sub16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-myOwn " "Found design unit 1: Sub16-myOwn" {  } { { "Sub16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/Sub16.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "Sub16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/Sub16.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_9_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend_9_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-sign_extend_9_16_arch " "Found design unit 1: sign_extend_9_16-sign_extend_9_16_arch" {  } { { "sign_extend_9_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_9_16.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672198 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "sign_extend_9_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_9_16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_6_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend_6_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-sign_extend_6_16_arch " "Found design unit 1: sign_extend_6_16-sign_extend_6_16_arch" {  } { { "sign_extend_6_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_6_16.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672201 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "sign_extend_6_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_6_16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-trial " "Found design unit 1: register_file-trial" {  } { { "register_file.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/register_file.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672204 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/register_file.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ram.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ram.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder-behave_ov " "Found design unit 1: p_encoder-behave_ov" {  } { { "p_encoder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672210 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder " "Found entity 1: p_encoder" {  } { { "p_encoder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file my_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_reg-myOwn " "Found design unit 1: my_reg-myOwn" {  } { { "my_reg.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/my_reg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672213 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_reg " "Found entity 1: my_reg" {  } { { "my_reg.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/my_reg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux8.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux8.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672216 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux8.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behave " "Found design unit 1: mux4-behave" {  } { { "mux4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_multiple.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ls_multiple.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_multiple-basic " "Found design unit 1: ls_multiple-basic" {  } { { "ls_multiple.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ls_multiple.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_multiple " "Found entity 1: ls_multiple" {  } { { "ls_multiple.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ls_multiple.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-ov " "Found design unit 1: IITB_RISC-ov" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672225 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greater_than.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file greater_than.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 greater_than-Serial " "Found design unit 1: greater_than-Serial" {  } { { "greater_than.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/greater_than.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672228 ""} { "Info" "ISGN_ENTITY_NAME" "1 greater_than " "Found entity 1: greater_than" {  } { { "greater_than.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/greater_than.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-myOwn " "Found design unit 1: fulladder-myOwn" {  } { { "fulladder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/fulladder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672231 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/fulladder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-basic " "Found design unit 1: full_adder-basic" {  } { { "full_adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/full_adder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672234 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/full_adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_to.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file equal_to.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal_to-myOwn " "Found design unit 1: equal_to-myOwn" {  } { { "equal_to.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/equal_to.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672237 ""} { "Info" "ISGN_ENTITY_NAME" "1 equal_to " "Found entity 1: equal_to" {  } { { "equal_to.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/equal_to.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decr4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decr4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decr4-myOwn " "Found design unit 1: decr4-myOwn" {  } { { "decr4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/decr4.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672239 ""} { "Info" "ISGN_ENTITY_NAME" "1 decr4 " "Found entity 1: decr4" {  } { { "decr4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/decr4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-rtl " "Found design unit 1: data_path-rtl" {  } { { "data_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672243 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bootload-data_bootload_arch " "Found design unit 1: data_bootload-data_bootload_arch" {  } { { "data_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672246 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bootload " "Found entity 1: data_bootload" {  } { { "data_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-fsm " "Found design unit 1: control_path-fsm" {  } { { "control_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_path.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672250 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_path.vhdl" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bootload-control " "Found design unit 1: control_bootload-control" {  } { { "control_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_bootload.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672253 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bootload " "Found entity 1: control_bootload" {  } { { "control_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_bootload.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-clk_divider_arch " "Found design unit 1: clk_divider-clk_divider_arch" {  } { { "clk_divider.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/clk_divider.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672256 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/clk_divider.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_generate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file carry_generate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_generate-carry_generate_arch " "Found design unit 1: carry_generate-carry_generate_arch" {  } { { "carry_generate.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/carry_generate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672259 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_generate " "Found entity 1: carry_generate" {  } { { "carry_generate.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/carry_generate.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootload-bootload_arch " "Found design unit 1: bootload-bootload_arch" {  } { { "bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672262 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootload " "Found entity 1: bootload" {  } { { "bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file basic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "basic.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/basic.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/alu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/alu.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8Bit-adder8Bit_arc " "Found design unit 1: adder8Bit-adder8Bit_arc" {  } { { "adder8Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder8Bit.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672270 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8Bit " "Found entity 1: adder8Bit" {  } { { "adder8Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder8Bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder2bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2Bit-adder2Bit_arc " "Found design unit 1: adder2Bit-adder2Bit_arc" {  } { { "adder2Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder2Bit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672273 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2Bit " "Found entity 1: adder2Bit" {  } { { "adder2Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder2Bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arc " "Found design unit 1: adder-adder_arc" {  } { { "adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672276 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "add.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/add.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927672279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927672279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651927672347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "IITB_RISC.vhdl" "data" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootload data_path:data\|bootload:bootload_instance " "Elaborating entity \"bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\"" {  } { { "data_path.vhdl" "bootload_instance" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bootload data_path:data\|bootload:bootload_instance\|data_bootload:dp " "Elaborating entity \"data_bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\"" {  } { { "bootload.vhdl" "dp" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|my_reg:addr " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|my_reg:addr\"" {  } { { "data_bootload.vhdl" "addr" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|my_reg:count " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|my_reg:count\"" {  } { { "data_bootload.vhdl" "count" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception " "Elaborating entity \"uart_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\"" {  } { { "data_bootload.vhdl" "reception" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path_receive data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d " "Elaborating entity \"data_path_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\"" {  } { { "uart_receive.vhdl" "d" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:rx_reg " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:rx_reg\"" {  } { { "uart_receive.vhdl" "rx_reg" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:data_reg " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:data_reg\"" {  } { { "uart_receive.vhdl" "data_reg" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:cnt1_reg " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:cnt1_reg\"" {  } { { "uart_receive.vhdl" "cnt1_reg" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:cnt2_reg " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|data_path_receive:d\|my_reg:cnt2_reg\"" {  } { { "uart_receive.vhdl" "cnt2_reg" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path_receive data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|control_path_receive:c " "Elaborating entity \"control_path_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:dp\|uart_receive:reception\|control_path_receive:c\"" {  } { { "uart_receive.vhdl" "c" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset uart_receive.vhdl(106) " "VHDL Process Statement warning at uart_receive.vhdl(106): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651927672413 "|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:dp|uart_receive:reception|control_path_receive:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bootload data_path:data\|bootload:bootload_instance\|control_bootload:cp " "Elaborating entity \"control_bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\|control_bootload:cp\"" {  } { { "bootload.vhdl" "cp" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file data_path:data\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"data_path:data\|register_file:rf\"" {  } { { "data_path.vhdl" "rf" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_multiple data_path:data\|ls_multiple:pe_block " "Elaborating entity \"ls_multiple\" for hierarchy \"data_path:data\|ls_multiple:pe_block\"" {  } { { "data_path.vhdl" "pe_block" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_encoder_2 data_path:data\|ls_multiple:pe_block\|p_encoder_2:PE " "Elaborating entity \"p_encoder_2\" for hierarchy \"data_path:data\|ls_multiple:pe_block\|p_encoder_2:PE\"" {  } { { "ls_multiple.vhdl" "PE" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ls_multiple.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6_16 data_path:data\|sign_extend_6_16:sign_extend_1 " "Elaborating entity \"sign_extend_6_16\" for hierarchy \"data_path:data\|sign_extend_6_16:sign_extend_1\"" {  } { { "data_path.vhdl" "sign_extend_1" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9_16 data_path:data\|sign_extend_9_16:sign_extend_2 " "Elaborating entity \"sign_extend_9_16\" for hierarchy \"data_path:data\|sign_extend_9_16:sign_extend_2\"" {  } { { "data_path.vhdl" "sign_extend_2" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:data\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"data_path:data\|alu:alu_instance\"" {  } { { "data_path.vhdl" "alu_instance" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_path:data\|alu:alu_instance\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:add1\"" {  } { { "alu.vhdl" "add1" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/alu.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:data\|alu:alu_instance\|adder:add1\|full_adder:\\add_l:0:ADDX " "Elaborating entity \"full_adder\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:add1\|full_adder:\\add_l:0:ADDX\"" {  } { { "adder.vhdl" "\\add_l:0:ADDX" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate data_path:data\|alu:alu_instance\|adder:add1\|carry_generate:\\car_l:1:CARRYX " "Elaborating entity \"carry_generate\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:add1\|carry_generate:\\car_l:1:CARRYX\"" {  } { { "adder.vhdl" "\\car_l:1:CARRYX" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:data\|ram:mem " "Elaborating entity \"ram\" for hierarchy \"data_path:data\|ram:mem\"" {  } { { "data_path.vhdl" "mem" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address ram.vhdl(44) " "VHDL Process Statement warning at ram.vhdl(44): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ram.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651927672472 "|IITB_RISC|data_path:data|ram:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:control " "Elaborating entity \"control_path\" for hierarchy \"control_path:control\"" {  } { { "IITB_RISC.vhdl" "control" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651927672474 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651927675325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651927679533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8096 " "Implemented 8096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651927679820 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651927679820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8076 " "Implemented 8076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651927679820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651927679820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651927680245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 18:18:00 2022 " "Processing ended: Sat May 07 18:18:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651927680245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651927680245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651927680245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927680245 ""}
