{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738262321958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738262321958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 15:38:41 2025 " "Processing started: Thu Jan 30 15:38:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738262321958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262321958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262321958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738262322368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738262322368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "../VERILOG/sync_rom_16x4.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../VERILOG/registrador_4.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../VERILOG/hexa7seg.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/exp5_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/exp5_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5_unidade_controle " "Found entity 1: exp5_unidade_controle" {  } { { "../VERILOG/exp5_unidade_controle.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_unidade_controle.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/exp5_fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/exp5_fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5_fluxo_dados " "Found entity 1: exp5_fluxo_dados" {  } { { "../VERILOG/exp5_fluxo_dados.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../VERILOG/edge_detector.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../VERILOG/contador_m.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "../VERILOG/contador_163.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../VERILOG/comparador_85.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/code/verilog/quartus/lab05/verilog/circuito_exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/code/verilog/quartus/lab05/verilog/circuito_exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp5 " "Found entity 1: circuito_exp5" {  } { { "../VERILOG/circuito_exp5.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/circuito_exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738262332456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262332456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp5 " "Elaborating entity \"circuito_exp5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738262332487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5_fluxo_dados exp5_fluxo_dados:FD " "Elaborating entity \"exp5_fluxo_dados\" for hierarchy \"exp5_fluxo_dados:FD\"" {  } { { "../VERILOG/circuito_exp5.v" "FD" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/circuito_exp5.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332489 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_sequencia exp5_fluxo_dados.v(30) " "Output port \"db_sequencia\" at exp5_fluxo_dados.v(30) has no driver" {  } { { "../VERILOG/exp5_fluxo_dados.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738262332491 "|circuito_exp5|exp5_fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 exp5_fluxo_dados:FD\|contador_163:contadorSequencia " "Elaborating entity \"contador_163\" for hierarchy \"exp5_fluxo_dados:FD\|contador_163:contadorSequencia\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "contadorSequencia" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m exp5_fluxo_dados:FD\|contador_m:timeout " "Elaborating entity \"contador_m\" for hierarchy \"exp5_fluxo_dados:FD\|contador_m:timeout\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "timeout" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 exp5_fluxo_dados:FD\|registrador_4:reg4Bits " "Elaborating entity \"registrador_4\" for hierarchy \"exp5_fluxo_dados:FD\|registrador_4:reg4Bits\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "reg4Bits" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector exp5_fluxo_dados:FD\|edge_detector:detector " "Elaborating entity \"edge_detector\" for hierarchy \"exp5_fluxo_dados:FD\|edge_detector:detector\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "detector" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 exp5_fluxo_dados:FD\|sync_rom_16x4:memoria " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"exp5_fluxo_dados:FD\|sync_rom_16x4:memoria\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "memoria" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 exp5_fluxo_dados:FD\|comparador_85:comparadorRodada " "Elaborating entity \"comparador_85\" for hierarchy \"exp5_fluxo_dados:FD\|comparador_85:comparadorRodada\"" {  } { { "../VERILOG/exp5_fluxo_dados.v" "comparadorRodada" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_fluxo_dados.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5_unidade_controle exp5_unidade_controle:UC " "Elaborating entity \"exp5_unidade_controle\" for hierarchy \"exp5_unidade_controle:UC\"" {  } { { "../VERILOG/circuito_exp5.v" "UC" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/circuito_exp5.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332516 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "limpaM exp5_unidade_controle.v(29) " "Output port \"limpaM\" at exp5_unidade_controle.v(29) has no driver" {  } { { "../VERILOG/exp5_unidade_controle.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_unidade_controle.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738262332518 "|circuito_exp5|exp5_unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "registraM exp5_unidade_controle.v(33) " "Output port \"registraM\" at exp5_unidade_controle.v(33) has no driver" {  } { { "../VERILOG/exp5_unidade_controle.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/exp5_unidade_controle.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738262332518 "|circuito_exp5|exp5_unidade_controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX2 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX2\"" {  } { { "../VERILOG/circuito_exp5.v" "HEX2" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/circuito_exp5.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262332526 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pronto VCC " "Pin \"pronto\" is stuck at VCC" {  } { { "../VERILOG/circuito_exp5.v" "" { Text "C:/Users/gabri/CODE/VERILOG/QUARTUS/LAB05/VERILOG/circuito_exp5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738262333132 "|circuito_exp5|pronto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738262333132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738262333234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738262333460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738262333674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738262333674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738262333766 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738262333766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738262333766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738262333766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738262333818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 15:38:53 2025 " "Processing ended: Thu Jan 30 15:38:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738262333818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738262333818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738262333818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738262333818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738262557308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738262557310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 15:42:37 2025 " "Processing started: Thu Jan 30 15:42:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738262557310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738262557310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp circuito_exp5 -c circuito_exp5 --netlist_type=sgate " "Command: quartus_npp circuito_exp5 -c circuito_exp5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738262557310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1738262557491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738262557512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 15:42:37 2025 " "Processing ended: Thu Jan 30 15:42:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738262557512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738262557512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738262557512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738262557512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738263104986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738263104986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 15:51:44 2025 " "Processing started: Thu Jan 30 15:51:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738263104986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738263104986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp circuito_exp5 -c circuito_exp5 --netlist_type=sm_process " "Command: quartus_npp circuito_exp5 -c circuito_exp5 --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738263104987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1738263105157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738263105200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 15:51:45 2025 " "Processing ended: Thu Jan 30 15:51:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738263105200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738263105200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738263105200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738263105200 ""}
