<stg><name>buffer_store</name>


<trans_list>

<trans id="96" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="store_flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="store_flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0 %dest_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %dest

]]></Node>
<StgValue><ssdm name="dest_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %store_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %store_flag

]]></Node>
<StgValue><ssdm name="store_flag_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="20">
<![CDATA[
:2 %dest_cast = sext i20 %dest_read

]]></Node>
<StgValue><ssdm name="dest_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln119 = br i1 %store_flag_read, void %_ZL27memcpy_wide_bus_write_floatP7ap_uintILi512EEPfmm.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="store_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln2095 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln2095"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i9 %i_2, void %.split2, i9 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1 %i_2 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2 %icmp_ln2095 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln2095"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln2095 = br i1 %icmp_ln2095, void %.split2, void %_ZL27memcpy_wide_bus_write_floatP7ap_uintILi512EEPfmm.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2095"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
.split2:0 %zext_ln2095 = zext i9 %i

]]></Node>
<StgValue><ssdm name="zext_ln2095"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %source_0_addr = getelementptr i32 %source_0, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
.split2:4 %source_0_load = load i8 %source_0_addr

]]></Node>
<StgValue><ssdm name="source_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %source_1_addr = getelementptr i32 %source_1, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
.split2:7 %source_1_load = load i8 %source_1_addr

]]></Node>
<StgValue><ssdm name="source_1_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %source_2_addr = getelementptr i32 %source_2, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
.split2:10 %source_2_load = load i8 %source_2_addr

]]></Node>
<StgValue><ssdm name="source_2_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:12 %source_3_addr = getelementptr i32 %source_3, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
.split2:13 %source_3_load = load i8 %source_3_addr

]]></Node>
<StgValue><ssdm name="source_3_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:15 %source_4_addr = getelementptr i32 %source_4, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_4_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
.split2:16 %source_4_load = load i8 %source_4_addr

]]></Node>
<StgValue><ssdm name="source_4_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:18 %source_5_addr = getelementptr i32 %source_5, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
.split2:19 %source_5_load = load i8 %source_5_addr

]]></Node>
<StgValue><ssdm name="source_5_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:21 %source_6_addr = getelementptr i32 %source_6, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
.split2:22 %source_6_load = load i8 %source_6_addr

]]></Node>
<StgValue><ssdm name="source_6_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:24 %source_7_addr = getelementptr i32 %source_7, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
.split2:25 %source_7_load = load i8 %source_7_addr

]]></Node>
<StgValue><ssdm name="source_7_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:27 %source_8_addr = getelementptr i32 %source_8, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_8_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
.split2:28 %source_8_load = load i8 %source_8_addr

]]></Node>
<StgValue><ssdm name="source_8_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:30 %source_9_addr = getelementptr i32 %source_9, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_9_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
.split2:31 %source_9_load = load i8 %source_9_addr

]]></Node>
<StgValue><ssdm name="source_9_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:33 %source_10_addr = getelementptr i32 %source_10, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_10_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
.split2:34 %source_10_load = load i8 %source_10_addr

]]></Node>
<StgValue><ssdm name="source_10_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:36 %source_11_addr = getelementptr i32 %source_11, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_11_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.split2:37 %source_11_load = load i8 %source_11_addr

]]></Node>
<StgValue><ssdm name="source_11_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:39 %source_12_addr = getelementptr i32 %source_12, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_12_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
.split2:40 %source_12_load = load i8 %source_12_addr

]]></Node>
<StgValue><ssdm name="source_12_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:42 %source_13_addr = getelementptr i32 %source_13, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_13_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.split2:43 %source_13_load = load i8 %source_13_addr

]]></Node>
<StgValue><ssdm name="source_13_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:45 %source_14_addr = getelementptr i32 %source_14, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_14_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.split2:46 %source_14_load = load i8 %source_14_addr

]]></Node>
<StgValue><ssdm name="source_14_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:48 %source_15_addr = getelementptr i32 %source_15, i64 0, i64 %zext_ln2095

]]></Node>
<StgValue><ssdm name="source_15_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.split2:49 %source_15_load = load i8 %source_15_addr

]]></Node>
<StgValue><ssdm name="source_15_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="9">
<![CDATA[
.split2:52 %trunc_ln2227 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln2227"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
.split2:4 %source_0_load = load i8 %source_0_addr

]]></Node>
<StgValue><ssdm name="source_0_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
.split2:7 %source_1_load = load i8 %source_1_addr

]]></Node>
<StgValue><ssdm name="source_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
.split2:10 %source_2_load = load i8 %source_2_addr

]]></Node>
<StgValue><ssdm name="source_2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
.split2:13 %source_3_load = load i8 %source_3_addr

]]></Node>
<StgValue><ssdm name="source_3_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
.split2:16 %source_4_load = load i8 %source_4_addr

]]></Node>
<StgValue><ssdm name="source_4_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
.split2:19 %source_5_load = load i8 %source_5_addr

]]></Node>
<StgValue><ssdm name="source_5_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
.split2:22 %source_6_load = load i8 %source_6_addr

]]></Node>
<StgValue><ssdm name="source_6_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
.split2:25 %source_7_load = load i8 %source_7_addr

]]></Node>
<StgValue><ssdm name="source_7_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
.split2:28 %source_8_load = load i8 %source_8_addr

]]></Node>
<StgValue><ssdm name="source_8_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
.split2:31 %source_9_load = load i8 %source_9_addr

]]></Node>
<StgValue><ssdm name="source_9_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
.split2:34 %source_10_load = load i8 %source_10_addr

]]></Node>
<StgValue><ssdm name="source_10_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.split2:37 %source_11_load = load i8 %source_11_addr

]]></Node>
<StgValue><ssdm name="source_11_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
.split2:40 %source_12_load = load i8 %source_12_addr

]]></Node>
<StgValue><ssdm name="source_12_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.split2:43 %source_13_load = load i8 %source_13_addr

]]></Node>
<StgValue><ssdm name="source_13_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.split2:46 %source_14_load = load i8 %source_14_addr

]]></Node>
<StgValue><ssdm name="source_14_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.split2:49 %source_15_load = load i8 %source_15_addr

]]></Node>
<StgValue><ssdm name="source_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln2058 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln2058"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln2058 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln2058"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
.split2:5 %bitcast_ln2101 = bitcast i32 %source_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.split2:8 %bitcast_ln2101_1 = bitcast i32 %source_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split2:11 %bitcast_ln2101_2 = bitcast i32 %source_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.split2:14 %bitcast_ln2101_3 = bitcast i32 %source_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.split2:17 %bitcast_ln2101_4 = bitcast i32 %source_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.split2:20 %bitcast_ln2101_5 = bitcast i32 %source_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split2:23 %bitcast_ln2101_6 = bitcast i32 %source_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.split2:26 %bitcast_ln2101_7 = bitcast i32 %source_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_7"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
.split2:29 %bitcast_ln2101_8 = bitcast i32 %source_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
.split2:32 %bitcast_ln2101_9 = bitcast i32 %source_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_9"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.split2:35 %bitcast_ln2101_10 = bitcast i32 %source_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
.split2:38 %bitcast_ln2101_11 = bitcast i32 %source_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.split2:41 %bitcast_ln2101_12 = bitcast i32 %source_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_12"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
.split2:44 %bitcast_ln2101_13 = bitcast i32 %source_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_13"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.split2:47 %bitcast_ln2101_14 = bitcast i32 %source_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_14"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.split2:50 %bitcast_ln2101_15 = bitcast i32 %source_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln2101_15"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
.split2:51 %p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln2101_15, i32 %bitcast_ln2101_14, i32 %bitcast_ln2101_13, i32 %bitcast_ln2101_12, i32 %bitcast_ln2101_11, i32 %bitcast_ln2101_10, i32 %bitcast_ln2101_9, i32 %bitcast_ln2101_8, i32 %bitcast_ln2101_7, i32 %bitcast_ln2101_6, i32 %bitcast_ln2101_5, i32 %bitcast_ln2101_4, i32 %bitcast_ln2101_3, i32 %bitcast_ln2101_2, i32 %bitcast_ln2101_1, i32 %bitcast_ln2101

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split2:53 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln2227, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="14">
<![CDATA[
.split2:54 %zext_ln2227 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln2227"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:55 %add_ln2227 = add i21 %zext_ln2227, i21 %dest_cast

]]></Node>
<StgValue><ssdm name="add_ln2227"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:56 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln2227, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="15">
<![CDATA[
.split2:57 %zext_ln2227_1 = zext i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2227_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:58 %result_addr = getelementptr i512 %result, i64 0, i64 %zext_ln2227_1

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split2:59 %store_ln2227 = store i512 %p_Result_s, i15 %result_addr

]]></Node>
<StgValue><ssdm name="store_ln2227"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.split2:60 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="store_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
_ZL27memcpy_wide_bus_write_floatP7ap_uintILi512EEPfmm.exit.loopexit:0 %br_ln0 = br void %_ZL27memcpy_wide_bus_write_floatP7ap_uintILi512EEPfmm.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
_ZL27memcpy_wide_bus_write_floatP7ap_uintILi512EEPfmm.exit:0 %ret_ln121 = ret

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
