# RISC-V_ALU_Core_Testbench_Development
Designed a UVM testbench for a RISC-V ALU core, integrating advanced features like the configuration database and Transaction Level Modeling (TLM) to enhance robustness and scalability. Implemented coverage-driven verification methodologies, utilizing a detailed coverage class to ensure thorough validation of the ALU core's functionality. Achieved high-quality assurance standards by meeting rigorous coverage goals, ensuring the ALU core's reliability and performance.
