ncverilog: 08.20-s024: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	ncverilog	08.20-s024: Started on Nov 07, 2010 at 14:55:08 CST
ncverilog
	-f run.f
		alu.v
		controller.v
		extension.v
		inst_mem.v
		reg_file.v
		cpu.v
		tb.v
Loading snapshot worklib.cpu_tb:v .................... Done
ncsim> source /usr/cad/cadence/IUS/cur/tools/inca/files/ncsimrc
ncsim> run

Warning!  some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects
            File: ./tb.v, line = 36, pos = 8
           Scope: cpu_tb
            Time: 0 FS + 0

R[          0]:	        17
R[          1]:	        16
R[          2]:	       136
R[          3]:	         0
R[          4]:	         0
R[          5]:	         0
R[          6]:	         z
R[          7]:	         2
R[          8]:	         6
R[          9]:	         0
R[         10]:	         0
R[         11]:	         0
R[         12]:	         0
R[         13]:	         0
R[         14]:	         0
R[         15]:	         0
R[         16]:	         0
R[         17]:	         0
R[         18]:	         0
R[         19]:	         0
R[         20]:	         0
R[         21]:	         0
R[         22]:	         0
R[         23]:	         0
R[         24]:	         0
R[         25]:	         0
R[         26]:	         0
R[         27]:	         0
R[         28]:	         0
R[         29]:	         0
R[         30]:	         0
R[         31]:	         0
Simulation stopped via $stop(1) at time 11 US + 0
./tb.v:18 	$stop;
ncsim> ls
alu.v
controller.v
cpu.v
extension.v
INCA_libs
inst_mem.v
mins.prog
ncverilog.key
ncverilog.log
reg_file.v
run.f
tb.v
top.vcd
ncsim> 