# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_8.srcs/sources_1/new/leds.vhd" \
"../../../../project_8.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../project_8.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_8.ip_user_files/bd/design_1/ip/design_1_leds_0_0/sim/design_1_leds_0_0.vhd" \

# Do not sort compile order
nosort
