
## Examples

### Ice Lake
* UHD Graphics


## References

1. [Intel Processor Graphics Architecture](https://cdrdv2-public.intel.com/686065/the-architecture-of-intel-processor-graphics-gen11-r1new.pdf), [webarchive](https://web.archive.org/web/20170327110001/https://software.intel.com/sites/default/files/managed/89/92/Intel-Graphics-Architecture-ISA-and-microarchitecture.pdf)

## Notes

## Specs

* Each EU contains 2 x 128-bit FPUs.
* One FPU supports 32-bit and 64-bit integer, FP16, FP32, FP64, and transcendental math functions.
* Other FPU supports only 32-bit and 64-bit integer, FP16 and FP32.
* Each Subslice contains 8 EUs and a sampler (4 tex/clk), and has 64 KB shared memory.
