\hypertarget{stm32f4xx__rcc_8h}{}\section{cmsis\+\_\+lib/include/stm32f4xx\+\_\+rcc.h File Reference}
\label{stm32f4xx__rcc_8h}\index{cmsis\+\_\+lib/include/stm32f4xx\+\_\+rcc.\+h@{cmsis\+\_\+lib/include/stm32f4xx\+\_\+rcc.\+h}}


This file contains all the functions prototypes for the R\+CC firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_r_c_c___clocks_type_def}{R\+C\+C\+\_\+\+Clocks\+Type\+Def}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+FF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+Bypass}~((uint8\+\_\+t)0x05)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+SE}(H\+SE)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+M\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 63)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((192 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~(((V\+A\+L\+UE) == 2) $\vert$$\vert$ ((V\+A\+L\+UE) == 4) $\vert$$\vert$ ((V\+A\+L\+UE) == 6) $\vert$$\vert$ ((V\+A\+L\+UE) == 8))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((4 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 15))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((192 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 7))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+C\+LK}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}(H\+C\+LK)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div2}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div4}~((uint32\+\_\+t)0x00001400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div8}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+C\+LK}(P\+C\+LK)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+C\+SS}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+C0) == 0x00) \&\& ((\+I\+T) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x40) == 0x00) \&\& ((\+I\+T) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+O\+FF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Bypass}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+SE}(L\+SE)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SI}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div2}~((uint32\+\_\+t)0x00020300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div3}~((uint32\+\_\+t)0x00030300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div4}~((uint32\+\_\+t)0x00040300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div5}~((uint32\+\_\+t)0x00050300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div6}~((uint32\+\_\+t)0x00060300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div7}~((uint32\+\_\+t)0x00070300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div8}~((uint32\+\_\+t)0x00080300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div9}~((uint32\+\_\+t)0x00090300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div10}~((uint32\+\_\+t)0x000\+A0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div11}~((uint32\+\_\+t)0x000\+B0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div12}~((uint32\+\_\+t)0x000\+C0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div13}~((uint32\+\_\+t)0x000\+D0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div14}~((uint32\+\_\+t)0x000\+E0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div15}~((uint32\+\_\+t)0x000\+F0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div16}~((uint32\+\_\+t)0x00100300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div17}~((uint32\+\_\+t)0x00110300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div18}~((uint32\+\_\+t)0x00120300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div19}~((uint32\+\_\+t)0x00130300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div20}~((uint32\+\_\+t)0x00140300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div21}~((uint32\+\_\+t)0x00150300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div22}~((uint32\+\_\+t)0x00160300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div23}~((uint32\+\_\+t)0x00170300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div24}~((uint32\+\_\+t)0x00180300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div25}~((uint32\+\_\+t)0x00190300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div26}~((uint32\+\_\+t)0x001\+A0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div27}~((uint32\+\_\+t)0x001\+B0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div28}~((uint32\+\_\+t)0x001\+C0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div29}~((uint32\+\_\+t)0x001\+D0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div30}~((uint32\+\_\+t)0x001\+E0300)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div31}~((uint32\+\_\+t)0x001\+F0300)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+I2S}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+Ext}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~(((S\+O\+U\+R\+CE) == R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+I2S) $\vert$$\vert$ ((S\+O\+U\+R\+CE) == R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+Ext))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OH}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+F\+L\+I\+TF}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+S\+R\+A\+M1}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+S\+R\+A\+M2}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+B\+K\+P\+S\+R\+AM}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Tx}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Rx}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+P\+TP}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+PI}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x818\+B\+E\+E00) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+D\+D9\+F\+E\+E00) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+L\+P\+M\+O\+D\+E\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x81986\+E00) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F\+F\+F\+F0\+E) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F\+F\+F\+F\+F\+E) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+C9013600) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+DC}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F8\+A0\+C\+C) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F8\+A6\+C\+C) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+P\+L\+L\+C\+LK}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+3}~((uint32\+\_\+t)0x05000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+4}~((uint32\+\_\+t)0x06000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+5}~((uint32\+\_\+t)0x07000000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+D\+IV}(D\+IV)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+P\+L\+L\+I2\+S\+C\+LK}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+H\+SE}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+P\+L\+L\+C\+LK}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+3}~((uint32\+\_\+t)0x28000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+4}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+5}~((uint32\+\_\+t)0x38000000)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+D\+IV}(D\+IV)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x21)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x31)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x39)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint8\+\_\+t)0x3\+B)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x41)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x61)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+O\+R\+R\+ST}~((uint8\+\_\+t)0x79)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST}~((uint8\+\_\+t)0x7\+A)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST}~((uint8\+\_\+t)0x7\+B)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST}~((uint8\+\_\+t)0x7\+C)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+D)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+E)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST}~((uint8\+\_\+t)0x7\+F)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 0x1\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}{R\+C\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Resets the R\+CC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}{R\+C\+C\+\_\+\+H\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+H\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (H\+SE). \end{DoxyCompactList}\item 
Error\+Status \hyperlink{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up} (void)
\begin{DoxyCompactList}\small\item\em Waits for H\+SE start-\/up. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value} (uint8\+\_\+t H\+S\+I\+Calibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (H\+SI) calibration value. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}{R\+C\+C\+\_\+\+H\+S\+I\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (H\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}{R\+C\+C\+\_\+\+L\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+L\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}{R\+C\+C\+\_\+\+L\+S\+I\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (L\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}{R\+C\+C\+\_\+\+P\+L\+L\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Source, uint32\+\_\+t P\+L\+LM, uint32\+\_\+t P\+L\+LN, uint32\+\_\+t P\+L\+LP, uint32\+\_\+t P\+L\+LQ)
\begin{DoxyCompactList}\small\item\em Configures the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}{R\+C\+C\+\_\+\+P\+L\+L\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config} (uint32\+\_\+t P\+L\+L\+I2\+SN, uint32\+\_\+t P\+L\+L\+I2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the P\+L\+L\+I2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+L\+L\+I2S. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}{R\+C\+C\+\_\+\+M\+C\+O1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O1\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+C\+O1 pin(\+P\+A8). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}{R\+C\+C\+\_\+\+M\+C\+O2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O2\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+C\+O2 pin(\+P\+C9). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the system clock (S\+Y\+S\+C\+LK). \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the A\+HB clock (H\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed A\+PB clock (P\+C\+L\+K1). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed A\+PB clock (P\+C\+L\+K2). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}{R\+C\+C\+\_\+\+Get\+Clocks\+Freq} (\hyperlink{struct_r_c_c___clocks_type_def}{R\+C\+C\+\_\+\+Clocks\+Type\+Def} $\ast$R\+C\+C\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; S\+Y\+S\+C\+LK, H\+C\+LK, P\+C\+L\+K1 and P\+C\+L\+K2. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga1473d8a5a020642966359611c44181b0}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+S\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B1 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B2 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B3 peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}{R\+C\+C\+\_\+\+I\+T\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified R\+CC interrupts. \end{DoxyCompactList}\item 
Flag\+Status \hyperlink{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}{R\+C\+C\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}{R\+C\+C\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC reset flags. The reset flags are\+: R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST. \end{DoxyCompactList}\item 
I\+T\+Status \hyperlink{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}{R\+C\+C\+\_\+\+Get\+I\+T\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c_ga529842d165910f8f87e26115da36089b}{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the R\+CC firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }