INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/34666/Master/VHD/2018_3_zynq_tutorial_at_home/2018_3_zynq_tutorial_at_home.srcs/sources_1/imports/2018_3_zynq_tutorial_at_home_src/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/34666/Master/VHD/2018_3_zynq_tutorial_at_home/2018_3_zynq_tutorial_at_home.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
