==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Pooling/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'Max_Pooling_14x14' (Pooling/pooling.cpp:1) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Pooling/pooling.cpp:10) in function 'Max_Pooling_14x14' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Pooling/pooling.cpp:12) in function 'Max_Pooling_14x14' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (Pooling/pooling.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Max_Pooling_14x14' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Max_Pooling_14x14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.726 seconds; current allocated memory: 94.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 95.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Max_Pooling_14x14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Max_Pooling_14x14' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Max_Pooling_14x14'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 95.215 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 178.180 ; gain = 110.051
INFO: [VHDL 208-304] Generating VHDL RTL for Max_Pooling_14x14.
INFO: [VLOG 209-307] Generating Verilog RTL for Max_Pooling_14x14.
INFO: [HLS 200-112] Total elapsed time: 26.077 seconds; peak allocated memory: 95.215 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Pooling/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Pooling/pooling.cpp:10) in function 'Max_Pooling_14x14' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Pooling/pooling.cpp:12) in function 'Max_Pooling_14x14' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (Pooling/pooling.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Max_Pooling_14x14' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Max_Pooling_14x14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_6_load_1', Pooling/pooling.cpp:14) on array 'ifmap_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.202 seconds; current allocated memory: 101.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 102.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Max_Pooling_14x14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_14x14/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Max_Pooling_14x14' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Max_Pooling_14x14'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 104.542 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.42 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 178.992 ; gain = 89.355
INFO: [VHDL 208-304] Generating VHDL RTL for Max_Pooling_14x14.
INFO: [VLOG 209-307] Generating Verilog RTL for Max_Pooling_14x14.
INFO: [HLS 200-112] Total elapsed time: 18.254 seconds; peak allocated memory: 104.542 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'maxPooling_28x28'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Pooling/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.258 ; gain = 89.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.258 ; gain = 89.152
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'Max_Pooling_28x28' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'maxPooling_28x28'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file Pooling/maxPooling_28x28; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Pooling/maxPooling_28x28.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.816 ; gain = 88.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.816 ; gain = 88.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.816 ; gain = 88.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 178.816 ; gain = 88.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Pooling/maxPooling_28x28.cpp:10) in function 'Max_Pooling_28x28' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Pooling/maxPooling_28x28.cpp:12) in function 'Max_Pooling_28x28' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (Pooling/maxPooling_28x28.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 178.816 ; gain = 88.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 193.191 ; gain = 103.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Max_Pooling_28x28' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Max_Pooling_28x28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_24_load_1', Pooling/maxPooling_28x28.cpp:14) on array 'ifmap_24' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_24'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.141 seconds; current allocated memory: 144.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.312 seconds; current allocated memory: 153.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Max_Pooling_28x28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_28x28/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Max_Pooling_28x28' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Max_Pooling_28x28'.
INFO: [HLS 200-111]  Elapsed time: 6.585 seconds; current allocated memory: 161.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 281.238 ; gain = 191.063
INFO: [VHDL 208-304] Generating VHDL RTL for Max_Pooling_28x28.
INFO: [VLOG 209-307] Generating Verilog RTL for Max_Pooling_28x28.
INFO: [HLS 200-112] Total elapsed time: 64.898 seconds; peak allocated memory: 161.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Pooling/maxPooling_28x28.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pooling/maxPooling_10x10.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Pooling/maxPooling_10x10.cpp:10) in function 'Max_Pooling_10x10' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Pooling/maxPooling_10x10.cpp:12) in function 'Max_Pooling_10x10' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (Pooling/maxPooling_10x10.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Max_Pooling_10x10' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Max_Pooling_10x10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_6_load_1', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.948 seconds; current allocated memory: 101.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 102.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Max_Pooling_10x10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Max_Pooling_10x10' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Max_Pooling_10x10'.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 104.533 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.42 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [VHDL 208-304] Generating VHDL RTL for Max_Pooling_10x10.
INFO: [VLOG 209-307] Generating Verilog RTL for Max_Pooling_10x10.
INFO: [HLS 200-112] Total elapsed time: 29.174 seconds; peak allocated memory: 104.533 MB.
