{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.14484",
   "Default View_TopLeft":"-142,-24",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 5 -x 1940 -y 90 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 5 -x 1940 -y 120 -defaultsOSRD
preplace port PS_UART_1 -pg 1 -lvl 5 -x 1940 -y 150 -defaultsOSRD
preplace port port-id_pps_in -pg 1 -lvl 0 -x -10 -y 850 -defaultsOSRD
preplace port port-id_rx_clk_in_0_n -pg 1 -lvl 0 -x -10 -y 910 -defaultsOSRD
preplace port port-id_rx_clk_in_0_p -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace port port-id_rx_clk_in_1_n -pg 1 -lvl 0 -x -10 -y 1030 -defaultsOSRD
preplace port port-id_rx_clk_in_1_p -pg 1 -lvl 0 -x -10 -y 1000 -defaultsOSRD
preplace port port-id_rx_frame_in_0_n -pg 1 -lvl 0 -x -10 -y 970 -defaultsOSRD
preplace port port-id_rx_frame_in_0_p -pg 1 -lvl 0 -x -10 -y 940 -defaultsOSRD
preplace port port-id_rx_frame_in_1_n -pg 1 -lvl 0 -x -10 -y 1070 -defaultsOSRD
preplace port port-id_rx_frame_in_1_p -pg 1 -lvl 0 -x -10 -y 1100 -defaultsOSRD
preplace port port-id_tx_clk_out_0_n -pg 1 -lvl 5 -x 1940 -y 820 -defaultsOSRD
preplace port port-id_tx_clk_out_0_p -pg 1 -lvl 5 -x 1940 -y 760 -defaultsOSRD
preplace port port-id_tx_clk_out_1_n -pg 1 -lvl 5 -x 1940 -y 1030 -defaultsOSRD
preplace port port-id_tx_clk_out_1_p -pg 1 -lvl 5 -x 1940 -y 910 -defaultsOSRD
preplace port port-id_tx_frame_out_0_n -pg 1 -lvl 5 -x 1940 -y 880 -defaultsOSRD
preplace port port-id_tx_frame_out_0_p -pg 1 -lvl 5 -x 1940 -y 850 -defaultsOSRD
preplace port port-id_tx_frame_out_1_n -pg 1 -lvl 5 -x 1940 -y 1100 -defaultsOSRD
preplace port port-id_tx_frame_out_1_p -pg 1 -lvl 5 -x 1940 -y 1000 -defaultsOSRD
preplace port port-id_enable_0 -pg 1 -lvl 5 -x 1940 -y 460 -defaultsOSRD
preplace port port-id_enable_1 -pg 1 -lvl 5 -x 1940 -y 610 -defaultsOSRD
preplace port port-id_gpio_clksel_0 -pg 1 -lvl 0 -x -10 -y 610 -defaultsOSRD
preplace port port-id_gpio_clksel_1 -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace port port-id_gpio_en_agc_0 -pg 1 -lvl 5 -x 1940 -y 580 -defaultsOSRD
preplace port port-id_gpio_en_agc_1 -pg 1 -lvl 5 -x 1940 -y 730 -defaultsOSRD
preplace port port-id_gpio_resetb_0 -pg 1 -lvl 5 -x 1940 -y 520 -defaultsOSRD
preplace port port-id_gpio_resetb_1 -pg 1 -lvl 5 -x 1940 -y 670 -defaultsOSRD
preplace port port-id_gpio_sync_0 -pg 1 -lvl 5 -x 1940 -y 550 -defaultsOSRD
preplace port port-id_gpio_sync_1 -pg 1 -lvl 5 -x 1940 -y 700 -defaultsOSRD
preplace port port-id_txnrx_0 -pg 1 -lvl 5 -x 1940 -y 490 -defaultsOSRD
preplace port port-id_txnrx_1 -pg 1 -lvl 5 -x 1940 -y 640 -defaultsOSRD
preplace port port-id_SPI_0_CLK -pg 1 -lvl 5 -x 1940 -y 280 -defaultsOSRD
preplace port port-id_SPI_0_CSN -pg 1 -lvl 5 -x 1940 -y 250 -defaultsOSRD
preplace port port-id_SPI_0_MISO -pg 1 -lvl 0 -x -10 -y 380 -defaultsOSRD
preplace port port-id_SPI_0_MOSI -pg 1 -lvl 5 -x 1940 -y 310 -defaultsOSRD
preplace port port-id_SPI_1_CLK -pg 1 -lvl 5 -x 1940 -y 370 -defaultsOSRD
preplace port port-id_SPI_1_CSN -pg 1 -lvl 5 -x 1940 -y 340 -defaultsOSRD
preplace port port-id_SPI_1_MISO -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace port port-id_SPI_1_MOSI -pg 1 -lvl 5 -x 1940 -y 400 -defaultsOSRD
preplace port port-id_pps_out -pg 1 -lvl 5 -x 1940 -y 1070 -defaultsOSRD
preplace port port-id_pps_lpbk_in -pg 1 -lvl 0 -x -10 -y 700 -defaultsOSRD
preplace port port-id_pps_lpbk_out -pg 1 -lvl 5 -x 1940 -y 790 -defaultsOSRD
preplace portBus rx_data_in_0_n -pg 1 -lvl 0 -x -10 -y 1130 -defaultsOSRD
preplace portBus rx_data_in_0_p -pg 1 -lvl 0 -x -10 -y 1160 -defaultsOSRD
preplace portBus rx_data_in_1_n -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace portBus rx_data_in_1_p -pg 1 -lvl 0 -x -10 -y 1220 -defaultsOSRD
preplace portBus tx_data_out_0_n -pg 1 -lvl 5 -x 1940 -y 940 -defaultsOSRD
preplace portBus tx_data_out_0_p -pg 1 -lvl 5 -x 1940 -y 970 -defaultsOSRD
preplace portBus tx_data_out_1_n -pg 1 -lvl 5 -x 1940 -y 1160 -defaultsOSRD
preplace portBus tx_data_out_1_p -pg 1 -lvl 5 -x 1940 -y 1130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 330 -y 190 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 330 -y 510 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 830 -y 470 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 1290 -y 280 -defaultsOSRD
preplace inst ad9361_misc_io_0 -pg 1 -lvl 4 -x 1730 -y 600 -defaultsOSRD
preplace inst zynq_spi_mux_0 -pg 1 -lvl 4 -x 1730 -y 310 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1730 -y 1000 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 830 -y 1060 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 3 -x 1290 -y 1280 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 2 -x 830 -y 680 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 3 -x 1290 -y 690 -defaultsOSRD
preplace inst xabs_top_0 -pg 1 -lvl 3 -x 1290 -y 980 -defaultsOSRD
preplace netloc SPI_0_MISO_0_1 1 0 4 20J 390 540J 330 1100J 340 NJ
preplace netloc SPI_1_MISO_0_1 1 0 4 NJ 410 550J 340 1070J 360 NJ
preplace netloc ad9361_misc_io_0_enable_0 1 4 1 1880J 460n
preplace netloc ad9361_misc_io_0_enable_1 1 4 1 NJ 610
preplace netloc ad9361_misc_io_0_gpio_en_agc_0 1 4 1 1920J 580n
preplace netloc ad9361_misc_io_0_gpio_en_agc_1 1 4 1 1870J 690n
preplace netloc ad9361_misc_io_0_gpio_resetb_0 1 4 1 1910J 520n
preplace netloc ad9361_misc_io_0_gpio_resetb_1 1 4 1 1920J 650n
preplace netloc ad9361_misc_io_0_gpio_sync_0 1 4 1 1920J 550n
preplace netloc ad9361_misc_io_0_gpio_sync_1 1 4 1 1880J 670n
preplace netloc ad9361_misc_io_0_txnrx_0 1 4 1 1900J 490n
preplace netloc ad9361_misc_io_0_txnrx_1 1 4 1 1920J 630n
preplace netloc gpio_clksel_0_0_1 1 0 4 NJ 610 670J 590 NJ 590 1570J
preplace netloc gpio_clksel_1_0_1 1 0 4 NJ 640 680J 610 NJ 610 1500J
preplace netloc pps_in_0_1 1 0 3 NJ 850 NJ 850 1000J
preplace netloc pps_lpbk_in_1 1 0 5 20 400 560J 350 NJ 350 1520J 430 1890J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 550 450n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 680 600 1000
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 130 -10 660 620 1050
preplace netloc processing_system7_0_FCLK_CLK1 1 1 3 NJ 310 1090 580 1520J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 130 620 530
preplace netloc processing_system7_0_GPIO_O 1 1 3 NJ 70 1100 210 1530J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 1 3 NJ 190 NJ 190 1550
preplace netloc processing_system7_0_SPI0_SCLK_O 1 1 3 NJ 170 NJ 170 1570
preplace netloc processing_system7_0_SPI0_SS_O 1 1 3 530J 220 NJ 220 1540
preplace netloc rx_clk_in_0_n_0_1 1 0 3 NJ 910 NJ 910 1020J
preplace netloc rx_clk_in_0_p_0_1 1 0 3 NJ 880 NJ 880 1000J
preplace netloc rx_clk_in_1_n_0_1 1 0 3 30J 1170 NJ 1170 1070J
preplace netloc rx_clk_in_1_p_0_1 1 0 3 NJ 1000 570J 1140 1030J
preplace netloc rx_data_in_0_n_0_1 1 0 3 NJ 1130 530J 1150 1020J
preplace netloc rx_data_in_0_p_0_1 1 0 3 20J 1190 NJ 1190 1050J
preplace netloc rx_data_in_1_n_0_1 1 0 3 10J 1200 NJ 1200 1100J
preplace netloc rx_data_in_1_p_0_1 1 0 3 NJ 1220 NJ 1220 1090J
preplace netloc rx_frame_in_0_n_0_1 1 0 3 NJ 970 NJ 970 1000J
preplace netloc rx_frame_in_0_p_0_1 1 0 3 NJ 940 NJ 940 1000J
preplace netloc rx_frame_in_1_n_0_1 1 0 3 NJ 1070 560J 1180 1080J
preplace netloc rx_frame_in_1_p_0_1 1 0 3 NJ 1100 540J 1160 990J
preplace netloc vio_0_probe_out0 1 2 1 1000 1040n
preplace netloc vio_0_probe_out1 1 2 1 1010 880n
preplace netloc vio_0_probe_out2 1 2 1 980 900n
preplace netloc xabs_top_0_dbg_dac_data 1 1 3 680 1210 1040 600 1490
preplace netloc xabs_top_0_dbg_dac_valid_ctr 1 3 1 1570 1010n
preplace netloc xabs_top_0_dbg_rf_clk 1 1 3 670 1230 1060 620 1480
preplace netloc xabs_top_0_pps_out 1 3 2 NJ 1070 NJ
preplace netloc xabs_top_0_tx_clk_out_0_n 1 3 2 1510J 820 NJ
preplace netloc xabs_top_0_tx_clk_out_0_p 1 3 2 1500J 760 NJ
preplace netloc xabs_top_0_tx_clk_out_1_n 1 3 2 1570J 920 1870J
preplace netloc xabs_top_0_tx_clk_out_1_p 1 3 2 1560J 910 NJ
preplace netloc xabs_top_0_tx_data_out_0_n 1 3 2 NJ 930 1880J
preplace netloc xabs_top_0_tx_data_out_0_p 1 3 2 1540J 880 1910J
preplace netloc xabs_top_0_tx_data_out_1_n 1 3 2 1500J 1160 NJ
preplace netloc xabs_top_0_tx_data_out_1_p 1 3 2 1510J 1130 NJ
preplace netloc xabs_top_0_tx_frame_out_0_n 1 3 2 NJ 890 1920J
preplace netloc xabs_top_0_tx_frame_out_0_p 1 3 2 1570J 850 NJ
preplace netloc xabs_top_0_tx_frame_out_1_n 1 3 2 1540J 1100 NJ
preplace netloc xabs_top_0_tx_frame_out_1_p 1 3 2 1500J 900 1890J
preplace netloc xlslice_0_Dout 1 3 1 1520J 260n
preplace netloc zynq_spi_mux_0_SPI_MISO 1 1 4 NJ 210 1090J 200 1560J 190 1890
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_0_CLK 1 4 1 1890J 280n
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_0_CSN 1 4 1 1900J 250n
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_0_MOSI 1 4 1 NJ 310
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_1_CLK 1 4 1 1900J 350n
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_1_CSN 1 4 1 1900J 330n
preplace netloc zynq_spi_mux_0_upgraded_ipi_SPI_1_MOSI 1 4 1 1890J 370n
preplace netloc S00_AXI_1 1 1 1 680 270n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1070 470n
preplace netloc debug_bridge_0_m0_bscan 1 2 1 NJ 680
preplace netloc processing_system7_0_DDR 1 1 4 NJ 90 NJ 90 NJ 90 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 110 NJ 110 NJ 110 1890J
preplace netloc processing_system7_0_UART_1 1 1 4 NJ 130 NJ 130 NJ 130 1890J
levelinfo -pg 1 -10 330 830 1290 1730 1940
pagesize -pg 1 -db -bbox -sgen -200 -30 2210 1430
"
}
0
