Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  9 17:28:54 2020
| Host         : LAPTOP-B0IK5DG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.482        0.000                      0                   57        0.252        0.000                      0                   57        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.482        0.000                      0                   57        0.252        0.000                      0                   57        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.720 r  slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.500    14.904    slowclock/clk
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)        0.062    15.203    slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.312%)  route 1.451ns (73.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.205    reset_cond/CLK
    SLICE_X60Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.723 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=35, routed)          1.451     7.174    slowclock/Q[0]
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.908    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[4]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.719    slowclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.312%)  route 1.451ns (73.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.205    reset_cond/CLK
    SLICE_X60Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.723 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=35, routed)          1.451     7.174    slowclock/Q[0]
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.908    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[5]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.719    slowclock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.312%)  route 1.451ns (73.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.205    reset_cond/CLK
    SLICE_X60Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.723 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=35, routed)          1.451     7.174    slowclock/Q[0]
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.908    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.719    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.312%)  route 1.451ns (73.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.205    reset_cond/CLK
    SLICE_X60Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.723 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=35, routed)          1.451     7.174    slowclock/Q[0]
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.908    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.719    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.625 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.625    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.500    14.904    slowclock/clk
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)        0.062    15.203    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.609 r  slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.609    slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.500    14.904    slowclock/clk
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)        0.062    15.203    slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.606 r  slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.606    slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.501    14.905    slowclock/clk
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.062    15.204    slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.585    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.501    14.905    slowclock/clk
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.062    15.204    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.622     5.206    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.142    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.511 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.511    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.501    14.905    slowclock/clk
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.062    15.204    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.046    slowclock/clk
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.046    slowclock/clk
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     2.045    slowclock/clk
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.531    slowclock/clk
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.780    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     2.044    slowclock/clk
    SLICE_X61Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.534    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     2.049    slowclock/clk
    SLICE_X61Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.533    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     2.047    slowclock/clk
    SLICE_X61Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.046    slowclock/clk
    SLICE_X61Y64         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[8]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.046    slowclock/clk
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.532    slowclock/clk
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     2.045    slowclock/clk
    SLICE_X61Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.530    slowclock/clk
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[24]/Q
                         net (fo=1, routed)           0.105     1.776    slowclock/M_ctr_q_reg_n_0_[24]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     2.043    slowclock/clk
    SLICE_X61Y67         FDRE                                         r  slowclock/M_ctr_q_reg[24]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   slowclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y64   slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y64   slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   slowclock/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   slowclock/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   slowclock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   slowclock/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   slowclock/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   slowclock/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   slowclock/M_ctr_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   slowclock/M_ctr_q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slowclock/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slowclock/M_ctr_q_reg[25]/C



