# vsim -c -do "run -all" work.adder_tb 
# Start time: 13:54:48 on Oct 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.adder_tb(fast)
# run -all
# 0 + 0 = 0 with carry 0 at time                10000
# 0 + 1 = 1 with carry 0 at time                20000
# 1 + 0 = 1 with carry 0 at time                30000
# 1 + 1 = 0 with carry 1 at time                40000
# ** Note: $stop    : adder_tb.v(23)
#    Time: 50 ns  Iteration: 0  Instance: /adder_tb
# Break at adder_tb.v line 23
# Stopped at adder_tb.v line 23
