{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 15:24:30 2023 " "Info: Processing started: Tue Jun 06 15:24:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigitalLogic -c DigitalLogic " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalLogic -c DigitalLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_1000 " "Info: Assuming node \"CLK_1000\" is an undefined clock" {  } { { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { 48 672 840 64 "CLK_1000" "" } } } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1000" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "C_60_H:inst\|clk_out " "Info: Detected ripple clock \"C_60_H:inst\|clk_out\" as buffer" {  } { { "C_60_H.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60_H.vhd" 23 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "C_60_H:inst\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "C_60:inst5\|clk_out " "Info: Detected ripple clock \"C_60:inst5\|clk_out\" as buffer" {  } { { "C_60.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60.vhd" 20 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "C_60:inst5\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_1000 register CHIMEBELL:inst19\|div1\[0\] register CHIMEBELL:inst19\|div1\[0\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"CLK_1000\" has Internal fmax of 76.92 MHz between source register \"CHIMEBELL:inst19\|div1\[0\]\" and destination register \"CHIMEBELL:inst19\|div1\[0\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIMEBELL:inst19\|div1\[0\] 1 REG LC94 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC94; Fanout = 6; REG Node = 'CHIMEBELL:inst19\|div1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns CHIMEBELL:inst19\|div1\[0\] 2 REG LC94 6 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC94; Fanout = 6; REG Node = 'CHIMEBELL:inst19\|div1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CHIMEBELL:inst19|div1[0] CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CHIMEBELL:inst19|div1[0] CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { CHIMEBELL:inst19|div1[0] {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1000 destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_1000\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_1000 1 CLK PIN_56 13 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 13; CLK Node = 'CLK_1000'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1000 } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { 48 672 840 64 "CLK_1000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns CHIMEBELL:inst19\|div1\[0\] 2 REG LC94 6 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC94; Fanout = 6; REG Node = 'CHIMEBELL:inst19\|div1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1000 source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_1000\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_1000 1 CLK PIN_56 13 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 13; CLK Node = 'CLK_1000'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1000 } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { 48 672 840 64 "CLK_1000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns CHIMEBELL:inst19\|div1\[0\] 2 REG LC94 6 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC94; Fanout = 6; REG Node = 'CHIMEBELL:inst19\|div1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CHIMEBELL:inst19|div1[0] CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { CHIMEBELL:inst19|div1[0] {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK_1000 CHIMEBELL:inst19|div1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK_1000 {} CLK_1000~out {} CHIMEBELL:inst19|div1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\] register JUDGE_ALARM:inst12\|stopped\[0\] 12.82 MHz 78.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 12.82 MHz between source register \"MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\]\" and destination register \"JUDGE_ALARM:inst12\|stopped\[0\]\" (period= 78.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.000 ns + Longest register register " "Info: + Longest register to register delay is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\] 1 REG LC29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC29; Fanout = 2; REG Node = 'MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\]~46 2 COMB LC38 16 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC38; Fanout = 16; COMB Node = 'MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\]~46'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 19.000 ns JUDGE_ALARM:inst12\|process_0~51sexp2 3 COMB SEXP13 2 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 19.000 ns; Loc. = SEXP13; Fanout = 2; COMB Node = 'JUDGE_ALARM:inst12\|process_0~51sexp2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 JUDGE_ALARM:inst12|process_0~51sexp2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 25.000 ns JUDGE_ALARM:inst12\|stopped\[0\] 4 REG LC11 3 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 25.000 ns; Loc. = LC11; Fanout = 3; REG Node = 'JUDGE_ALARM:inst12\|stopped\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { JUDGE_ALARM:inst12|process_0~51sexp2 JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "JUDGE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/JUDGE_ALARM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 84.00 % ) " "Info: Total cell delay = 21.000 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 JUDGE_ALARM:inst12|process_0~51sexp2 JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] {} MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 {} JUDGE_ALARM:inst12|process_0~51sexp2 {} JUDGE_ALARM:inst12|stopped[0] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 29 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 29; CLK Node = 'CLK'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns JUDGE_ALARM:inst12\|stopped\[0\] 2 REG LC11 3 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC11; Fanout = 3; REG Node = 'JUDGE_ALARM:inst12\|stopped\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "JUDGE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/JUDGE_ALARM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} JUDGE_ALARM:inst12|stopped[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 19.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 29 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 29; CLK Node = 'CLK'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns C_60_H:inst\|clk_out 2 REG LC99 9 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC99; Fanout = 9; REG Node = 'C_60_H:inst\|clk_out'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK C_60_H:inst|clk_out } "NODE_NAME" } } { "C_60_H.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60_H.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\] 3 REG LC29 2 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 2; REG Node = 'MOD_24:inst6\|lpm_counter:out0_rtl_0\|dffs\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { C_60_H:inst|clk_out MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { CLK C_60_H:inst|clk_out MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { CLK {} CLK~out {} C_60_H:inst|clk_out {} MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} JUDGE_ALARM:inst12|stopped[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { CLK C_60_H:inst|clk_out MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { CLK {} CLK~out {} C_60_H:inst|clk_out {} MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "JUDGE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/JUDGE_ALARM.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_counter.tdf" "" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } } { "JUDGE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/JUDGE_ALARM.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 JUDGE_ALARM:inst12|process_0~51sexp2 JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] {} MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 {} JUDGE_ALARM:inst12|process_0~51sexp2 {} JUDGE_ALARM:inst12|stopped[0] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 8.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK JUDGE_ALARM:inst12|stopped[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} JUDGE_ALARM:inst12|stopped[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { CLK C_60_H:inst|clk_out MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { CLK {} CLK~out {} C_60_H:inst|clk_out {} MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STORE_ALARM:inst9\|out0\[0\] SETALARM_EN CLK 4.000 ns register " "Info: tsu for register \"STORE_ALARM:inst9\|out0\[0\]\" (data pin = \"SETALARM_EN\", clock pin = \"CLK\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SETALARM_EN 1 PIN PIN_54 61 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 61; PIN Node = 'SETALARM_EN'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SETALARM_EN } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -128 -568 -400 -112 "SETALARM_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns STORE_ALARM:inst9\|out0\[0\] 2 REG LC111 5 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC111; Fanout = 5; REG Node = 'STORE_ALARM:inst9\|out0\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SETALARM_EN {} SETALARM_EN~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 29 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 29; CLK Node = 'CLK'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns STORE_ALARM:inst9\|out0\[0\] 2 REG LC111 5 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC111; Fanout = 5; REG Node = 'STORE_ALARM:inst9\|out0\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SETALARM_EN {} SETALARM_EN~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BELL_RING MOD_60:inst3\|out1\[0\] 42.000 ns register " "Info: tco from clock \"CLK\" to destination pin \"BELL_RING\" through register \"MOD_60:inst3\|out1\[0\]\" is 42.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 19.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 29 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 29; CLK Node = 'CLK'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns C_60:inst5\|clk_out 2 REG LC62 8 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC62; Fanout = 8; REG Node = 'C_60:inst5\|clk_out'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK C_60:inst5|clk_out } "NODE_NAME" } } { "C_60.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns MOD_60:inst3\|out1\[0\] 3 REG LC37 24 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC37; Fanout = 24; REG Node = 'MOD_60:inst3\|out1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { C_60:inst5|clk_out MOD_60:inst3|out1[0] } "NODE_NAME" } } { "MOD_60.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/MOD_60.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { CLK C_60:inst5|clk_out MOD_60:inst3|out1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { CLK {} CLK~out {} C_60:inst5|clk_out {} MOD_60:inst3|out1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "MOD_60.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/MOD_60.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.000 ns + Longest register pin " "Info: + Longest register to pin delay is 22.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MOD_60:inst3\|out1\[0\] 1 REG LC37 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC37; Fanout = 24; REG Node = 'MOD_60:inst3\|out1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD_60:inst3|out1[0] } "NODE_NAME" } } { "MOD_60.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/MOD_60.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns CHIMEBELL:inst19\|BELL_RING~22 2 COMB LC54 3 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC54; Fanout = 3; COMB Node = 'CHIMEBELL:inst19\|BELL_RING~22'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { MOD_60:inst3|out1[0] CHIMEBELL:inst19|BELL_RING~22 } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns CHIMEBELL:inst19\|BELL_RING~31 3 COMB LC80 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC80; Fanout = 1; COMB Node = 'CHIMEBELL:inst19\|BELL_RING~31'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CHIMEBELL:inst19|BELL_RING~22 CHIMEBELL:inst19|BELL_RING~31 } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 22.000 ns BELL_RING 4 PIN PIN_52 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 22.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'BELL_RING'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CHIMEBELL:inst19|BELL_RING~31 BELL_RING } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { 48 1032 1208 64 "BELL_RING" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.000 ns ( 81.82 % ) " "Info: Total cell delay = 18.000 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 18.18 % ) " "Info: Total interconnect delay = 4.000 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { MOD_60:inst3|out1[0] CHIMEBELL:inst19|BELL_RING~22 CHIMEBELL:inst19|BELL_RING~31 BELL_RING } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { MOD_60:inst3|out1[0] {} CHIMEBELL:inst19|BELL_RING~22 {} CHIMEBELL:inst19|BELL_RING~31 {} BELL_RING {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { CLK C_60:inst5|clk_out MOD_60:inst3|out1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { CLK {} CLK~out {} C_60:inst5|clk_out {} MOD_60:inst3|out1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { MOD_60:inst3|out1[0] CHIMEBELL:inst19|BELL_RING~22 CHIMEBELL:inst19|BELL_RING~31 BELL_RING } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { MOD_60:inst3|out1[0] {} CHIMEBELL:inst19|BELL_RING~22 {} CHIMEBELL:inst19|BELL_RING~31 {} BELL_RING {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SETALARM_EN BELL_RING 24.000 ns Longest " "Info: Longest tpd from source pin \"SETALARM_EN\" to destination pin \"BELL_RING\" is 24.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SETALARM_EN 1 PIN PIN_54 61 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 61; PIN Node = 'SETALARM_EN'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SETALARM_EN } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -128 -568 -400 -112 "SETALARM_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns CHIMEBELL:inst19\|BELL_RING~25 2 COMB LC68 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC68; Fanout = 1; COMB Node = 'CHIMEBELL:inst19\|BELL_RING~25'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { SETALARM_EN CHIMEBELL:inst19|BELL_RING~25 } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns CHIMEBELL:inst19\|BELL_RING~31 3 COMB LC80 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC80; Fanout = 1; COMB Node = 'CHIMEBELL:inst19\|BELL_RING~31'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CHIMEBELL:inst19|BELL_RING~25 CHIMEBELL:inst19|BELL_RING~31 } "NODE_NAME" } } { "CHIMEBELL.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 24.000 ns BELL_RING 4 PIN PIN_52 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 24.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'BELL_RING'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CHIMEBELL:inst19|BELL_RING~31 BELL_RING } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { 48 1032 1208 64 "BELL_RING" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.000 ns ( 83.33 % ) " "Info: Total cell delay = 20.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.000 ns" { SETALARM_EN CHIMEBELL:inst19|BELL_RING~25 CHIMEBELL:inst19|BELL_RING~31 BELL_RING } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "24.000 ns" { SETALARM_EN {} SETALARM_EN~out {} CHIMEBELL:inst19|BELL_RING~25 {} CHIMEBELL:inst19|BELL_RING~31 {} BELL_RING {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STORE_ALARM:inst9\|out0\[0\] SETALARM_EN CLK 4.000 ns register " "Info: th for register \"STORE_ALARM:inst9\|out0\[0\]\" (data pin = \"SETALARM_EN\", clock pin = \"CLK\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 29 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 29; CLK Node = 'CLK'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -96 -568 -400 -80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns STORE_ALARM:inst9\|out0\[0\] 2 REG LC111 5 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC111; Fanout = 5; REG Node = 'STORE_ALARM:inst9\|out0\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SETALARM_EN 1 PIN PIN_54 61 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 61; PIN Node = 'SETALARM_EN'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SETALARM_EN } "NODE_NAME" } } { "DigitalLogic.bdf" "" { Schematic "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf" { { -128 -568 -400 -112 "SETALARM_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns STORE_ALARM:inst9\|out0\[0\] 2 REG LC111 5 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC111; Fanout = 5; REG Node = 'STORE_ALARM:inst9\|out0\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "STORE_ALARM.vhd" "" { Text "C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SETALARM_EN {} SETALARM_EN~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SETALARM_EN STORE_ALARM:inst9|out0[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SETALARM_EN {} SETALARM_EN~out {} STORE_ALARM:inst9|out0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 15:24:31 2023 " "Info: Processing ended: Tue Jun 06 15:24:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
