Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 31 01:29:38 2017
| Host         : DESKTOP-I9PFHR4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file module_ads7056_wrapper_methodology_drc_routed.rpt -rpx module_ads7056_wrapper_methodology_drc_routed.rpx
| Design       : module_ads7056_wrapper
| Device       : xc7a35tcsg324-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                              | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                  | 12         |
| TIMING-38 | Warning  | Bus skew constraint applied on multiple clocks | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects    | 3          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SDO relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_rtl relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 VIRTUAL_clk_out3_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0_1 relative to clock(s) VIRTUAL_clk_out3_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io0_io relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io1_io relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io2_io relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io3_io relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_ss_io[0] relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on NCS relative to clock(s) VIRTUAL_clk_out2_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on POF_N[0] relative to clock(s) VIRTUAL_clk_out3_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on POF_P[0] relative to clock(s) VIRTUAL_clk_out3_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) VIRTUAL_clk_out1_module_ads7056_clk_wiz_0_0 
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 29 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '19' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '18' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc (Line: 52)
Related violations: <none>


