# LegLite
This contains the systemverilog logic for both Single and Piped versions of a familiar architecture. 

Contains errors in Pipelined process but the main idea of needing constant registers to store the values from each block. 
