{"id":"281896486_An_Energy-Efficient_Coarse-Grained_Reconfigurable_Processing_Unit_for_Multiple-Standard_Video_Decoding","abstract":"A coarse-grained reconfigurable processing unit (RPU) consisting of multi-functional processing elements (PEs) interconnected by an area-efficient line-switched mesh connect (LSMC) routing is implemented on a die in TSMC 65 nm LP1P8M CMOS technology. A hierarchical configuration context (HCC) organization scheme is proposed to reduce the implementation overhead and the energy dissipation spent on fast reconfiguration. The proposed RPU is integrated into two system-on-a-chips (SoCs), targeting multiple-standard video decoding. The high-performance chip, comprising two RPU processors (named REMUS_HPP), can decode H.264 video streams at 30 frames per second (fps) under 200 MHz. REMUS_HPP achieves a 25% performance gain over the XPP-III reconfigurable processor with only 280 mW power consumption, resulting in a improvement on energy efficiency. The other chip (named REMUS_LPP), targeting low power applications, integrates only one RPU processor. REMUS_LPP can decode H.264 video streams at 35fps with 24.5 mW under 75 MHz, achieving a 76% reduction in power dissipation and a improvement on energy efficiency compared with the ADRES reconfigurable processor.","authors":["Leibo Liu","Dong Wang","Min Zhu","Yansheng Wang"],"meta":["October 2015IEEE Transactions on Multimedia 17(10):1706-1720","DOI:10.1109/TMM.2015.2463735"],"references":["267992767_A_Survey_of_Multi-Core_Coarse-Grained_Reconfigurable_Arrays_for_Embedded_Applications","254005660_EPIMap_using_epimorphism_to_map_applications_on_CGRAs","241629527_Comparing_the_power_and_performance_of_Intel's_SCC_to_state-of-the-art_CPUs_and_GPUs","236972998_The_Landscape_of_Parallel_Computing_Research_A_View_from_Berkeley","226964235_Implementation_of_a_Coarse-Grained_Reconfigurable_Media_Processor_for_AVC_Decoder","224611527_A_novel_traffic_engineering_method_using_on-chip_diorama_network_on_dynamically_reconfigurable_processor_DAPDNA-2","224159088_A_Heterogeneous_Digital_Signal_Processor_for_Dynamically_Reconfigurable_Computing","221084751_A_comprehensive_performance_comparison_of_CUDA_and_OpenCL","220770895_Understanding_sources_of_inefficiency_in_general-purpose_chips","220424407_A_View_of_the_Parallel_Computing_Landscape","27530254_Designing_Multithreaded_Algorithms_for_Breadth-First_Search_and_st-connectivity_on_the_Cray_MTA-2","4314294_Reconfigurable_Computing_for_High_Performance_Computing_Computational_Science","3432363_A_framework_for_reconfigurable_computing_Task_scheduling_and_context_management_-_A_summary","3424051_Real-time_traffic_transmission_over_the_Internet","3044209_MorphoSys_An_integrated_reconfigurable_system_for_data-parallel_and_computation-intensive_applications","312915568_A_comprehensive_performance_comparison_of_cuda_and_opencl","262370048_Polyhedral_model_based_mapping_optimization_of_loop_nests_for_CGRAs","261500099_725GFLOPS_240Mpixels_1080p_60fps_multi-format_video_codec_application_processor_enabled_with_GPGPU_for_fused_multimedia_application","261235730_Performance_Comparisons_of_Frame_Dropping_Algorithms_for_DVS_in_Battery-Aware_Low-Power_Video_Decoding","261126334_An_energy-efficient_coarse-grained_dynamically_reconfigurable_fabric_for_multiple-standard_video_decoding_applications","261107970_Compiling_Control-Intensive_Loops_for_CGRAs_with_State-Based_Full_Predication","261082452_A_low_power_many-core_SoC_with_two_32-core_clusters_connected_by_tree_based_NoC_for_multimedia_applications","260585906_Complexity_Analysis_of_an_HEVC_Decoder_based_on_a_Digital_Signal_Processor","260585572_Parallel_AES_Encryption_Engines_for_Many-Core_Processor_Arrays","242572500_An_overview_of_the_suif2_compiler_infrastructure","228685040_An_introduction_to_machine_SUIF_and_its_portable_libraries_for_analysis_and_optimization","224612090_A_Power_Performance_Scalable_Eight-Cores_Media_Processor_for_Mobile_Multimedia_Applications","224175400_Implementation_of_Non-Pipelined_and_Pipelined_Data_Encryption_Standard_DES_Using_Xilinx_Virtex-6_FPGA_Technology","220760296_Reducing_the_Configuration_Loading_Time_of_a_Coarse_Grain_Multicontext_Reconfigurable_Device","220759543_H_264_Decoder_at_HD_Resolution_on_a_Coarse_Grain_Dynamically_Reconfigurable_Architecture","220425109_Understanding_Sources_of_Inefficiency_in_General-Purpose_Chips","220379891_A_Performance_Study_of_General-Purpose_Applications_on_Graphics_Processors_Using_CUDA","220238748_Parallelization_of_Computing-Intensive_Tasks_of_the_H264_High_Profile_Decoding_Algorithm_on_a_Reconfigurable_Multimedia_System","220238081_Compiler_Framework_for_Reconfigurable_Computing_Architecture","4168760_Implementation_of_dynamicaly_reconfigurable_processor_DAPDNA-2","3183361_A_DSP_based_H264_decoder_for_a_multi-format_IP_set-top_box","2986409_Advances_in_Hardware_Architectures_for_Image_and_Video_Coding_-_A_Survey","2484700_Reconfigurable_Computing_A_Survey_of_Systems_and_Software"]}