// Seed: 372792860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1._id_0 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_9 = 1 < 1;
  wire [1 : -1] id_10;
  wire id_11;
  always @* begin : LABEL_0
    {-1, id_10, -1 & id_5} = id_1 - -1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd80
) (
    input  uwire _id_0,
    output tri   id_1
);
  wor [id_0 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(id_3 or negedge (-1)) $unsigned(73);
  ;
  wire [1  -  1 : 1] id_4;
  assign id_3 = -1;
  wire id_5;
endmodule
