Found 64427 corners
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 307200

C:\Users\ariqf\Kuliah\KP\Workspace\fast_ip\fast_ip\hls\sim\verilog>set PATH= 

C:\Users\ariqf\Kuliah\KP\Workspace\fast_ip\fast_ip\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_fast_ip_top glbl -Oenable_linking_all_libraries  -prj fast_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s fast_ip  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fast_ip_top glbl -Oenable_linking_all_libraries -prj fast_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fast_ip 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_s_dst_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_axi_s_src_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fast_ip_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fast_ip_Pipeline_col_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fast_ip_Pipeline_col_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip_sparsemux_33_4_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_ip_sparsemux_33_4_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fast_ip_fast_ip_Pipeline_col_loo...
Compiling module xil_defaultlib.fast_ip_fast_ip_Pipeline_col_loo...
Compiling module xil_defaultlib.fast_ip_sparsemux_33_4_8_1_1(din...
Compiling module xil_defaultlib.fast_ip_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.fast_ip_fast_ip_Pipeline_col_loo...
Compiling module xil_defaultlib.fast_ip_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fast_ip_regslice_both(DataWidth=...
Compiling module xil_defaultlib.fast_ip_regslice_both(DataWidth=...
Compiling module xil_defaultlib.fast_ip_regslice_both(DataWidth=...
Compiling module xil_defaultlib.fast_ip
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src_axi
Compiling module xil_defaultlib.AESL_axi_s_dst_axi
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fast_ip_top
Compiling module work.glbl
Built simulation snapshot fast_ip

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  9 15:20:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fast_ip/xsim_script.tcl
# xsim {fast_ip} -autoloadwcfg -tclbatch {fast_ip.tcl}
Time resolution is 1 ps
source fast_ip.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3106115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3106175 ns : File "C:/Users/ariqf/Kuliah/KP/Workspace/fast_ip/fast_ip/hls/sim/verilog/fast_ip.autotb.v" Line 417
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 197.520 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb  9 15:20:54 2025...
Found 64427 corners
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 307200
