#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fab78d1fc00 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x5fab78d40a70 .param/l "A" 1 2 5, +C4<00000000000000000000000000000101>;
P_0x5fab78d40ab0 .param/l "ADDR_WIDTH" 1 2 7, +C4<00000000000000000000000000000011>;
P_0x5fab78d40af0 .param/l "B" 1 2 6, +C4<00000000000000000000000000000101>;
P_0x5fab78d40b30 .param/l "BL_V_GND" 1 2 33, C4<0>;
P_0x5fab78d40b70 .param/l "BL_V_MID" 1 2 34, C4<1>;
P_0x5fab78d40bb0 .param/l "MODE_IDLE" 1 2 31, C4<10>;
P_0x5fab78d40bf0 .param/l "MODE_READING" 1 2 29, C4<00>;
P_0x5fab78d40c30 .param/l "MODE_WRITING" 1 2 30, C4<01>;
P_0x5fab78d40c70 .param/l "PL_V_GND" 1 2 35, C4<00>;
P_0x5fab78d40cb0 .param/l "PL_V_HIGH" 1 2 38, C4<11>;
P_0x5fab78d40cf0 .param/l "PL_V_MID" 1 2 36, C4<01>;
P_0x5fab78d40d30 .param/l "PL_V_READ" 1 2 37, C4<10>;
P_0x5fab78d40d70 .param/l "PRG_READING" 1 2 50, C4<0>;
P_0x5fab78d40db0 .param/l "PRG_WRITING" 1 2 51, C4<1>;
P_0x5fab78d40df0 .param/l "READ_ACTIVE" 1 2 45, C4<1>;
P_0x5fab78d40e30 .param/l "READ_NOT_ACTIVE" 1 2 44, C4<0>;
P_0x5fab78d40e70 .param/l "WLN_V_GND" 1 2 40, C4<1>;
P_0x5fab78d40eb0 .param/l "WLN_V_MID" 1 2 39, C4<0>;
P_0x5fab78d40ef0 .param/l "WLP_V_HIGH" 1 2 41, C4<0>;
P_0x5fab78d40f30 .param/l "WLP_V_MID" 1 2 42, C4<1>;
P_0x5fab78d40f70 .param/l "WRITING_NOT_SUCCESSFUL" 1 2 47, C4<0>;
P_0x5fab78d40fb0 .param/l "WRITING_SUCCESSFUL" 1 2 48, C4<1>;
v0x5fab78d61c50_0 .net "BL", 4 0, L_0x5fab78cea200;  1 drivers
v0x5fab78d61d30_0 .net "PL", 9 0, L_0x5fab78d62800;  1 drivers
v0x5fab78d61dd0_0 .net "PRG", 0 0, L_0x5fab78d62c30;  1 drivers
v0x5fab78d61e70_0 .net "WLN", 4 0, L_0x5fab78d628c0;  1 drivers
v0x5fab78d61f10_0 .net "WLP", 4 0, L_0x5fab78d62980;  1 drivers
v0x5fab78d61fb0_0 .var "clk", 0 0;
v0x5fab78d62050_0 .var "column", 2 0;
v0x5fab78d620f0_0 .var "data_in", 4 0;
v0x5fab78d621c0_0 .net "data_out", 4 0, L_0x5fab78d62b30;  1 drivers
v0x5fab78d62290_0 .var/i "i", 31 0;
v0x5fab78d62330_0 .var/i "j", 31 0;
v0x5fab78d623d0_0 .var "mode", 1 0;
o0x777cb7b72498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fab78d624c0_0 .net "output_read_circuit", 0 0, o0x777cb7b72498;  0 drivers
v0x5fab78d62590_0 .net "read_active", 0 0, L_0x5fab78d62a70;  1 drivers
v0x5fab78d62660_0 .var "reset", 0 0;
v0x5fab78d62730_0 .var "writing_successful", 0 0;
E_0x5fab78cfc430 .event negedge, v0x5fab78d60700_0;
S_0x5fab78d1fd90 .scope module, "dut" "FSM" 2 59, 3 3 0, S_0x5fab78d1fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 3 "column";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /INPUT 1 "writing_successful";
    .port_info 6 /INPUT 1 "output_read_circuit";
    .port_info 7 /OUTPUT 10 "PL";
    .port_info 8 /OUTPUT 5 "BL";
    .port_info 9 /OUTPUT 5 "WLN";
    .port_info 10 /OUTPUT 5 "WLP";
    .port_info 11 /OUTPUT 1 "PRG";
    .port_info 12 /OUTPUT 5 "data_out";
    .port_info 13 /OUTPUT 1 "read_active";
P_0x5fab78d41000 .param/l "A" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x5fab78d41040 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x5fab78d41080 .param/l "B" 0 3 7, +C4<00000000000000000000000000000101>;
P_0x5fab78d410c0 .param/l "BL_V_GND" 1 3 44, C4<0>;
P_0x5fab78d41100 .param/l "BL_V_MID" 1 3 45, C4<1>;
P_0x5fab78d41140 .param/l "MODE_IDLE" 1 3 42, C4<10>;
P_0x5fab78d41180 .param/l "MODE_READING" 1 3 40, C4<00>;
P_0x5fab78d411c0 .param/l "MODE_WRITING" 1 3 41, C4<01>;
P_0x5fab78d41200 .param/l "PL_V_GND" 1 3 46, C4<00>;
P_0x5fab78d41240 .param/l "PL_V_HIGH" 1 3 49, C4<11>;
P_0x5fab78d41280 .param/l "PL_V_MID" 1 3 47, C4<01>;
P_0x5fab78d412c0 .param/l "PL_V_READ" 1 3 48, C4<10>;
P_0x5fab78d41300 .param/l "PRG_READING" 1 3 61, C4<0>;
P_0x5fab78d41340 .param/l "PRG_WRITING" 1 3 62, C4<1>;
P_0x5fab78d41380 .param/l "READ_ACTIVE" 1 3 56, C4<1>;
P_0x5fab78d413c0 .param/l "READ_NOT_ACTIVE" 1 3 55, C4<0>;
P_0x5fab78d41400 .param/l "S_COLLECT_DATA_1" 1 3 69, C4<0000001>;
P_0x5fab78d41440 .param/l "S_COLLECT_DATA_2" 1 3 70, C4<0000010>;
P_0x5fab78d41480 .param/l "S_COMPARE_DATA" 1 3 71, C4<0000011>;
P_0x5fab78d414c0 .param/l "S_DESELECT_CELL_READING_1" 1 3 106, C4<0100110>;
P_0x5fab78d41500 .param/l "S_DESELECT_CELL_READING_2" 1 3 107, C4<0100111>;
P_0x5fab78d41540 .param/l "S_DESELECT_CELL_WRITING_1" 1 3 80, C4<0001100>;
P_0x5fab78d41580 .param/l "S_DESELECT_CELL_WRITING_2" 1 3 81, C4<0001101>;
P_0x5fab78d415c0 .param/l "S_FIND_NEXT_BIT" 1 3 77, C4<0001001>;
P_0x5fab78d41600 .param/l "S_GO_NEXT_CELL" 1 3 88, C4<0010100>;
P_0x5fab78d41640 .param/l "S_IDLE" 1 3 68, C4<0000000>;
P_0x5fab78d41680 .param/l "S_NO_FALSE_BITS_Q" 1 3 92, C4<0011000>;
P_0x5fab78d416c0 .param/l "S_POWER_DOWN_1" 1 3 82, C4<0001110>;
P_0x5fab78d41700 .param/l "S_POWER_DOWN_2" 1 3 83, C4<0001111>;
P_0x5fab78d41740 .param/l "S_PREPARE_READING" 1 3 85, C4<0010001>;
P_0x5fab78d41780 .param/l "S_PREPARE_WRITING_1" 1 3 72, C4<0000100>;
P_0x5fab78d417c0 .param/l "S_PREPARE_WRITING_2" 1 3 73, C4<0000101>;
P_0x5fab78d41800 .param/l "S_PREPARE_WRITING_3" 1 3 74, C4<0000110>;
P_0x5fab78d41840 .param/l "S_PREPARE_WRITING_4" 1 3 75, C4<0000111>;
P_0x5fab78d41880 .param/l "S_PREPARE_WRITING_5" 1 3 76, C4<0001000>;
P_0x5fab78d418c0 .param/l "S_READING_1" 1 3 89, C4<0010101>;
P_0x5fab78d41900 .param/l "S_READING_2" 1 3 94, C4<0011010>;
P_0x5fab78d41940 .param/l "S_READING_POSSIBLE" 1 3 91, C4<0010111>;
P_0x5fab78d41980 .param/l "S_WRITE_ERROR_BIT" 1 3 93, C4<0011001>;
P_0x5fab78d419c0 .param/l "S_WRITE_ERROR_BIT_1" 1 3 95, C4<0011011>;
P_0x5fab78d41a00 .param/l "S_WRITE_ERROR_BIT_10" 1 3 104, C4<0100100>;
P_0x5fab78d41a40 .param/l "S_WRITE_ERROR_BIT_11" 1 3 105, C4<0100101>;
P_0x5fab78d41a80 .param/l "S_WRITE_ERROR_BIT_2" 1 3 96, C4<0011100>;
P_0x5fab78d41ac0 .param/l "S_WRITE_ERROR_BIT_3" 1 3 97, C4<0011101>;
P_0x5fab78d41b00 .param/l "S_WRITE_ERROR_BIT_4" 1 3 98, C4<0011110>;
P_0x5fab78d41b40 .param/l "S_WRITE_ERROR_BIT_5" 1 3 99, C4<0011111>;
P_0x5fab78d41b80 .param/l "S_WRITE_ERROR_BIT_6" 1 3 100, C4<0100000>;
P_0x5fab78d41bc0 .param/l "S_WRITE_ERROR_BIT_7" 1 3 101, C4<0100001>;
P_0x5fab78d41c00 .param/l "S_WRITE_ERROR_BIT_8" 1 3 102, C4<0100010>;
P_0x5fab78d41c40 .param/l "S_WRITE_ERROR_BIT_9" 1 3 103, C4<0100011>;
P_0x5fab78d41c80 .param/l "S_WRITING_1" 1 3 78, C4<0001010>;
P_0x5fab78d41cc0 .param/l "S_WRITING_2" 1 3 79, C4<0001011>;
P_0x5fab78d41d00 .param/l "S_WRITING_WAITING_FOR_SIGNAL" 1 3 84, C4<0010000>;
P_0x5fab78d41d40 .param/l "WLN_V_GND" 1 3 51, C4<1>;
P_0x5fab78d41d80 .param/l "WLN_V_MID" 1 3 50, C4<0>;
P_0x5fab78d41dc0 .param/l "WLP_V_HIGH" 1 3 52, C4<0>;
P_0x5fab78d41e00 .param/l "WLP_V_MID" 1 3 53, C4<1>;
P_0x5fab78d41e40 .param/l "WRITING_NOT_SUCCESSFUL" 1 3 58, C4<0>;
P_0x5fab78d41e80 .param/l "WRITING_SUCCESSFUL" 1 3 59, C4<1>;
L_0x5fab78cea200 .functor BUFZ 5, v0x5fab78d5fd70_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5fab78d62800 .functor BUFZ 10, v0x5fab78d5fff0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5fab78d628c0 .functor BUFZ 5, v0x5fab78d60460_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5fab78d62980 .functor BUFZ 5, v0x5fab78d60620_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5fab78d62a70 .functor BUFZ 1, v0x5fab78d612e0_0, C4<0>, C4<0>, C4<0>;
L_0x5fab78d62b30 .functor BUFZ 5, v0x5fab78d60de0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5fab78d62c30 .functor BUFZ 1, v0x5fab78d602c0_0, C4<0>, C4<0>, C4<0>;
v0x5fab78cea360_0 .net "BL", 4 0, L_0x5fab78cea200;  alias, 1 drivers
v0x5fab78d5fd70_0 .var "BL_reg", 4 0;
v0x5fab78d5fe50_0 .var "BL_reg_PREPARE_WRITING_2", 4 0;
v0x5fab78d5ff10_0 .net "PL", 9 0, L_0x5fab78d62800;  alias, 1 drivers
v0x5fab78d5fff0_0 .var "PL_reg", 9 0;
v0x5fab78d60120_0 .var "PL_reg_PREPARE_WRITING_2", 9 0;
v0x5fab78d60200_0 .net "PRG", 0 0, L_0x5fab78d62c30;  alias, 1 drivers
v0x5fab78d602c0_0 .var "PRG_reg", 0 0;
v0x5fab78d60380_0 .net "WLN", 4 0, L_0x5fab78d628c0;  alias, 1 drivers
v0x5fab78d60460_0 .var "WLN_reg", 4 0;
v0x5fab78d60540_0 .net "WLP", 4 0, L_0x5fab78d62980;  alias, 1 drivers
v0x5fab78d60620_0 .var "WLP_reg", 4 0;
v0x5fab78d60700_0 .net "clk", 0 0, v0x5fab78d61fb0_0;  1 drivers
v0x5fab78d607c0_0 .net "column", 2 0, v0x5fab78d62050_0;  1 drivers
v0x5fab78d608a0_0 .var "counter", 3 0;
v0x5fab78d60980_0 .net "data_in", 4 0, v0x5fab78d620f0_0;  1 drivers
v0x5fab78d60a60_0 .var "data_in_reg", 4 0;
v0x5fab78d60b40_0 .var "data_in_reg_1", 4 0;
v0x5fab78d60c20_0 .var "data_in_reg_2", 4 0;
v0x5fab78d60d00_0 .net "data_out", 4 0, L_0x5fab78d62b30;  alias, 1 drivers
v0x5fab78d60de0_0 .var "data_out_reg", 4 0;
v0x5fab78d60ec0_0 .var/i "i", 31 0;
v0x5fab78d60fa0_0 .net "mode", 1 0, v0x5fab78d623d0_0;  1 drivers
v0x5fab78d61080_0 .var "mode_reg", 1 0;
v0x5fab78d61160_0 .net "output_read_circuit", 0 0, o0x777cb7b72498;  alias, 0 drivers
v0x5fab78d61220_0 .net "read_active", 0 0, L_0x5fab78d62a70;  alias, 1 drivers
v0x5fab78d612e0_0 .var "read_active_reg", 0 0;
v0x5fab78d613a0_0 .var "read_row", 3 0;
v0x5fab78d61480_0 .net "reset", 0 0, v0x5fab78d62660_0;  1 drivers
v0x5fab78d61540_0 .var "state", 5 0;
v0x5fab78d61620_0 .var "write_row", 3 0;
v0x5fab78d61700_0 .net "writing_successful", 0 0, v0x5fab78d62730_0;  1 drivers
v0x5fab78d617c0_0 .var "writing_successful_reg", 0 0;
E_0x5fab78cf0330 .event posedge, v0x5fab78d60700_0;
E_0x5fab78cfa8b0 .event anyedge, v0x5fab78d5fd70_0, v0x5fab78d5fff0_0, v0x5fab78d607c0_0;
    .scope S_0x5fab78d1fd90;
T_0 ;
    %wait E_0x5fab78cfa8b0;
    %load/vec4 v0x5fab78d5fd70_0;
    %store/vec4 v0x5fab78d5fe50_0, 0, 5;
    %load/vec4 v0x5fab78d5fff0_0;
    %store/vec4 v0x5fab78d60120_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fab78d60ec0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5fab78d60ec0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5fab78d60ec0_0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5fab78d60ec0_0;
    %store/vec4 v0x5fab78d5fe50_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5fab78d60ec0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5fab78d60120_0, 4, 2;
T_0.2 ;
    %load/vec4 v0x5fab78d60ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fab78d60ec0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5fab78d1fd90;
T_1 ;
    %wait E_0x5fab78cf0330;
    %load/vec4 v0x5fab78d61480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fab78d1fd90;
T_2 ;
    %wait E_0x5fab78cf0330;
    %load/vec4 v0x5fab78d61480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fab78d61540_0;
    %pad/u 7;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5fab78d60fa0_0;
    %assign/vec4 v0x5fab78d61080_0, 0;
T_2.2 ;
    %load/vec4 v0x5fab78d61540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %jmp T_2.40;
T_2.4 ;
    %vpi_call 3 176 "$display", "state = S_IDLE" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d5fd70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5fab78d5fff0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5fab78d60460_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5fab78d60620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fab78d612e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fab78d608a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fab78d61620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fab78d613a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fab78d602c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fab78d617c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60a60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60de0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d5fe50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5fab78d60120_0, 0;
    %load/vec4 v0x5fab78d60fa0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.41, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.42;
T_2.41 ;
    %load/vec4 v0x5fab78d60fa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.43, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5fab78d60fa0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.45, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.46;
T_2.45 ;
    %vpi_call 3 202 "$display", "WARNUNG: Ung\303\274ltiger mode = %b", v0x5fab78d60fa0_0 {0 0 0};
T_2.46 ;
T_2.44 ;
T_2.42 ;
    %jmp T_2.40;
T_2.5 ;
    %vpi_call 3 207 "$display", "state = S_COLLECT_DATA_1" {0 0 0};
    %load/vec4 v0x5fab78d60980_0;
    %assign/vec4 v0x5fab78d60b40_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.6 ;
    %load/vec4 v0x5fab78d60980_0;
    %assign/vec4 v0x5fab78d60c20_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.7 ;
    %vpi_call 3 220 "$display", "state = S_COMPARE_DATA" {0 0 0};
    %load/vec4 v0x5fab78d60b40_0;
    %load/vec4 v0x5fab78d60c20_0;
    %cmp/e;
    %jmp/0xz  T_2.47, 4;
    %load/vec4 v0x5fab78d60b40_0;
    %assign/vec4 v0x5fab78d60a60_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.48 ;
    %jmp T_2.40;
T_2.8 ;
    %vpi_call 3 231 "$display", "state = S_PREPARE_WRITING_1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fab78d602c0_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.9 ;
    %load/vec4 v0x5fab78d5fe50_0;
    %assign/vec4 v0x5fab78d5fd70_0, 0;
    %load/vec4 v0x5fab78d60120_0;
    %assign/vec4 v0x5fab78d5fff0_0, 0;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.10 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5fab78d60460_0, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.11 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5fab78d5fff0_0, 4, 5;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fab78d602c0_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.13 ;
    %vpi_call 3 270 "$display", "state = S_FIND_NEXT_BIT" {0 0 0};
    %load/vec4 v0x5fab78d608a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.49, 5;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.50;
T_2.49 ;
    %load/vec4 v0x5fab78d60a60_0;
    %load/vec4 v0x5fab78d608a0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.51, 4;
    %load/vec4 v0x5fab78d608a0_0;
    %assign/vec4 v0x5fab78d61620_0, 0;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.52;
T_2.51 ;
    %load/vec4 v0x5fab78d608a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5fab78d608a0_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.52 ;
T_2.50 ;
    %jmp T_2.40;
T_2.14 ;
    %vpi_call 3 289 "$display", "state = S_WRITING_1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d61620_0;
    %assign/vec4/off/d v0x5fab78d60620_0, 4, 5;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d61620_0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %load/vec4 v0x5fab78d61700_0;
    %assign/vec4 v0x5fab78d617c0_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.16 ;
    %vpi_call 3 305 "$display", "state = S_WRITING_WAITING_FOR_SIGNAL" {0 0 0};
    %load/vec4 v0x5fab78d617c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.55, 8;
    %load/vec4 v0x5fab78d61700_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.55;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.54;
T_2.53 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.54 ;
    %jmp T_2.40;
T_2.17 ;
    %vpi_call 3 319 "$display", "state = S_DESELECT_CELL_WRITING_1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d61620_0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d61620_0;
    %assign/vec4/off/d v0x5fab78d60620_0, 4, 5;
    %load/vec4 v0x5fab78d608a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5fab78d608a0_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.19 ;
    %vpi_call 3 336 "$display", "state = S_POWER_DOWN_1" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5fab78d5fff0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d607c0_0;
    %assign/vec4/off/d v0x5fab78d5fd70_0, 4, 5;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.20 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5fab78d5fff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d5fd70_0, 0;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.21 ;
    %vpi_call 3 355 "$display", "state = S_PREPARE_READING" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fab78d608a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d607c0_0;
    %assign/vec4/off/d v0x5fab78d5fd70_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fab78d602c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5fab78d5fff0_0, 4, 5;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.22 ;
    %vpi_call 3 369 "$display", "state = S_GO_NEXT_CELL" {0 0 0};
    %load/vec4 v0x5fab78d613a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.58, 5;
    %load/vec4 v0x5fab78d61080_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.56, 8;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.57;
T_2.56 ;
    %load/vec4 v0x5fab78d613a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.61, 5;
    %load/vec4 v0x5fab78d61080_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.61;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.59, 8;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.60;
T_2.59 ;
    %load/vec4 v0x5fab78d61080_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.62, 4;
    %vpi_call 3 379 "$display", "ERROR! mode_reg changed" {0 0 0};
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.63 ;
T_2.60 ;
T_2.57 ;
    %jmp T_2.40;
T_2.23 ;
    %vpi_call 3 388 "$display", "state = S_READING_1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d613a0_0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.24 ;
    %load/vec4 v0x5fab78d61160_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d613a0_0;
    %assign/vec4/off/d v0x5fab78d60de0_0, 4, 5;
    %pushi/vec4 38, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.25 ;
    %vpi_call 3 404 "$display", "state = S_DESELECT_CELL_READING_1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d613a0_0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.26 ;
    %load/vec4 v0x5fab78d613a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5fab78d613a0_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.27 ;
    %vpi_call 3 419 "$display", "state = S_READING_POSSIBLE" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fab78d612e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.28 ;
    %vpi_call 3 427 "$display", "state = S_NO_FALSE_BITS_Q" {0 0 0};
    %load/vec4 v0x5fab78d60de0_0;
    %load/vec4 v0x5fab78d60a60_0;
    %cmp/e;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.65 ;
    %jmp T_2.40;
T_2.29 ;
    %vpi_call 3 440 "$display", "state = S_WRITE_ERROR_BIT_1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d60460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fab78d602c0_0, 0;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.30 ;
    %load/vec4 v0x5fab78d5fe50_0;
    %assign/vec4 v0x5fab78d5fd70_0, 0;
    %load/vec4 v0x5fab78d60120_0;
    %assign/vec4 v0x5fab78d5fff0_0, 0;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.31 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5fab78d60460_0, 0;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.32 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5fab78d5fff0_0, 4, 5;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.33 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fab78d60620_0, 4, 5;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.34 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %load/vec4 v0x5fab78d61700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.66, 8;
    %load/vec4 v0x5fab78d61700_0;
    %assign/vec4 v0x5fab78d617c0_0, 0;
T_2.66 ;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.35 ;
    %load/vec4 v0x5fab78d617c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.70, 8;
    %load/vec4 v0x5fab78d61700_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.70;
    %jmp/0xz  T_2.68, 8;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
T_2.69 ;
    %jmp T_2.40;
T_2.36 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fab78d60460_0, 4, 5;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.37 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5fab78d60620_0, 4, 5;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.38 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5fab78d607c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5fab78d5fff0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fab78d607c0_0;
    %assign/vec4/off/d v0x5fab78d5fd70_0, 4, 5;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.39 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5fab78d5fff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5fab78d5fd70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fab78d61540_0, 0;
    %jmp T_2.40;
T_2.40 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fab78d1fc00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fab78d61fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fab78d62660_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5fab78d623d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fab78d62050_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5fab78d620f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fab78d62730_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5fab78d1fc00;
T_4 ;
    %wait E_0x5fab78cfc430;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fab78d62290_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5fab78d62290_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fab78d62330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5fab78d62330_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x5fab78d61dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x5fab78d61f10_0;
    %load/vec4 v0x5fab78d62290_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.8, 11;
    %load/vec4 v0x5fab78d61e70_0;
    %load/vec4 v0x5fab78d62290_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x5fab78d61c50_0;
    %load/vec4 v0x5fab78d62330_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x5fab78d61d30_0;
    %load/vec4 v0x5fab78d62330_0;
    %muli 2, 0, 32;
    %part/s 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_call 2 82 "$display", "cell [%0d][%0d] was written", v0x5fab78d62290_0, v0x5fab78d62330_0 {0 0 0};
T_4.4 ;
    %load/vec4 v0x5fab78d61dd0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0x5fab78d61f10_0;
    %load/vec4 v0x5fab78d62290_0;
    %part/s 1;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.14, 11;
    %load/vec4 v0x5fab78d61e70_0;
    %load/vec4 v0x5fab78d62290_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.13, 10;
    %load/vec4 v0x5fab78d61c50_0;
    %load/vec4 v0x5fab78d62330_0;
    %part/s 1;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0x5fab78d61d30_0;
    %load/vec4 v0x5fab78d62330_0;
    %muli 2, 0, 32;
    %part/s 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call 2 86 "$display", "cell [%0d][%0d] was read", v0x5fab78d62290_0, v0x5fab78d62330_0 {0 0 0};
T_4.10 ;
    %load/vec4 v0x5fab78d62330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fab78d62330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v0x5fab78d62290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fab78d62290_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fab78d1fc00;
T_5 ;
    %vpi_call 2 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fab78d1fc00 {0 0 0};
    %vpi_call 2 96 "$display", "testbench 1 begins" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fab78d62660_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fab78d62660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5fab78d623d0_0, 0, 2;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5fab78d623d0_0, 0, 2;
    %delay 200000, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5fab78d1fc00;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v0x5fab78d61fb0_0;
    %inv;
    %store/vec4 v0x5fab78d61fb0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_v3.sv";
    "otp_controller_v3.sv";
