library verilog;
use verilog.vl_types.all;
entity tops is
    port(
        sys_clk         : in     vl_logic;
        sys_rst_n       : in     vl_logic;
        start           : in     vl_logic;
        graph           : in     vl_logic_vector(4 downto 0);
        a_to_g          : out    vl_logic_vector(7 downto 0)
    );
end tops;
