@startuml
package "STM32 Application" {
    class Main {
        +main()
        +SystemClock_Config()
        +MX_GPIO_Init()
        +MX_USART2_UART_Init()
        +Test_LED_Pattern()
        +Test_UART_Communication()
    }
    
    class HAL {
        +HAL_Init()
        +HAL_UART_Transmit()
        +HAL_GPIO_TogglePin()
        +HAL_Delay()
    }
}

package "Verilog Module" {
    class Counter {
        +input clk
        +input rst
        +output [7:0] count
        +always @(posedge clk)
    }
}

Main --> HAL : uses
Main ..> Counter : interacts with

note right of Main
  STM32F4 microcontroller
  application
end note

note right of Counter
  Verilog implementation
  of 8-bit counter
end note
@enduml 