#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 18 21:10:32 2018
# Process ID: 956
# Current directory: X:/lab4-exp/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8060 X:\lab4-exp\lab4\lab4.xpr
# Log file: X:/lab4-exp/lab4/vivado.log
# Journal file: X:/lab4-exp/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/lab4-exp/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lenovo/Desktop/lab4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test2.v', nor could it be found using path 'C:/Users/lenovo/Desktop/lab4/lab4.srcs/sources_1/new/key_test2.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'X:/lab4-exp/lab4/lab4.ip_user_files', nor could it be found using path 'C:/Users/lenovo/Desktop/lab4/lab4.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 801.031 ; gain = 93.602
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse X:/lab4-exp/clk_div.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 18 21:14:19 2018] Launched synth_1...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
remove_files  -fileset sim_1 X:/lab4-exp/clk_div.v
close [ open X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v w ]
add_files X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v
update_compile_order -fileset sources_1
remove_files  X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test2.v
file delete -force X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test2.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Apr 18 21:26:45 2018] Launched synth_1...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 18 21:28:32 2018] Launched synth_1...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Apr 18 21:30:22 2018] Launched impl_1...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/impl_1/runme.log
file mkdir X:/lab4-exp/lab4/lab4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v w ]
add_files -fileset sim_1 X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v
update_compile_order -fileset sim_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1058.879 ; gain = 1.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1058.879 ; gain = 1.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1184.496 ; gain = 333.418
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 47680975e2f5479293185341900b9f6d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_behav xil_defaultlib.lab4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.lab4
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 18 21:37:22 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 18 21:37:22 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1569.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_behav -key {Behavioral:sim_1:Functional:lab4} -tclbatch {lab4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.805 ; gain = 28.418
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1597.805 ; gain = 28.418
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.875 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 47680975e2f5479293185341900b9f6d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_behav xil_defaultlib.lab4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.lab4
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 18 21:38:56 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 18 21:38:56 2018...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_behav -key {Behavioral:sim_1:Functional:lab4} -tclbatch {lab4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1624.875 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
run 1 us
run 1 us
run 1 us
run 10 us
run 10 us
run 10 us
run all
run all
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/lab4_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 47680975e2f5479293185341900b9f6d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_sim_behav xil_defaultlib.lab4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" Line 3. Module lab4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" Line 2. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" Line 3. Module LED doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.lab4
Compiling module xil_defaultlib.lab4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 18 21:44:21 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 18 21:44:21 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_sim_behav -key {Behavioral:sim_1:Functional:lab4_sim} -tclbatch {lab4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1624.875 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1624.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.875 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/lab4_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 47680975e2f5479293185341900b9f6d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_sim_behav xil_defaultlib.lab4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" Line 3. Module lab4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" Line 2. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" Line 3. Module LED doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.lab4
Compiling module xil_defaultlib.lab4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav/xsim.dir/lab4_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 18 21:47:08 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 18 21:47:08 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/lab4-exp/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_sim_behav -key {Behavioral:sim_1:Functional:lab4_sim} -tclbatch {lab4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1624.875 ; gain = 0.000
run 10 us
run all
run: Time (s): cpu = 00:03:03 ; elapsed = 00:03:34 . Memory (MB): peak = 1624.875 ; gain = 0.000
file mkdir X:/lab4-exp/lab4/lab4.srcs/constrs_2
file mkdir X:/lab4-exp/lab4/lab4.srcs/constrs_2/new
close [ open X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc w ]
add_files -fileset constrs_2 X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc
set_property target_constrs_file X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc [current_fileset -constrset]
place_ports {led[7]} U16
place_ports {led[6]} V17
place_ports {led[6]} U17
place_ports {led[5]} V17
place_ports {led[4]} R18
set_property package_pin "" [get_ports [list  {led[3]}]]
save_constraints_as constrs_3
set_property constrset constrs_3 [get_runs synth_1]
set_property constrset constrs_3 [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/Macro.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:/lab4-exp/lab4/lab4.srcs/sources_1/new/Macro.v:]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2017} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_3
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_2]
set_property board_part xilinx.com:ac701:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg484-1' does not match with the 'XILINX.COM:AC701:PART0:1.3' board part settings. The project part will be reset to 'XILINX.COM:AC701:PART0:1.3' board part.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory X:/lab4-exp/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 18 21:57:00 2018] Launched synth_1...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_2 -jobs 4
[Wed Apr 18 21:58:47 2018] Launched impl_2...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/lab4-exp/lab4/.Xil/Vivado-956-Lenovo-PC/dcp11/lab4.xdc]
Finished Parsing XDC File [X:/lab4-exp/lab4/.Xil/Vivado-956-Lenovo-PC/dcp11/lab4.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1974.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1974.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2052.555 ; gain = 294.008
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {led[3]} N14
set_property package_pin "" [get_ports [list  {led[2]}]]
place_ports {led[1]} K15
place_ports {led[0]} H17
set_property package_pin "" [get_ports [list  {sw[7]}]]
set_property package_pin "" [get_ports [list  {sw[7]}]]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_3
Run is defaulting to part: xc7a200tfbg676-2
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
INFO: [Project 1-154] The current project board 'xilinx.com:ac701:part0:1.3' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
save_constraints
launch_runs synth_2 -jobs 4
[Wed Apr 18 22:41:35 2018] Launched synth_2...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/synth_2/runme.log
launch_runs impl_3 -jobs 4
[Wed Apr 18 22:43:59 2018] Launched impl_3...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/lab4-exp/lab4/.Xil/Vivado-956-Lenovo-PC/dcp17/lab4.xdc]
Finished Parsing XDC File [X:/lab4-exp/lab4/.Xil/Vivado-956-Lenovo-PC/dcp17/lab4.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 2690.266 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 2690.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2757.926 ; gain = 245.496
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {led[2]} J13
place_ports {led[7]} R13
place_ports {led[6]} U18
place_ports {led[5]} T18
place_ports {led[4]} R17
place_ports {led[7]} U16
place_ports {led[6]} U17
place_ports {led[5]} V17
place_ports {led[4]} R18
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[7]} {sw[6]} {sw[5]} {sw[4]} {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
place_ports {sw[7]} R13
place_ports {sw[6]} U18
place_ports {sw[5]} T18
place_ports {sw[4]} R17
place_ports {sw[3]} R15
place_ports {sw[2]} M13
place_ports {sw[1]} L16
place_ports {sw[0]} J15
place_ports clk E3
place_ports left P17
place_ports right M17
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list left]]
set_property IOSTANDARD LVCMOS33 [get_ports [list right]]
save_constraints
reset_run impl_3
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Apr 18 22:57:34 2018] Launched impl_3...
Run output will be captured here: X:/lab4-exp/lab4/lab4.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

warning: cannot open library dpcomm.dll, first required symbol ftdimgr_lock, Digilent FTDI based JTAG cables cannot be supported
warning: cannot open library djtg.dll, first required symbol DjtgGetPortCount, select Digilent JTAG cables cannot be supported

connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3208.332 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:hw_server:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:hw_server:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

warning: cannot open library dpcomm.dll, first required symbol ftdimgr_lock, Digilent FTDI based JTAG cables cannot be supported
warning: cannot open library djtg.dll, first required symbol DjtgGetPortCount, select Digilent JTAG cables cannot be supported

INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.332 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 23:19:03 2018...
