// Seed: 2020611612
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4
);
  assign id_0 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    output supply1 id_3
);
  always disable id_5;
  wire module_1;
  module_0(
      id_3, id_0, id_2, id_0, id_0
  );
  wire id_6 = id_5;
endmodule
module module_2 (
    input  tri1  id_0,
    input  logic id_1,
    input  logic id_2,
    output tri1  id_3
);
  logic id_5, id_6, id_7, id_8, id_9;
  always @(1 * 1 or posedge id_9) begin
    $display(id_2 - id_7);
    if (1) id_6 = 1;
  end
  module_0(
      id_3, id_0, id_3, id_0, id_0
  );
  always_ff @* begin
    id_7 <= id_1;
  end
  assign id_6 = id_2;
  id_10(
      .id_0(1 == id_6)
  );
endmodule
