// Seed: 1298229731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg   id_6;
  uwire id_7;
  initial id_6 = #id_8(id_6) > id_3;
  reg id_9;
  supply0 id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_10,
      id_10
  );
  always_latch @(id_7)
    if (1'd0) id_9 <= id_1;
    else begin : LABEL_0
      id_9 <= 1;
      $display;
      id_9 <= 1'h0;
      logic [7:0] id_11 = id_11;
      disable id_12;
      id_11[1] <= id_1;
      $display;
      id_8 <= id_3;
    end
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_7 = 1;
  assign id_9 = 1;
  wire id_16;
  wire id_17 = id_5;
  assign id_10 = (1'd0 ==? 1);
endmodule
