<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Framework.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Framework.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Framework.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Framework.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Framework.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Framework.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Framework.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Framework.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Framework.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Framework.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Framework.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Framework.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Framework.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Framework.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Framework.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Framework.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Framework.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Framework.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Framework.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Framework.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Framework_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Framework_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Framework_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Framework_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Framework_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Framework_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Framework_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Framework_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Framework_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Framework_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Framework_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MDPath.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="framework.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="framework.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="framework.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_clk_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_clk_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_clk_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1504436445" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1504436445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504436445" xil_pn:in_ck="3444172247597875134" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1504436445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Display_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Framework.v"/>
      <outfile xil_pn:name="GPIO_IO.v"/>
      <outfile xil_pn:name="MCPU.v"/>
      <outfile xil_pn:name="MCtrl.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="keyboard.v"/>
      <outfile xil_pn:name="test_clk.v"/>
      <outfile xil_pn:name="vga_controller.v"/>
    </transform>
    <transform xil_pn:end_ts="1504436445" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1595386261319726384" xil_pn:start_ts="1504436445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504436447" xil_pn:in_ck="3672859497645002" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2954192455142449692" xil_pn:start_ts="1504436445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504436447" xil_pn:in_ck="-8357276928766242747" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2641254706273740657" xil_pn:start_ts="1504436447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1504436447" xil_pn:in_ck="5699355719873504763" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1504436447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Display_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Framework.v"/>
      <outfile xil_pn:name="GPIO_IO.v"/>
      <outfile xil_pn:name="MCPU.v"/>
      <outfile xil_pn:name="MCtrl.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
      <outfile xil_pn:name="keyboard.v"/>
      <outfile xil_pn:name="test_clk.v"/>
      <outfile xil_pn:name="vga_controller.v"/>
    </transform>
    <transform xil_pn:end_ts="1504436450" xil_pn:in_ck="5699355719873504763" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8355925197035098950" xil_pn:start_ts="1504436447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_clk_beh.prj"/>
      <outfile xil_pn:name="test_clk_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1504436450" xil_pn:in_ck="-5856594674781702904" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="675397015625685597" xil_pn:start_ts="1504436450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_clk_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:in_ck="3672859497645002" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2750075198257358713" xil_pn:start_ts="1498231096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MDPath.vf"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:in_ck="-8357276928766242747" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2641254706273740657" xil_pn:start_ts="1498231099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:in_ck="1309643009240233027" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1498231099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2710737595049682427" xil_pn:start_ts="1498231099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:in_ck="1309643009240233027" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1498231099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498231099" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7019523791029262917" xil_pn:start_ts="1498231099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498231164" xil_pn:in_ck="3125322406271593862" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7573301844651207815" xil_pn:start_ts="1498231138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Framework.lso"/>
      <outfile xil_pn:name="Framework.ngc"/>
      <outfile xil_pn:name="Framework.ngr"/>
      <outfile xil_pn:name="Framework.prj"/>
      <outfile xil_pn:name="Framework.stx"/>
      <outfile xil_pn:name="Framework.syr"/>
      <outfile xil_pn:name="Framework.xst"/>
      <outfile xil_pn:name="Framework_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1498231109" xil_pn:in_ck="4254496590" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119251581198016208" xil_pn:start_ts="1498231109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498231177" xil_pn:in_ck="-3642377297128856132" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8652446405385710259" xil_pn:start_ts="1498231164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Framework.bld"/>
      <outfile xil_pn:name="Framework.ngd"/>
      <outfile xil_pn:name="Framework_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1498231232" xil_pn:in_ck="7548522885352125571" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1498231177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Framework.pcf"/>
      <outfile xil_pn:name="Framework_map.map"/>
      <outfile xil_pn:name="Framework_map.mrp"/>
      <outfile xil_pn:name="Framework_map.ncd"/>
      <outfile xil_pn:name="Framework_map.ngm"/>
      <outfile xil_pn:name="Framework_map.xrpt"/>
      <outfile xil_pn:name="Framework_summary.xml"/>
      <outfile xil_pn:name="Framework_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1498231280" xil_pn:in_ck="6961361664820872412" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1498231232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Framework.ncd"/>
      <outfile xil_pn:name="Framework.pad"/>
      <outfile xil_pn:name="Framework.par"/>
      <outfile xil_pn:name="Framework.ptwx"/>
      <outfile xil_pn:name="Framework.unroutes"/>
      <outfile xil_pn:name="Framework.xpi"/>
      <outfile xil_pn:name="Framework_pad.csv"/>
      <outfile xil_pn:name="Framework_pad.txt"/>
      <outfile xil_pn:name="Framework_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1498231332" xil_pn:in_ck="-6459373046514386703" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1498231280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Framework.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="framework.bgn"/>
      <outfile xil_pn:name="framework.bit"/>
      <outfile xil_pn:name="framework.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1498231280" xil_pn:in_ck="7548522714878353663" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1498231265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Framework.twr"/>
      <outfile xil_pn:name="Framework.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
