Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jul  8 23:38:27 2018
| Host         : iqayesha-OptiPlex-9010 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file ucecho_timing_summary_routed.rpt -rpx ucecho_timing_summary_routed.rpx -warn_on_violation
| Design       : ucecho
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.299        0.000                      0                17231        0.080        0.000                      0                17231        9.916        0.000                       0                  8626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fxclk_in  {0.000 10.416}     20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fxclk_in           10.299        0.000                      0                17231        0.080        0.000                      0                17231        9.916        0.000                       0                  8626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fxclk_in
  To Clock:  fxclk_in

Setup :            0  Failing Endpoints,  Worst Slack       10.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 0.994ns (9.447%)  route 9.528ns (90.553%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 25.701 - 20.833 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.565     5.096    lsi_inst/fxclk
    SLICE_X40Y42         FDRE                                         r  lsi_inst/out_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     5.515 r  lsi_inst/out_addr_reg[6]/Q
                         net (fo=64, routed)          9.528    15.043    lsi_inst/out_addr[6]
    SLICE_X7Y8           MUXF7 (Prop_muxf7_S_O)       0.471    15.514 r  lsi_inst/out_data_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    15.514    lsi_inst/out_data_reg[16]_i_2_n_0
    SLICE_X7Y8           MUXF8 (Prop_muxf8_I0_O)      0.104    15.618 r  lsi_inst/out_data_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    15.618    mem[16]
    SLICE_X7Y8           FDRE                                         r  out_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.516    25.701    fxclk
    SLICE_X7Y8           FDRE                                         r  out_data_reg[16]/C
                         clock pessimism              0.187    25.888    
                         clock uncertainty           -0.035    25.853    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.064    25.917    out_data_reg[16]
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                 10.299    

Slack (MET) :             10.647ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        10.172ns  (logic 0.994ns (9.772%)  route 9.178ns (90.228%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 25.700 - 20.833 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.565     5.096    lsi_inst/fxclk
    SLICE_X40Y42         FDRE                                         r  lsi_inst/out_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     5.515 r  lsi_inst/out_addr_reg[6]/Q
                         net (fo=64, routed)          9.178    14.693    lsi_inst/out_addr[6]
    SLICE_X5Y10          MUXF7 (Prop_muxf7_S_O)       0.471    15.164 r  lsi_inst/out_data_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    15.164    lsi_inst/out_data_reg[21]_i_2_n_0
    SLICE_X5Y10          MUXF8 (Prop_muxf8_I0_O)      0.104    15.268 r  lsi_inst/out_data_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    15.268    mem[21]
    SLICE_X5Y10          FDRE                                         r  out_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.515    25.700    fxclk
    SLICE_X5Y10          FDRE                                         r  out_data_reg[21]/C
                         clock pessimism              0.187    25.887    
                         clock uncertainty           -0.035    25.852    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.064    25.916    out_data_reg[21]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 10.647    

Slack (MET) :             10.648ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 1.448ns (14.328%)  route 8.658ns (85.672%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 25.637 - 20.833 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.567     5.098    lsi_inst/fxclk
    SLICE_X49Y38         FDRE                                         r  lsi_inst/out_addr_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  lsi_inst/out_addr_reg[2]_rep__5/Q
                         net (fo=128, routed)         7.337    12.891    lsi_inst/out_addr_reg[2]_rep__5_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_S_O)       0.276    13.167 r  lsi_inst/out_data_reg[1]_i_43/O
                         net (fo=1, routed)           0.000    13.167    lsi_inst/out_data_reg[1]_i_43_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    13.261 r  lsi_inst/out_data_reg[1]_i_17/O
                         net (fo=1, routed)           1.322    14.582    lsi_inst/out_data_reg[1]_i_17_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.316    14.898 r  lsi_inst/out_data[1]_i_6/O
                         net (fo=1, routed)           0.000    14.898    lsi_inst/out_data[1]_i_6_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    15.110 r  lsi_inst/out_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    15.110    lsi_inst/out_data_reg[1]_i_3_n_0
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    15.204 r  lsi_inst/out_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.204    mem[1]
    SLICE_X11Y49         FDRE                                         r  out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.452    25.637    fxclk
    SLICE_X11Y49         FDRE                                         r  out_data_reg[1]/C
                         clock pessimism              0.187    25.824    
                         clock uncertainty           -0.035    25.789    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.064    25.853    out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         25.853    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 10.648    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.994ns (9.954%)  route 8.992ns (90.046%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 25.635 - 20.833 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.565     5.096    lsi_inst/fxclk
    SLICE_X40Y42         FDRE                                         r  lsi_inst/out_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     5.515 r  lsi_inst/out_addr_reg[6]/Q
                         net (fo=64, routed)          8.992    14.507    lsi_inst/out_addr[6]
    SLICE_X11Y8          MUXF7 (Prop_muxf7_S_O)       0.471    14.978 r  lsi_inst/out_data_reg[28]_i_2/O
                         net (fo=1, routed)           0.000    14.978    lsi_inst/out_data_reg[28]_i_2_n_0
    SLICE_X11Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.082 r  lsi_inst/out_data_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.082    mem[28]
    SLICE_X11Y8          FDRE                                         r  out_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.450    25.635    fxclk
    SLICE_X11Y8          FDRE                                         r  out_data_reg[28]/C
                         clock pessimism              0.187    25.822    
                         clock uncertainty           -0.035    25.787    
    SLICE_X11Y8          FDRE (Setup_fdre_C_D)        0.064    25.851    out_data_reg[28]
  -------------------------------------------------------------------
                         required time                         25.851    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 10.768    

Slack (MET) :             10.961ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 1.369ns (13.985%)  route 8.420ns (86.015%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 25.631 - 20.833 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.565     5.096    lsi_inst/fxclk
    SLICE_X31Y46         FDRE                                         r  lsi_inst/out_addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  lsi_inst/out_addr_reg[3]_rep__0/Q
                         net (fo=128, routed)         7.062    12.614    lsi_inst/out_addr_reg[3]_rep__0_n_0
    SLICE_X50Y6          MUXF8 (Prop_muxf8_S_O)       0.283    12.897 r  lsi_inst/out_data_reg[12]_i_20/O
                         net (fo=1, routed)           1.358    14.255    lsi_inst/out_data_reg[12]_i_20_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.319    14.574 r  lsi_inst/out_data[12]_i_7/O
                         net (fo=1, routed)           0.000    14.574    lsi_inst/out_data[12]_i_7_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.791 r  lsi_inst/out_data_reg[12]_i_3/O
                         net (fo=1, routed)           0.000    14.791    lsi_inst/out_data_reg[12]_i_3_n_0
    SLICE_X40Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    14.885 r  lsi_inst/out_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.885    mem[12]
    SLICE_X40Y7          FDRE                                         r  out_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.446    25.631    fxclk
    SLICE_X40Y7          FDRE                                         r  out_data_reg[12]/C
                         clock pessimism              0.187    25.818    
                         clock uncertainty           -0.035    25.783    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.064    25.847    out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         25.847    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                 10.961    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 1.394ns (14.325%)  route 8.337ns (85.675%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 25.702 - 20.833 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.565     5.096    lsi_inst/fxclk
    SLICE_X31Y46         FDRE                                         r  lsi_inst/out_addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  lsi_inst/out_addr_reg[3]_rep__0/Q
                         net (fo=128, routed)         7.269    12.821    lsi_inst/out_addr_reg[3]_rep__0_n_0
    SLICE_X53Y13         MUXF8 (Prop_muxf8_S_O)       0.273    13.094 r  lsi_inst/out_data_reg[15]_i_14/O
                         net (fo=1, routed)           1.069    14.162    lsi_inst/out_data_reg[15]_i_14_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.316    14.478 r  lsi_inst/out_data[15]_i_5/O
                         net (fo=1, routed)           0.000    14.478    lsi_inst/out_data[15]_i_5_n_0
    SLICE_X58Y7          MUXF7 (Prop_muxf7_I1_O)      0.245    14.723 r  lsi_inst/out_data_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    14.723    lsi_inst/out_data_reg[15]_i_2_n_0
    SLICE_X58Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    14.827 r  lsi_inst/out_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    14.827    mem[15]
    SLICE_X58Y7          FDRE                                         r  out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.517    25.702    fxclk
    SLICE_X58Y7          FDRE                                         r  out_data_reg[15]/C
                         clock pessimism              0.187    25.889    
                         clock uncertainty           -0.035    25.854    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)        0.064    25.918    out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         25.918    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.302ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 1.484ns (15.604%)  route 8.026ns (84.396%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 25.695 - 20.833 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.567     5.098    lsi_inst/fxclk
    SLICE_X49Y38         FDRE                                         r  lsi_inst/out_addr_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  lsi_inst/out_addr_reg[2]_rep__5/Q
                         net (fo=128, routed)         6.673    12.227    lsi_inst/out_addr_reg[2]_rep__5_n_0
    SLICE_X3Y49          MUXF7 (Prop_muxf7_S_O)       0.276    12.503 r  lsi_inst/out_data_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    12.503    lsi_inst/out_data_reg[3]_i_29_n_0
    SLICE_X3Y49          MUXF8 (Prop_muxf8_I1_O)      0.094    12.597 r  lsi_inst/out_data_reg[3]_i_10/O
                         net (fo=1, routed)           1.353    13.950    lsi_inst/out_data_reg[3]_i_10_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.316    14.266 r  lsi_inst/out_data[3]_i_4/O
                         net (fo=1, routed)           0.000    14.266    lsi_inst/out_data[3]_i_4_n_0
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    14.504 r  lsi_inst/out_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.504    lsi_inst/out_data_reg[3]_i_2_n_0
    SLICE_X4Y33          MUXF8 (Prop_muxf8_I0_O)      0.104    14.608 r  lsi_inst/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.608    mem[3]
    SLICE_X4Y33          FDRE                                         r  out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.510    25.695    fxclk
    SLICE_X4Y33          FDRE                                         r  out_data_reg[3]/C
                         clock pessimism              0.187    25.882    
                         clock uncertainty           -0.035    25.847    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.064    25.911    out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.911    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                 11.302    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.400ns (14.877%)  route 8.010ns (85.122%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 25.633 - 20.833 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.563     5.094    lsi_inst/fxclk
    SLICE_X31Y39         FDRE                                         r  lsi_inst/out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  lsi_inst/out_addr_reg[3]/Q
                         net (fo=128, routed)         6.557    12.107    lsi_inst/out_addr[3]
    SLICE_X60Y16         MUXF8 (Prop_muxf8_S_O)       0.283    12.390 r  lsi_inst/out_data_reg[31]_i_10/O
                         net (fo=1, routed)           1.453    13.843    lsi_inst/out_data_reg[31]_i_10_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.319    14.162 r  lsi_inst/out_data[31]_i_4/O
                         net (fo=1, routed)           0.000    14.162    lsi_inst/out_data[31]_i_4_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I0_O)      0.238    14.400 r  lsi_inst/out_data_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    14.400    lsi_inst/out_data_reg[31]_i_2_n_0
    SLICE_X48Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    14.504 r  lsi_inst/out_data_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    14.504    mem[31]
    SLICE_X48Y11         FDRE                                         r  out_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.448    25.633    fxclk
    SLICE_X48Y11         FDRE                                         r  out_data_reg[31]/C
                         clock pessimism              0.187    25.820    
                         clock uncertainty           -0.035    25.785    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.064    25.849    out_data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.849    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.431ns  (required time - arrival time)
  Source:                 lsi_inst/out_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 0.456ns (5.029%)  route 8.612ns (94.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 25.635 - 20.833 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.552     5.083    lsi_inst/fxclk
    SLICE_X37Y29         FDRE                                         r  lsi_inst/out_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  lsi_inst/out_strobe_reg/Q
                         net (fo=32, routed)          8.612    14.151    out_strobe
    SLICE_X11Y8          FDRE                                         r  out_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.450    25.635    fxclk
    SLICE_X11Y8          FDRE                                         r  out_data_reg[28]/C
                         clock pessimism              0.187    25.822    
                         clock uncertainty           -0.035    25.787    
    SLICE_X11Y8          FDRE (Setup_fdre_C_CE)      -0.205    25.582    out_data_reg[28]
  -------------------------------------------------------------------
                         required time                         25.582    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 11.431    

Slack (MET) :             11.652ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.369ns (14.933%)  route 7.799ns (85.067%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 25.698 - 20.833 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8625, routed)        1.563     5.094    lsi_inst/fxclk
    SLICE_X31Y39         FDRE                                         r  lsi_inst/out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  lsi_inst/out_addr_reg[3]/Q
                         net (fo=128, routed)         6.832    12.382    lsi_inst/out_addr[3]
    SLICE_X60Y17         MUXF8 (Prop_muxf8_S_O)       0.283    12.665 r  lsi_inst/out_data_reg[29]_i_23/O
                         net (fo=1, routed)           0.967    13.632    lsi_inst/out_data_reg[29]_i_23_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.319    13.951 r  lsi_inst/out_data[29]_i_7/O
                         net (fo=1, routed)           0.000    13.951    lsi_inst/out_data[29]_i_7_n_0
    SLICE_X58Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    14.168 r  lsi_inst/out_data_reg[29]_i_3/O
                         net (fo=1, routed)           0.000    14.168    lsi_inst/out_data_reg[29]_i_3_n_0
    SLICE_X58Y14         MUXF8 (Prop_muxf8_I1_O)      0.094    14.262 r  lsi_inst/out_data_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    14.262    mem[29]
    SLICE_X58Y14         FDRE                                         r  out_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8625, routed)        1.513    25.698    fxclk
    SLICE_X58Y14         FDRE                                         r  out_data_reg[29]/C
                         clock pessimism              0.187    25.885    
                         clock uncertainty           -0.035    25.850    
    SLICE_X58Y14         FDRE (Setup_fdre_C_D)        0.064    25.914    out_data_reg[29]
  -------------------------------------------------------------------
                         required time                         25.914    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                 11.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[8][20]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.591%)  route 0.255ns (64.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.556     1.447    lsi_inst/fxclk
    SLICE_X36Y18         FDRE                                         r  lsi_inst/in_data_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lsi_inst/in_data_reg[20]_rep/Q
                         net (fo=64, routed)          0.255     1.843    lsi_inst_n_389
    SLICE_X34Y15         FDRE                                         r  mem_reg[8][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.825     1.961    fxclk
    SLICE_X34Y15         FDRE                                         r  mem_reg[8][20]/C
                         clock pessimism             -0.250     1.711    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.052     1.763    mem_reg[8][20]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lsi_inst/read_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lsi_inst/out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.997%)  route 0.274ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.561     1.452    lsi_inst/fxclk
    SLICE_X43Y39         FDRE                                         r  lsi_inst/read_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  lsi_inst/read_reg_reg[35]/Q
                         net (fo=9, routed)           0.274     1.866    lsi_inst/read_reg_reg_n_0_[35]
    SLICE_X31Y39         FDRE                                         r  lsi_inst/out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.830     1.966    lsi_inst/fxclk
    SLICE_X31Y39         FDRE                                         r  lsi_inst/out_addr_reg[3]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.070     1.786    lsi_inst/out_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[18]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[176][18]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.650%)  route 0.278ns (66.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.566     1.457    lsi_inst/fxclk
    SLICE_X13Y44         FDRE                                         r  lsi_inst/in_data_reg[18]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  lsi_inst/in_data_reg[18]_rep__0/Q
                         net (fo=64, routed)          0.278     1.876    lsi_inst_n_367
    SLICE_X13Y53         FDRE                                         r  mem_reg[176][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.833     1.970    fxclk
    SLICE_X13Y53         FDRE                                         r  mem_reg[176][18]/C
                         clock pessimism             -0.245     1.725    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.070     1.795    mem_reg[176][18]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[6][20]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.657%)  route 0.291ns (67.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.556     1.447    lsi_inst/fxclk
    SLICE_X36Y18         FDRE                                         r  lsi_inst/in_data_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lsi_inst/in_data_reg[20]_rep/Q
                         net (fo=64, routed)          0.291     1.878    lsi_inst_n_389
    SLICE_X32Y15         FDRE                                         r  mem_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.826     1.962    fxclk
    SLICE_X32Y15         FDRE                                         r  mem_reg[6][20]/C
                         clock pessimism             -0.250     1.712    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.070     1.782    mem_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[18]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[229][18]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.076%)  route 0.248ns (65.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.563     1.454    lsi_inst/fxclk
    SLICE_X35Y47         FDRE                                         r  lsi_inst/in_data_reg[18]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.582 r  lsi_inst/in_data_reg[18]_rep__1/Q
                         net (fo=64, routed)          0.248     1.829    lsi_inst_n_335
    SLICE_X34Y55         FDRE                                         r  mem_reg[229][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.828     1.965    fxclk
    SLICE_X34Y55         FDRE                                         r  mem_reg[229][18]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.006     1.726    mem_reg[229][18]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.644%)  route 0.291ns (67.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.556     1.447    lsi_inst/fxclk
    SLICE_X36Y18         FDRE                                         r  lsi_inst/in_data_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lsi_inst/in_data_reg[20]_rep/Q
                         net (fo=64, routed)          0.291     1.879    lsi_inst_n_389
    SLICE_X34Y14         FDRE                                         r  mem_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.826     1.962    fxclk
    SLICE_X34Y14         FDRE                                         r  mem_reg[5][20]/C
                         clock pessimism             -0.250     1.712    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.063     1.775    mem_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.477%)  route 0.293ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.556     1.447    lsi_inst/fxclk
    SLICE_X36Y18         FDRE                                         r  lsi_inst/in_data_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lsi_inst/in_data_reg[20]_rep/Q
                         net (fo=64, routed)          0.293     1.881    lsi_inst_n_389
    SLICE_X35Y16         FDRE                                         r  mem_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.824     1.960    fxclk
    SLICE_X35Y16         FDRE                                         r  mem_reg[7][20]/C
                         clock pessimism             -0.250     1.710    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.066     1.776    mem_reg[7][20]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[18]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[232][18]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.459%)  route 0.243ns (65.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.563     1.454    lsi_inst/fxclk
    SLICE_X35Y47         FDRE                                         r  lsi_inst/in_data_reg[18]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.582 r  lsi_inst/in_data_reg[18]_rep__1/Q
                         net (fo=64, routed)          0.243     1.825    lsi_inst_n_335
    SLICE_X34Y54         FDRE                                         r  mem_reg[232][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.828     1.965    fxclk
    SLICE_X34Y54         FDRE                                         r  mem_reg[232][18]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)        -0.001     1.719    mem_reg[232][18]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[19]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[181][19]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.567%)  route 0.306ns (68.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.566     1.457    lsi_inst/fxclk
    SLICE_X15Y44         FDRE                                         r  lsi_inst/in_data_reg[19]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  lsi_inst/in_data_reg[19]_rep__0/Q
                         net (fo=64, routed)          0.306     1.903    lsi_inst_n_366
    SLICE_X11Y51         FDRE                                         r  mem_reg[181][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.834     1.971    fxclk
    SLICE_X11Y51         FDRE                                         r  mem_reg[181][19]/C
                         clock pessimism             -0.245     1.726    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.066     1.792    mem_reg[181][19]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[17]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[200][17]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8625, routed)        0.556     1.447    lsi_inst/fxclk
    SLICE_X36Y18         FDRE                                         r  lsi_inst/in_data_reg[17]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lsi_inst/in_data_reg[17]_rep__1/Q
                         net (fo=64, routed)          0.298     1.886    lsi_inst_n_336
    SLICE_X30Y12         FDRE                                         r  mem_reg[200][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8625, routed)        0.828     1.964    fxclk
    SLICE_X30Y12         FDRE                                         r  mem_reg[200][17]/C
                         clock pessimism             -0.250     1.714    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.059     1.773    mem_reg[200][17]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fxclk_in
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { fxclk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0  fxclk_buf/I
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X13Y33   lsi_inst/data_clk_buf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X37Y29   lsi_inst/data_clk_buf_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X37Y29   lsi_inst/data_clk_buf_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X37Y29   lsi_inst/dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X37Y29   lsi_inst/do_write_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X35Y47   lsi_inst/in_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X35Y47   lsi_inst/in_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X34Y39   lsi_inst/in_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X31Y47   lsi_inst/in_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X34Y39   lsi_inst/in_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X11Y34   mem_reg[134][14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X57Y33   mem_reg[174][25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X57Y33   mem_reg[174][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X51Y61   mem_reg[174][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X12Y15   mem_reg[255][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X12Y15   mem_reg[255][17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X12Y15   mem_reg[255][21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X12Y15   mem_reg[255][28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X60Y24   mem_reg[45][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X35Y47   lsi_inst/in_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X35Y47   lsi_inst/in_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X34Y39   lsi_inst/in_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X31Y47   lsi_inst/in_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X38Y42   lsi_inst/in_addr_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X31Y47   lsi_inst/in_addr_reg[3]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X35Y47   lsi_inst/in_addr_reg[3]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X40Y44   mem_reg[113][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X8Y42    mem_reg[113][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X8Y42    mem_reg[113][1]/C



