Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Tue Apr 17 22:46:51 2018
| Host             : c125m-17.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command          : report_power -file z1top_power_routed.rpt -pb z1top_power_summary_routed.pb -rpx z1top_power_routed.rpx
| Design           : z1top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 21.831 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 20.728                           |
| Device Static (W)        | 1.103                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     6.249 |     2332 |       --- |             --- |
|   LUT as Logic           |     5.697 |     1357 |     53200 |            2.55 |
|   LUT as Distributed RAM |     0.191 |       48 |     17400 |            0.28 |
|   CARRY4                 |     0.182 |       82 |     13300 |            0.62 |
|   Register               |     0.149 |      460 |    106400 |            0.43 |
|   F7/F8 Muxes            |     0.018 |       32 |     53200 |            0.06 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      125 |       --- |             --- |
| Signals                  |     8.757 |     2138 |       --- |             --- |
| Block RAM                |     1.984 |       36 |       140 |           25.71 |
| PLL                      |     2.906 |        1 |         4 |           25.00 |
| I/O                      |     0.833 |       23 |       125 |           18.40 |
| Static Power             |     1.103 |          |           |                 |
| Total                    |    21.831 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    17.720 |      17.400 |      0.320 |
| Vccaux    |       1.800 |     1.480 |       1.380 |      0.100 |
| Vcco33    |       3.300 |     0.207 |       0.206 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.231 |       0.164 |      0.067 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| z1top                                          |    20.728 |
|   CPU                                          |    16.774 |
|     BIOS                                       |     1.504 |
|       U0                                       |     1.504 |
|         inst_blk_mem_gen                       |     1.504 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.504 |
|             valid.cstr                         |     1.504 |
|               ramloop[0].ram.r                 |     0.371 |
|                 prim_init.ram                  |     0.371 |
|               ramloop[1].ram.r                 |     0.394 |
|                 prim_init.ram                  |     0.394 |
|               ramloop[2].ram.r                 |     0.397 |
|                 prim_init.ram                  |     0.397 |
|               ramloop[3].ram.r                 |     0.342 |
|                 prim_init.ram                  |     0.342 |
|     IMEM                                       |     1.393 |
|       U0                                       |     1.393 |
|         inst_blk_mem_gen                       |     1.393 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.393 |
|             valid.cstr                         |     1.393 |
|               has_mux_b.B                      |     0.455 |
|               ramloop[0].ram.r                 |     0.042 |
|                 prim_init.ram                  |     0.042 |
|               ramloop[10].ram.r                |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[11].ram.r                |     0.052 |
|                 prim_init.ram                  |     0.052 |
|               ramloop[12].ram.r                |     0.038 |
|                 prim_init.ram                  |     0.038 |
|               ramloop[13].ram.r                |     0.035 |
|                 prim_init.ram                  |     0.035 |
|               ramloop[14].ram.r                |     0.065 |
|                 prim_init.ram                  |     0.065 |
|               ramloop[15].ram.r                |     0.099 |
|                 prim_init.ram                  |     0.099 |
|               ramloop[1].ram.r                 |     0.030 |
|                 prim_init.ram                  |     0.030 |
|               ramloop[2].ram.r                 |     0.056 |
|                 prim_init.ram                  |     0.056 |
|               ramloop[3].ram.r                 |     0.062 |
|                 prim_init.ram                  |     0.062 |
|               ramloop[4].ram.r                 |     0.035 |
|                 prim_init.ram                  |     0.035 |
|               ramloop[5].ram.r                 |     0.033 |
|                 prim_init.ram                  |     0.033 |
|               ramloop[6].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[7].ram.r                 |     0.048 |
|                 prim_init.ram                  |     0.048 |
|               ramloop[8].ram.r                 |     0.082 |
|                 prim_init.ram                  |     0.082 |
|               ramloop[9].ram.r                 |     0.078 |
|                 prim_init.ram                  |     0.078 |
|     d_mem                                      |     1.561 |
|       U0                                       |     1.561 |
|         inst_blk_mem_gen                       |     1.561 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.561 |
|             valid.cstr                         |     1.561 |
|               has_mux_a.A                      |     0.694 |
|               ramloop[0].ram.r                 |     0.033 |
|                 prim_init.ram                  |     0.033 |
|               ramloop[10].ram.r                |     0.095 |
|                 prim_init.ram                  |     0.095 |
|               ramloop[11].ram.r                |     0.048 |
|                 prim_init.ram                  |     0.048 |
|               ramloop[12].ram.r                |     0.041 |
|                 prim_init.ram                  |     0.041 |
|               ramloop[13].ram.r                |     0.034 |
|                 prim_init.ram                  |     0.034 |
|               ramloop[14].ram.r                |     0.048 |
|                 prim_init.ram                  |     0.048 |
|               ramloop[15].ram.r                |     0.096 |
|                 prim_init.ram                  |     0.096 |
|               ramloop[1].ram.r                 |     0.034 |
|                 prim_init.ram                  |     0.034 |
|               ramloop[2].ram.r                 |     0.052 |
|                 prim_init.ram                  |     0.052 |
|               ramloop[3].ram.r                 |     0.058 |
|                 prim_init.ram                  |     0.058 |
|               ramloop[4].ram.r                 |     0.032 |
|                 prim_init.ram                  |     0.032 |
|               ramloop[5].ram.r                 |     0.035 |
|                 prim_init.ram                  |     0.035 |
|               ramloop[6].ram.r                 |     0.050 |
|                 prim_init.ram                  |     0.050 |
|               ramloop[7].ram.r                 |     0.053 |
|                 prim_init.ram                  |     0.053 |
|               ramloop[8].ram.r                 |     0.087 |
|                 prim_init.ram                  |     0.087 |
|               ramloop[9].ram.r                 |     0.071 |
|                 prim_init.ram                  |     0.071 |
|     on_chip_uart                               |     6.218 |
|       uareceive                                |     5.620 |
|       uatransmit                               |     0.589 |
|     reggie                                     |     4.134 |
|       register_reg_r1_0_31_0_5                 |     0.032 |
|       register_reg_r1_0_31_12_17               |     0.025 |
|       register_reg_r1_0_31_18_23               |     0.025 |
|       register_reg_r1_0_31_24_29               |     0.022 |
|       register_reg_r1_0_31_30_31               |     0.009 |
|       register_reg_r1_0_31_6_11                |     0.029 |
|       register_reg_r2_0_31_0_5                 |     0.032 |
|       register_reg_r2_0_31_12_17               |     0.022 |
|       register_reg_r2_0_31_18_23               |     0.023 |
|       register_reg_r2_0_31_24_29               |     0.020 |
|       register_reg_r2_0_31_30_31               |     0.009 |
|       register_reg_r2_0_31_6_11                |     0.026 |
|   b_parser                                     |     0.115 |
|     button_debouncer                           |     0.107 |
|     button_edge_detector                       |     0.008 |
|     button_synchronizer                        |     0.000 |
+------------------------------------------------+-----------+


