{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543392229585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543392229593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 03:03:49 2018 " "Processing started: Wed Nov 28 03:03:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543392229593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392229593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off render -c render " "Command: quartus_map --read_settings_files=on --write_settings_files=off render -c render" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392229593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543392230682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543392230682 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ballMoveTest.v(62) " "Verilog HDL syntax warning at ballMoveTest.v(62): extra block comment delimiter characters /* within block comment" {  } { { "../ballMove/ballMoveTest.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 62 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392244414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeeb/desktop/ballmove/ballmovetest.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/ballmove/ballmovetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballMoveTest " "Found entity 1: ballMoveTest" {  } { { "../ballMove/ballMoveTest.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ballMove.v(23) " "Verilog HDL information at ballMove.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543392244425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeeb/desktop/ballmove/ballmove.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/adeeb/desktop/ballmove/ballmove.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballMoveDataPath " "Found entity 1: ballMoveDataPath" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244427 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballMoveControlPath " "Found entity 2: ballMoveControlPath" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "rectangletTest/vga_adapter/vga_pll.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "rectangletTest/vga_adapter/vga_controller.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "rectangletTest/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244460 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "renderTest.v(56) " "Verilog HDL syntax warning at renderTest.v(56): extra block comment delimiter characters /* within block comment" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 56 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392244468 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \")\" renderTest.v(167) " "Verilog HDL syntax error at renderTest.v(167) near text: \"\]\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 167 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543392244469 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "renderTest renderTest.v(89) " "Ignored design unit \"renderTest\" at renderTest.v(89) due to previous errors" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 89 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543392244469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rendertest.v 0 0 " "Found 0 design units, including 0 entities, in source file rendertest.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "render.v 2 2 " "Found 2 design units, including 2 entities, in source file render.v" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Found entity 1: render" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244480 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawCtrlTest.v(314) " "Verilog HDL information at drawCtrlTest.v(314): always construct contains both blocking and non-blocking assignments" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 314 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543392244488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawctrltest/drawctrltest.v 3 3 " "Found 3 design units, including 3 entities, in source file drawctrltest/drawctrltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawCtrlTest " "Found entity 1: drawCtrlTest" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244491 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawCtrl_Ctrl " "Found entity 2: drawCtrl_Ctrl" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244491 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawCtrl_dataPath " "Found entity 3: drawCtrl_dataPath" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244491 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "rectangletTest.v(56) " "Verilog HDL syntax warning at rectangletTest.v(56): extra block comment delimiter characters /* within block comment" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 56 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392244498 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "rectangletTest.v(76) " "Verilog HDL syntax warning at rectangletTest.v(76): extra block comment delimiter characters /* within block comment" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 76 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392244498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/rectanglettest.v 3 3 " "Found 3 design units, including 3 entities, in source file rectanglettest/rectanglettest.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectangleTop " "Found entity 1: rectangleTop" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244502 ""} { "Info" "ISGN_ENTITY_NAME" "2 rectangleData " "Found entity 2: rectangleData" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244502 ""} { "Info" "ISGN_ENTITY_NAME" "3 rectangleCtrl " "Found entity 3: rectangleCtrl" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392244502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/rectangle.v 0 0 " "Found 0 design units, including 0 entities, in source file rectanglettest/rectangle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adeeb/Desktop/render/output_files/render.map.smsg " "Generated suppressed messages file C:/Users/adeeb/Desktop/render/output_files/render.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244543 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543392244670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 28 03:04:04 2018 " "Processing ended: Wed Nov 28 03:04:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543392244670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543392244670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543392244670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392244670 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392245367 ""}
