Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 20 20:33:35 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SIPO_timing_summary_routed.rpt -pb SIPO_timing_summary_routed.pb -rpx SIPO_timing_summary_routed.rpx -warn_on_violation
| Design       : SIPO
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btn (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 4.070ns (65.725%)  route 2.123ns (34.275%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  led_reg[2]_lopt_replica/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.123     2.641    led_reg[2]_lopt_replica_1
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.193 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.193    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.092ns (66.317%)  route 2.079ns (33.683%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  led_reg[5]_lopt_replica/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.079     2.597    led_reg[5]_lopt_replica_1
    U13                  OBUF (Prop_obuf_I_O)         3.574     6.171 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.171    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.038ns (66.202%)  route 2.061ns (33.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE                         0.000     0.000 r  led_reg[4]_lopt_replica/C
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.061     2.579    led_reg[4]_lopt_replica_1
    T19                  OBUF (Prop_obuf_I_O)         3.520     6.099 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.099    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 4.005ns (66.918%)  route 1.980ns (33.082%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=3, routed)           1.980     2.436    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.985 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.985    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 4.063ns (70.896%)  route 1.668ns (29.104%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  led_reg[6]_lopt_replica/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.668     2.186    led_reg[6]_lopt_replica_1
    V20                  OBUF (Prop_obuf_I_O)         3.545     5.730 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.730    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 4.065ns (70.999%)  route 1.660ns (29.001%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[7]/Q
                         net (fo=1, routed)           1.660     2.178    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547     5.725 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.725    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 4.055ns (70.859%)  route 1.668ns (29.141%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.668     2.186    led_reg[3]_lopt_replica_1
    T20                  OBUF (Prop_obuf_I_O)         3.537     5.723 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.723    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 4.005ns (70.631%)  route 1.665ns (29.369%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE                         0.000     0.000 r  led_reg[1]_lopt_replica/C
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.121    led_reg[1]_lopt_replica_1
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.670 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.670    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 1.447ns (60.592%)  route 0.941ns (39.408%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF_inst/O
                         net (fo=1, routed)           0.941     2.388    sw_IBUF
    SLICE_X43Y17         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.759ns  (logic 0.518ns (29.447%)  route 1.241ns (70.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[4]/Q
                         net (fo=2, routed)           1.241     1.759    led_OBUF[4]
    SLICE_X42Y31         FDRE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    led_OBUF[6]
    SLICE_X42Y17         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[3]/Q
                         net (fo=2, routed)           0.122     0.286    led_OBUF[3]
    SLICE_X42Y19         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[1]/Q
                         net (fo=2, routed)           0.131     0.295    led_OBUF[1]
    SLICE_X43Y19         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.055%)  route 0.186ns (56.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=3, routed)           0.186     0.327    led_OBUF[0]
    SLICE_X43Y21         FDRE                                         r  led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.673%)  route 0.180ns (52.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[5]/Q
                         net (fo=2, routed)           0.180     0.344    led_OBUF[5]
    SLICE_X42Y17         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.673%)  route 0.180ns (52.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[5]/Q
                         net (fo=2, routed)           0.180     0.344    led_OBUF[5]
    SLICE_X42Y17         FDRE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.363%)  route 0.247ns (63.637%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=3, routed)           0.247     0.388    led_OBUF[0]
    SLICE_X42Y21         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.164ns (37.457%)  route 0.274ns (62.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[3]/Q
                         net (fo=2, routed)           0.274     0.438    led_OBUF[3]
    SLICE_X42Y9          FDRE                                         r  led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]/Q
                         net (fo=2, routed)           0.340     0.481    led_OBUF[2]
    SLICE_X42Y19         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]/Q
                         net (fo=2, routed)           0.340     0.481    led_OBUF[2]
    SLICE_X42Y19         FDRE                                         r  led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





