# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sin_final.srcs/sources_1/ip/fcompare/sim/fcompare.vhd" \
"../../../../sin_final.srcs/sources_1/ip/float_to_fixed/sim/float_to_fixed.vhd" \
"../../../../sin_final.srcs/sources_1/ip/fixed_to_float/sim/fixed_to_float.vhd" \
"../../../../sin_final.srcs/sources_1/ip/fdiv/sim/fdiv.vhd" \
"../../../../sin_final.srcs/sources_1/ip/fmult/sim/fmult.vhd" \
"../../../../sin_final.srcs/sources_1/ip/falu/sim/falu.vhd" \

# Do not sort compile order
nosort
