-------------------------------------------------------------------------------
-- Company     : Barcelona Supercomputing Center (BSC)
-- Engineer    : Daniel Jimï¿½nez Mazure
-- *******************************************************************
-- File       : Bitonic_Network.vhd
-- Author     : $Autor: dasjimaz@gmail.com $
-- Date       : $Date: 2021-05-06 $
-- Revisions  : $Revision: $
-- Last update: 2021-05-07
-- *******************************************************************
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: Bitonic Network. Merge stage:
-- 1) Sort a Bitonic sequence 
-------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_misc.all;
use IEEE.NUMERIC_STD.all;
use std.textio.all;
use ieee.std_logic_textio.all;

library work;
use work.Bitonic_Network_pkg.all;

entity bitonic2sortNode is
  generic (
    G_ELEMENT_WIDTH : integer := 64
  );
  port (
    CLK        : in std_logic;
    BITONIC_IN : in t_network_array(0 to 7);
    SORTED_OUT : out t_network_array(0 to 7)
  );
end bitonic2sortNode;

-------------------------------------------------------------------------------
-- Arch
-- Not using components anymore but using direct entity instantiation
-------------------------------------------------------------------------------

architecture RTL of bitonic2sortNode is

  -----------------------------------------------------------------------------
  -- SIGNALS
  -----------------------------------------------------------------------------

  signal s_sort_node  : t_network_array(0 to 7);
  signal s2_sort_node : t_network_array(0 to 7);
  signal s3_sort_node : t_network_array(0 to 7);

begin -- architecture RTL

  -----------------------------------------------------------------------------
  -- First Stage
  -----------------------------------------------------------------------------  

  Inst_bitonic8elements_0_0 : entity work.bitonicNode
  generic map(
    G_ELEMENT_WIDTH => G_ELEMENT_WIDTH,
    G_REG_OUT       => 0,
    G_LENGTH        => 4,
    G_DIRECTION     => "RIGHT"
  )
  port map(
    CLK          => CLK,
    ELEMENTS_IN  => BITONIC_IN,
    ELEMENTS_OUT => s_sort_node
  );
  -----------------------------------------------------------------------------
  -- Second Stage
  -----------------------------------------------------------------------------
  GEN_BITONIC_2ND_STAGE : for i in 0 to 1 generate
  Inst_bitonic4elements_1_i : entity work.bitonicNode
  generic map(
    G_ELEMENT_WIDTH => G_ELEMENT_WIDTH,
    G_REG_OUT       => 1,
    G_LENGTH        => 2,
    G_DIRECTION     => "RIGHT"
  )
  port map(
    CLK             => CLK,
    ELEMENTS_IN(0)  => s_sort_node(4*i),
    ELEMENTS_IN(1)  => s_sort_node(4*i+1),
    ELEMENTS_IN(2)  => s_sort_node(4*i+2),
    ELEMENTS_IN(3)  => s_sort_node(4*i+3),
    ELEMENTS_OUT(0) => s2_sort_node(4*i),
    ELEMENTS_OUT(1) => s2_sort_node(4*i+1),
    ELEMENTS_OUT(2) => s2_sort_node(4*i+2),
    ELEMENTS_OUT(3) => s2_sort_node(4*i+3)
  );
  end generate GEN_BITONIC_2ND_STAGE;


  -----------------------------------------------------------------------------
  -- Third Stage
  -----------------------------------------------------------------------------

  GEN_BITONIC_3RD_STAGE : for i in 0 to 3 generate
  Inst_bitonic2elements_2_i : entity work.bitonicNode
  generic map(
    G_ELEMENT_WIDTH => G_ELEMENT_WIDTH,
    G_REG_OUT       => 0,
    G_LENGTH        => 1,
    G_DIRECTION     => "RIGHT"
  )
  port map(
    CLK             => CLK,
    ELEMENTS_IN(0)  => s2_sort_node(2*i),
    ELEMENTS_IN(1)  => s2_sort_node(2*i+1),
    ELEMENTS_OUT(0) => SORTED_OUT(2*i),
    ELEMENTS_OUT(1) => SORTED_OUT(2*i+1)
  );
  end generate GEN_BITONIC_3RD_STAGE;



end architecture RTL;