#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 26 20:51:23 2019
# Process ID: 10540
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14356 C:\Users\David\Desktop\BIKE KeyGen\KeyGen-3\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 900.938 ; gain = 144.777
open_run impl_2
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1649.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1649.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  SRLC16E => SRL16E: 120 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1743.410 ; gain = 797.754
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.805 ; gain = 0.000
set_property strategy Performance_ExtraTimingOpt [get_runs impl_2]
update_ip_catalog
update_ip_catalog
reset_run synth_6
save_constraints -force
launch_runs impl_2 -jobs 6
[Fri Apr 26 20:55:01 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 20:55:02 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1930.121 ; gain = 3.023
refresh_design
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2056.996 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2056.996 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.410 ; gain = 28.156
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_clock -period 5.000 -name clk -waveform {0.000 2.500} [get_ports clk]
save_constraints
reset_run synth_6
launch_runs synth_6 -jobs 6
[Sun Apr 28 12:07:22 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2086.117 ; gain = 1.000
close_design
open_run synth_6 -name synth_6
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_2 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
[Sun Apr 28 12:12:48 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-3/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2189.516 ; gain = 19.922
open_run impl_2
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2319.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2319.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  SRLC16E => SRL16E: 120 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2371.527 ; gain = 4.680
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 12:21:19 2019...
