$date
	Tue Sep  2 19:12:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_multiplier_8bit $end
$var wire 4 ! P [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & pp0 $end
$var wire 1 ' pp2 $end
$var wire 1 ( pp3 $end
$var wire 1 ) pp1 $end
$var wire 2 * columna4 [1:0] $end
$var wire 2 + columna2 [1:0] $end
$var wire 2 , columna1 [1:0] $end
$var wire 4 - P [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 -
b0 ,
b1 +
b1 *
1)
1(
0'
0&
b1 %
b10 $
b1 #
b10 "
b1010 !
$end
#10000
b11 "
b11 $
#20000
b0 +
0)
b1 ,
1&
1'
b1001 !
b1001 -
b1 *
0(
b10 #
b10 %
b1 "
b1 $
#30000
b1 +
1)
b10 !
b10 -
b0 ,
0&
b0 *
0'
b1 #
b1 %
#40000
b1010 !
b1010 -
b1 *
1(
b11 "
b11 $
#50000
b0 +
0)
b0 !
b0 -
b0 *
0(
b11 #
b11 %
b10 "
b10 $
#60000
b1 +
1)
b1010 !
b1010 -
b1 *
1(
b1 #
b1 %
b11 "
b11 $
#80000
b0 +
0)
b0 !
b0 -
b0 *
0(
b10 #
b10 %
b10 "
b10 $
#90000
b1 +
1)
b1 *
1(
b1010 !
b1010 -
b0 ,
0&
b1 #
b1 %
b11 "
b11 $
#100000
b0 +
0)
b0 !
b0 -
b0 *
0(
b10 #
b10 %
b10 "
b10 $
#110000
b1 +
1)
b1 *
1(
b1010 !
b1010 -
b0 ,
0&
b1 #
b1 %
b11 "
b11 $
#130000
b0 +
0)
b0 !
b0 -
b0 *
0(
b11 #
b11 %
b1 "
b1 $
#140000
b10 "
b10 $
#150000
b1001 !
b1001 -
b1 ,
1&
b1 *
1'
b10 #
b10 %
b1 "
b1 $
#160000
b0 !
b0 -
b0 ,
0&
b0 *
0'
b11 #
b11 %
#170000
b11 "
b11 $
#180000
b1001 !
b1001 -
b1 ,
1&
b1 *
1'
b10 #
b10 %
b1 "
b1 $
#190000
b1 +
1)
b10 !
b10 -
b0 ,
0&
b0 *
0'
b1 #
b1 %
#200000
