Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jun 18 15:18:24 2019
| Host         : jonas-500R5L running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 455 register/latch pins with no clock driven by root clock pin: clk_cpu (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.402        0.000                      0                   84        0.123        0.000                      0                   84        9.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        11.402        0.000                      0                   84        0.123        0.000                      0                   84        9.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 1.138ns (13.198%)  route 7.484ns (86.802%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.315    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/Q
                         net (fo=58, routed)          4.165     9.998    design_1_i/cpu_vga_dbg_0/U0/Q[4]
    SLICE_X40Y53         LUT5 (Prop_lut5_I1_O)        0.124    10.122 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_40/O
                         net (fo=1, routed)           1.320    11.442    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_40_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.566 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_20/O
                         net (fo=1, routed)           0.409    11.975    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_20_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    12.099 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_8/O
                         net (fo=1, routed)           0.921    13.020    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_8_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I1_O)        0.124    13.144 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_3/O
                         net (fo=1, routed)           0.669    13.814    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_3_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.938 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    13.938    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.482    24.873    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y64         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/C
                         clock pessimism              0.425    25.298    
                         clock uncertainty           -0.035    25.263    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.077    25.340    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         25.340    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 1.598ns (19.650%)  route 6.534ns (80.350%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 24.872 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.314    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.518     5.832 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/Q
                         net (fo=63, routed)          3.313     9.146    design_1_i/cpu_vga_dbg_0/U0/Q[7]
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.152     9.298 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_73/O
                         net (fo=1, routed)           0.935    10.232    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_73_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.326    10.558 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_39/O
                         net (fo=2, routed)           0.818    11.376    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_39_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.152    11.528 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_15/O
                         net (fo=3, routed)           0.564    12.092    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I2_O)        0.326    12.418 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_4/O
                         net (fo=1, routed)           0.904    13.323    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_4_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.447 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    13.447    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.481    24.872    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/C
                         clock pessimism              0.425    25.297    
                         clock uncertainty           -0.035    25.262    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.077    25.339    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         25.339    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             12.013ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.306ns (16.324%)  route 6.694ns (83.676%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.314    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.456     5.770 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/Q
                         net (fo=61, routed)          2.805     8.575    design_1_i/cpu_vga_dbg_0/U0/Q[10]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.727 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_78/O
                         net (fo=4, routed)           1.653    10.380    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_78_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.326    10.706 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_30/O
                         net (fo=1, routed)           0.317    11.023    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_30_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.147 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_14/O
                         net (fo=1, routed)           0.903    12.051    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_14_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.175 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_4/O
                         net (fo=1, routed)           1.016    13.191    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_4_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.315 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    13.315    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.552    24.943    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X36Y68         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/C
                         clock pessimism              0.391    25.334    
                         clock uncertainty           -0.035    25.299    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.029    25.328    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         25.328    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                 12.013    

Slack (MET) :             12.238ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 1.598ns (20.541%)  route 6.182ns (79.459%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.314    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.518     5.832 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/Q
                         net (fo=63, routed)          3.313     9.146    design_1_i/cpu_vga_dbg_0/U0/Q[7]
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.152     9.298 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_73/O
                         net (fo=1, routed)           0.935    10.232    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_73_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.326    10.558 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_39/O
                         net (fo=2, routed)           0.818    11.376    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_39_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.152    11.528 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_15/O
                         net (fo=3, routed)           0.813    12.341    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_15_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.326    12.667 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_5/O
                         net (fo=1, routed)           0.303    12.970    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_5_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    13.094    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556    24.947    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X36Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/C
                         clock pessimism              0.391    25.338    
                         clock uncertainty           -0.035    25.303    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.029    25.332    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         25.332    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 12.238    

Slack (MET) :             13.092ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.704ns (25.028%)  route 5.104ns (74.972%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.399    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y65         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     5.855 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/Q
                         net (fo=98, routed)          2.294     8.149    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep_n_0_[0]
    SLICE_X41Y71         LUT5 (Prop_lut5_I1_O)        0.152     8.301 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_26/O
                         net (fo=2, routed)           0.817     9.118    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_26_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.332     9.450 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_29/O
                         net (fo=1, routed)           0.000     9.450    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_29_n_0
    SLICE_X41Y72         MUXF7 (Prop_muxf7_I1_O)      0.217     9.667 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_22/O
                         net (fo=1, routed)           0.828    10.495    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_22_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.299    10.794 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_11/O
                         net (fo=2, routed)           1.001    11.795    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_11_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.919 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_7/O
                         net (fo=1, routed)           0.165    12.084    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_7_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.208 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    12.208    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_1_n_0
    SLICE_X34Y69         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.476    24.867    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y69         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/C
                         clock pessimism              0.391    25.258    
                         clock uncertainty           -0.035    25.223    
    SLICE_X34Y69         FDRE (Setup_fdre_C_D)        0.077    25.300    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         25.300    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 13.092    

Slack (MET) :             13.420ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.300ns (20.589%)  route 5.014ns (79.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.642     5.310    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/Q
                         net (fo=3, routed)           1.030     6.818    design_1_i/cpu_vga_dbg_0/U0/term_pos[17]
    SLICE_X34Y74         LUT4 (Prop_lut4_I1_O)        0.298     7.116 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18/O
                         net (fo=1, routed)           0.282     7.398    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8/O
                         net (fo=1, routed)           0.494     8.016    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.140 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2/O
                         net (fo=10, routed)          0.478     8.618    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.742 f  design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3/O
                         net (fo=31, routed)          1.720    10.462    design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.152    10.614 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[3]_i_1/O
                         net (fo=2, routed)           1.010    11.624    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[3]
    SLICE_X38Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.550    24.941    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X38Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)       -0.253    25.044    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         25.044    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 13.420    

Slack (MET) :             13.526ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.300ns (20.999%)  route 4.891ns (79.001%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.642     5.310    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/Q
                         net (fo=3, routed)           1.030     6.818    design_1_i/cpu_vga_dbg_0/U0/term_pos[17]
    SLICE_X34Y74         LUT4 (Prop_lut4_I1_O)        0.298     7.116 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18/O
                         net (fo=1, routed)           0.282     7.398    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8/O
                         net (fo=1, routed)           0.494     8.016    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.140 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2/O
                         net (fo=10, routed)          0.478     8.618    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.742 f  design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3/O
                         net (fo=31, routed)          1.718    10.460    design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.152    10.612 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[4]_i_1/O
                         net (fo=2, routed)           0.889    11.501    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[4]
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.476    24.867    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[4]/C
                         clock pessimism              0.425    25.292    
                         clock uncertainty           -0.035    25.257    
    SLICE_X34Y70         FDCE (Setup_fdce_C_D)       -0.230    25.027    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 13.526    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.300ns (21.225%)  route 4.825ns (78.775%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.642     5.310    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/Q
                         net (fo=3, routed)           1.030     6.818    design_1_i/cpu_vga_dbg_0/U0/term_pos[17]
    SLICE_X34Y74         LUT4 (Prop_lut4_I1_O)        0.298     7.116 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18/O
                         net (fo=1, routed)           0.282     7.398    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8/O
                         net (fo=1, routed)           0.494     8.016    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.140 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2/O
                         net (fo=10, routed)          0.478     8.618    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.742 f  design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3/O
                         net (fo=31, routed)          1.720    10.462    design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.152    10.614 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[3]_i_1/O
                         net (fo=2, routed)           0.821    11.435    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[3]
    SLICE_X38Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.550    24.941    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X38Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[3]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)       -0.236    25.061    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         25.061    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.691ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 1.300ns (21.637%)  route 4.708ns (78.363%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.642     5.310    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[17]/Q
                         net (fo=3, routed)           1.030     6.818    design_1_i/cpu_vga_dbg_0/U0/term_pos[17]
    SLICE_X34Y74         LUT4 (Prop_lut4_I1_O)        0.298     7.116 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18/O
                         net (fo=1, routed)           0.282     7.398    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_18_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8/O
                         net (fo=1, routed)           0.494     8.016    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_8_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.140 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2/O
                         net (fo=10, routed)          0.478     8.618    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_2_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.742 f  design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3/O
                         net (fo=31, routed)          1.718    10.460    design_1_i/cpu_vga_dbg_0/U0/term_pos[11]_i_3_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.152    10.612 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[4]_i_1/O
                         net (fo=2, routed)           0.706    11.318    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[4]
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.476    24.867    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
                         clock pessimism              0.425    25.292    
                         clock uncertainty           -0.035    25.257    
    SLICE_X34Y70         FDCE (Setup_fdce_C_D)       -0.247    25.010    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         25.010    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 13.691    

Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.726ns (28.089%)  route 4.419ns (71.911%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 24.870 - 20.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.399    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y65         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     5.855 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/Q
                         net (fo=98, routed)          2.186     8.041    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep_n_0_[0]
    SLICE_X42Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.165 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_29/O
                         net (fo=1, routed)           0.806     8.971    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_29_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.095 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_18/O
                         net (fo=1, routed)           0.000     9.095    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_18_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     9.309 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]_i_11/O
                         net (fo=1, routed)           0.823    10.132    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]_i_11_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.429 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_8/O
                         net (fo=1, routed)           0.000    10.429    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_8_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.641 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]_i_3/O
                         net (fo=1, routed)           0.604    11.245    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]_i_3_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.299    11.544 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    11.544    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_1_n_0
    SLICE_X35Y67         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479    24.870    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y67         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/C
                         clock pessimism              0.391    25.261    
                         clock uncertainty           -0.035    25.226    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.029    25.255    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         25.255    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                 13.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.668%)  route 0.195ns (54.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.549     1.461    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/Q
                         net (fo=40, routed)          0.195     1.820    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.588%)  route 0.234ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.462    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/Q
                         net (fo=28, routed)          0.234     1.837    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.062%)  route 0.261ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.549     1.461    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/Q
                         net (fo=61, routed)          0.261     1.863    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[10]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.513%)  route 0.251ns (60.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.549     1.461    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/Q
                         net (fo=63, routed)          0.251     1.876    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[7]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.208%)  route 0.297ns (67.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.549     1.461    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/Q
                         net (fo=53, routed)          0.297     1.899    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[9]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.544%)  route 0.297ns (64.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.462    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X32Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/Q
                         net (fo=15, routed)          0.297     1.923    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.675%)  route 0.323ns (66.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.549     1.461    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X32Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/Q
                         net (fo=17, routed)          0.323     1.948    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[11]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.547     1.459    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/Q
                         net (fo=2, routed)           0.087     1.687    design_1_i/cpu_vga_dbg_0/U0/s_wr_reg_n_0
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.732 r  design_1_i/cpu_vga_dbg_0/U0/s_wr_i_1/O
                         net (fo=1, routed)           0.056     1.788    design_1_i/cpu_vga_dbg_0/U0/s_wr_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.814     1.973    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y73         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/C
                         clock pessimism             -0.514     1.459    
    SLICE_X35Y73         FDCE (Hold_fdce_C_D)         0.070     1.529    design_1_i/cpu_vga_dbg_0/U0/s_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.494    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y65         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141     1.635 f  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[0]/Q
                         net (fo=17, routed)          0.206     1.840    design_1_i/cpu_vga_dbg_0/U0/Q[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[0]_i_1/O
                         net (fo=2, routed)           0.000     1.885    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[0]
    SLICE_X37Y65         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     2.009    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y65         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X37Y65         FDCE (Hold_fdce_C_D)         0.092     1.586    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.165%)  route 0.380ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.462    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[2]/Q
                         net (fo=42, routed)          0.380     2.006    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y30    design_1_i/terminal_vga_0/U0/font_rom_0/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y76    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y75    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y75    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y76    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y76    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y76    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y75    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y75    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y76    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C



