# -->START EXCLUDE FROM EXTERNAL
#**********************************************************************
#                                                                      *
#                          INTEL CONFIDENTIAL                          *
#                                                                      *
#  Copyright (c) 2016 Intel Corporation All Rights Reserved.           *
#  The source code contained or described herein and all documents     *
#  related to the source code ("Material") are owned by Intel          *
#  Corporation or its suppliers or licensors. Title to the Material    *
#  remains with Intel Corporation or its suppliers and licensors. The  *
#  Material contains trade secrets and proprietary and confidential    *
#  information of Intel or its suppliers and licensors. The Material   *
#  is protected by worldwide copyright and trade secret laws and treaty*
#  provisions. No part of the Material may be used, copied, reproduced,*
#  modified, published, uploaded, posted, transmitted, distributed, or *
#  disclosed in any way without Intel’s prior express written          *
#  permission.                                                         *
#                                                                      *
#  No license under any patent, copyright, trade secret or other       *
#  intellectual property right is granted to or conferred upon you by  *
#  disclosure or delivery of the Materials, either expressly, by       *
#  implication, inducement, estoppel or otherwise. Any license under   *
#  such intellectual property rights must be express and approved by   *
#  Intel in writing.                                                   *
#                                                                      *
# **********************************************************************

#-------------------------------------------------------------------------------
# Sunrise Point LP (SPT-LP)
#-------------------------------------------------------------------------------

SPT-LP_ACCUM_CLKOUT-LPC_MMIO_ADDRESS=0xE340
SPT-LP_ACCUM_CLKOUT-LPC__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CLKOUT-LPC__METHOD=DIFF
SPT-LP_ACCUM_CLKOUT-LPC__DESCRIPTION=Aggregate for when either LPC0|LPC1  clock output buffer is active

SPT-LP_ACCUM_CLKOUT-OTHER_MMIO_ADDRESS=0xE344
SPT-LP_ACCUM_CLKOUT-OTHER__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CLKOUT-OTHER__METHOD=DIFF
SPT-LP_ACCUM_CLKOUT-OTHER__DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP)

SPT-LP_ACCUM_CAMERA-PIXELSTREAM_MMIO_ADDRESS=0xE48C
SPT-LP_ACCUM_CAMERA-PIXELSTREAM__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CAMERA-PIXELSTREAM__METHOD=DIFF
SPT-LP_ACCUM_CAMERA-PIXELSTREAM__DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s)

SPT-LP_ACCUM_CAMERA-PIXELDRAIN_MMIO_ADDRESS=0xE490
SPT-LP_ACCUM_CAMERA-PIXELDRAIN__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CAMERA-PIXELDRAIN__METHOD=DIFF
SPT-LP_ACCUM_CAMERA-PIXELDRAIN__DESCRIPTION=Camera pixel buffers drain to memory activity

SPT-LP_ACCUM_USB2-PER-LANE-SUS-PG_MMIO_ADDRESS=0xE4F0
SPT-LP_ACCUM_USB2-PER-LANE-SUS-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB2-PER-LANE-SUS-PG__METHOD=DIFF
SPT-LP_ACCUM_USB2-PER-LANE-SUS-PG__DESCRIPTION=Aggregate for  when any ModPhy per lane sus power gating domain is powered up

SPT-LP_ACCUM_PG-DOMAIN-A_MMIO_ADDRESS=0xE4D4
SPT-LP_ACCUM_PG-DOMAIN-A__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-A__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-A__DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

SPT-LP_ACCUM_PG-DOMAIN-B_MMIO_ADDRESS=0xE4D8
SPT-LP_ACCUM_PG-DOMAIN-B__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-B__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-B__DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

SPT-LP_ACCUM_PG-DOMAIN-C_MMIO_ADDRESS=0xE4DC
SPT-LP_ACCUM_PG-DOMAIN-C__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-C__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-C__DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

SPT-LP_ACCUM_PG-DOMAIN-D_MMIO_ADDRESS=0xE4E0
SPT-LP_ACCUM_PG-DOMAIN-D__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-D__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-D__DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

SPT-LP_ACCUM_PG-DOMAIN-E_MMIO_ADDRESS=0xE4E4
SPT-LP_ACCUM_PG-DOMAIN-E__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-E__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-E__DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

SPT-LP_ACCUM_PG-DOMAIN-F_MMIO_ADDRESS=0xE4E8
SPT-LP_ACCUM_PG-DOMAIN-F__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PG-DOMAIN-F__METHOD=DIFF
SPT-LP_ACCUM_PG-DOMAIN-F__DESCRIPTION=XHCI power gated domain is powered up.

# -->START EXCLUDE FROM NDA
SPT-LP_ACCUM_PSF1-PSF5-ACT-CNT-Gx_MMIO_ADDRESS=0xE4CC
SPT-LP_ACCUM_PSF1-PSF5-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PSF1-PSF5-ACT-CNT-Gx__METHOD=DIFF
SPT-LP_ACCUM_PSF1-PSF5-ACT-CNT-Gx__DESCRIPTION=PSF1|PSF5 is active  (upstream or downstream data phase)

SPT-LP_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx_MMIO_ADDRESS=0xE4D0
SPT-LP_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__METHOD=DIFF
SPT-LP_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__DESCRIPTION=PSF2|PSF3|PSF4 is active (upstream or downstream data phase)
# <--END EXCLUDE FROM NDA

SPT-LP_STSCOUNTER_CSME-SRAMS-NOT-PG_MMIO_ADDRESS=0xE4F8
SPT-LP_STSCOUNTER_CSME-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
SPT-LP_STSCOUNTER_CSME-SRAMS-NOT-PG__METHOD=INSTANCE
SPT-LP_STSCOUNTER_CSME-SRAMS-NOT-PG__DESCRIPTION=Number of CSME SRAMS not power gated

SPT-LP_STSCOUNTER_HDAUDIOSRAMS-NOT-PG_MMIO_ADDRESS=0xE4FA
SPT-LP_STSCOUNTER_HDAUDIOSRAMS-NOT-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_STSCOUNTER_HDAUDIOSRAMS-NOT-PG__METHOD=INSTANCE
SPT-LP_STSCOUNTER_HDAUDIOSRAMS-NOT-PG__DESCRIPTION=Number of HD Audio SRAMs not power gated

SPT-LP_STSCOUNTER_ISH-SRAMS-NOT-PG_MMIO_ADDRESS=0xE4F9
SPT-LP_STSCOUNTER_ISH-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
SPT-LP_STSCOUNTER_ISH-SRAMS-NOT-PG__METHOD=INSTANCE
SPT-LP_STSCOUNTER_ISH-SRAMS-NOT-PG__DESCRIPTION=Number of ISH SRAMS not power gated

#-------------------------------------------------------------------------------
# Sunrise Point H (SPT-H)
#-------------------------------------------------------------------------------

SPT-H_ACCUM_CLKOUT-LPC_MMIO_ADDRESS=0xE200
SPT-H_ACCUM_CLKOUT-LPC__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CLKOUT-LPC__METHOD=DIFF
SPT-H_ACCUM_CLKOUT-LPC__DESCRIPTION=Aggregate for when either LPC0|LPC1  clock output buffer is active

SPT-H_ACCUM_CLKOUT-OTHER_MMIO_ADDRESS=0xE204
SPT-H_ACCUM_CLKOUT-OTHER__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CLKOUT-OTHER__METHOD=DIFF
SPT-H_ACCUM_CLKOUT-OTHER__DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP)

SPT-H_ACCUM_CAMERA-PIXELSTREAM_MMIO_ADDRESS=0xE34C
SPT-H_ACCUM_CAMERA-PIXELSTREAM__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CAMERA-PIXELSTREAM__METHOD=DIFF
SPT-H_ACCUM_CAMERA-PIXELSTREAM__DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s)

SPT-H_ACCUM_CAMERA-PIXELDRAIN_MMIO_ADDRESS=0xE350
SPT-H_ACCUM_CAMERA-PIXELDRAIN__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CAMERA-PIXELDRAIN__METHOD=DIFF
SPT-H_ACCUM_CAMERA-PIXELDRAIN__DESCRIPTION=Camera pixel buffers drain to memory activity

SPT-H_ACCUM_USB2-PER-LANE-SUS-PG_MMIO_ADDRESS=0xE3B0
SPT-H_ACCUM_USB2-PER-LANE-SUS-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB2-PER-LANE-SUS-PG__METHOD=DIFF
SPT-H_ACCUM_USB2-PER-LANE-SUS-PG__DESCRIPTION=Aggregate for  when any ModPhy per lane sus power gating domain is powered up

SPT-H_ACCUM_PG-DOMAIN-A_MMIO_ADDRESS=0xE394
SPT-H_ACCUM_PG-DOMAIN-A__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-A__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-A__DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

SPT-H_ACCUM_PG-DOMAIN-B_MMIO_ADDRESS=0xE398
SPT-H_ACCUM_PG-DOMAIN-B__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-B__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-B__DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

SPT-H_ACCUM_PG-DOMAIN-C_MMIO_ADDRESS=0xE39C
SPT-H_ACCUM_PG-DOMAIN-C__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-C__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-C__DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

SPT-H_ACCUM_PG-DOMAIN-D_MMIO_ADDRESS=0xE3A0
SPT-H_ACCUM_PG-DOMAIN-D__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-D__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-D__DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

SPT-H_ACCUM_PG-DOMAIN-E_MMIO_ADDRESS=0xE3A4
SPT-H_ACCUM_PG-DOMAIN-E__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-E__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-E__DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

SPT-H_ACCUM_PG-DOMAIN-F_MMIO_ADDRESS=0xE3A8
SPT-H_ACCUM_PG-DOMAIN-F__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PG-DOMAIN-F__METHOD=DIFF
SPT-H_ACCUM_PG-DOMAIN-F__DESCRIPTION=XHCI power gated domain is powered up.

# -->START EXCLUDE FROM NDA
SPT-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx_MMIO_ADDRESS=0xE38C
SPT-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__METHOD=DIFF
SPT-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__DESCRIPTION=PSF1|PSF5 is active  (upstream or downstream data phase)

SPT-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx_MMIO_ADDRESS=0xE390
SPT-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__METHOD=DIFF
SPT-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__DESCRIPTION=PSF2|PSF3|PSF4 is active (upstream or downstream data phase)
# <--END EXCLUDE FROM NDA

SPT-H_ACCUM_CSME-SRAMS-NOT-PG_MMIO_ADDRESS=0xE3B8
SPT-H_ACCUM_CSME-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
SPT-H_ACCUM_CSME-SRAMS-NOT-PG__METHOD=INSTANCE
SPT-H_ACCUM_CSME-SRAMS-NOT-PG__DESCRIPTION=Number of CSME SRAMS not power gated

SPT-H_ACCUM_HDAUDIOSRAMS-NOT-PG_MMIO_ADDRESS=0xE3BA
SPT-H_ACCUM_HDAUDIOSRAMS-NOT-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_HDAUDIOSRAMS-NOT-PG__METHOD=INSTANCE
SPT-H_ACCUM_HDAUDIOSRAMS-NOT-PG__DESCRIPTION=Number of HD Audio SRAMs not power gated

SPT-H_ACCUM_ISH-SRAMS-NOT-PG_MMIO_ADDRESS=0xE3B9
SPT-H_ACCUM_ISH-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
SPT-H_ACCUM_ISH-SRAMS-NOT-PG__METHOD=INSTANCE
SPT-H_ACCUM_ISH-SRAMS-NOT-PG__DESCRIPTION=Number of ISH SRAMS not power gated

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------

KBP-H_ACCUM_CLKOUT-LPC_MMIO_ADDRESS=0xE200
KBP-H_ACCUM_CLKOUT-LPC__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CLKOUT-LPC__METHOD=DIFF
KBP-H_ACCUM_CLKOUT-LPC__DESCRIPTION=Aggregate for when either LPC0|LPC1  clock output buffer is active

KBP-H_ACCUM_CLKOUT-OTHER_MMIO_ADDRESS=0xE204
KBP-H_ACCUM_CLKOUT-OTHER__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CLKOUT-OTHER__METHOD=DIFF
KBP-H_ACCUM_CLKOUT-OTHER__DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP)

KBP-H_ACCUM_CAMERA-PIXELSTREAM_MMIO_ADDRESS=0xE34C
KBP-H_ACCUM_CAMERA-PIXELSTREAM__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CAMERA-PIXELSTREAM__METHOD=DIFF
KBP-H_ACCUM_CAMERA-PIXELSTREAM__DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s)

KBP-H_ACCUM_CAMERA-PIXELDRAIN_MMIO_ADDRESS=0xE350
KBP-H_ACCUM_CAMERA-PIXELDRAIN__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CAMERA-PIXELDRAIN__METHOD=DIFF
KBP-H_ACCUM_CAMERA-PIXELDRAIN__DESCRIPTION=Camera pixel buffers drain to memory activity

KBP-H_ACCUM_USB2-PER-LANE-SUS-PG_MMIO_ADDRESS=0xE3B0
KBP-H_ACCUM_USB2-PER-LANE-SUS-PG__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB2-PER-LANE-SUS-PG__METHOD=DIFF
KBP-H_ACCUM_USB2-PER-LANE-SUS-PG__DESCRIPTION=Aggregate for  when any ModPhy per lane sus power gating domain is powered up

KBP-H_ACCUM_PG-DOMAIN-A_MMIO_ADDRESS=0xE394
KBP-H_ACCUM_PG-DOMAIN-A__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-A__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-A__DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

KBP-H_ACCUM_PG-DOMAIN-B_MMIO_ADDRESS=0xE398
KBP-H_ACCUM_PG-DOMAIN-B__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-B__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-B__DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

KBP-H_ACCUM_PG-DOMAIN-C_MMIO_ADDRESS=0xE39C
KBP-H_ACCUM_PG-DOMAIN-C__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-C__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-C__DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

KBP-H_ACCUM_PG-DOMAIN-D_MMIO_ADDRESS=0xE3A0
KBP-H_ACCUM_PG-DOMAIN-D__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-D__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-D__DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

KBP-H_ACCUM_PG-DOMAIN-E_MMIO_ADDRESS=0xE3A4
KBP-H_ACCUM_PG-DOMAIN-E__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-E__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-E__DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

KBP-H_ACCUM_PG-DOMAIN-F_MMIO_ADDRESS=0xE3A8
KBP-H_ACCUM_PG-DOMAIN-F__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PG-DOMAIN-F__METHOD=DIFF
KBP-H_ACCUM_PG-DOMAIN-F__DESCRIPTION=XHCI power gated domain is powered up.

# -->START EXCLUDE FROM NDA
KBP-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx_MMIO_ADDRESS=0xE38C
KBP-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__METHOD=DIFF
KBP-H_ACCUM_PSF1-PSF5-ACT-CNT-Gx__DESCRIPTION=PSF1|PSF5 is active  (upstream or downstream data phase)

KBP-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx_MMIO_ADDRESS=0xE390
KBP-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__METHOD=DIFF
KBP-H_ACCUM_PSF2-PSF3-PSF4-ACT-CNT-Gx__DESCRIPTION=PSF2|PSF3|PSF4 is active (upstream or downstream data phase)
# <--END EXCLUDE FROM NDA

KBP-H_ACCUM_CSME-SRAMS-NOT-PG_MMIO_ADDRESS=0xE3B8
KBP-H_ACCUM_CSME-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
KBP-H_ACCUM_CSME-SRAMS-NOT-PG__METHOD=INSTANCE
KBP-H_ACCUM_CSME-SRAMS-NOT-PG__DESCRIPTION=Number of CSME SRAMS not power gated

KBP-H_ACCUM_HDAUDIOSRAMS-NOT-PG_MMIO_ADDRESS=0xE3BA
KBP-H_ACCUM_HDAUDIOSRAMS-NOT-PG__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_HDAUDIOSRAMS-NOT-PG__METHOD=INSTANCE
KBP-H_ACCUM_HDAUDIOSRAMS-NOT-PG__DESCRIPTION=Number of HD Audio SRAMs not power gated

KBP-H_ACCUM_ISH-SRAMS-NOT-PG_MMIO_ADDRESS=0xE3B9
KBP-H_ACCUM_ISH-SRAMS-NOT-PG__CONSTANT-MASK=0xFF
KBP-H_ACCUM_ISH-SRAMS-NOT-PG__METHOD=INSTANCE
KBP-H_ACCUM_ISH-SRAMS-NOT-PG__DESCRIPTION=Number of ISH SRAMS not power gated

# -->START EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------

CNP-LP_ACCUM_CLKOUT-SE_MMIO_ADDRESS=0x0
CNP-LP_ACCUM_CLKOUT-SE__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_CLKOUT-SE__METHOD=DIFF
CNP-LP_ACCUM_CLKOUT-SE__DESCRIPTION=Aggregate for when any of the output buffers are active (HDAPLL_SEBUFF1|HDAPLL_SEBUFF2|HDAPLL_LPC)

CNP-LP_ACCUM_CLKOUT-DIFF_MMIO_ADDRESS=0x4
CNP-LP_ACCUM_CLKOUT-DIFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_CLKOUT-DIFF__METHOD=DIFF
CNP-LP_ACCUM_CLKOUT-DIFF__DESCRIPTION=Aggregate for when any clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_DBUFF_ITP)

CNP-LP_ACCUM_USB2-PER-LANE-SUS-PG_MMIO_ADDRESS=0x1AC
CNP-LP_ACCUM_USB2-PER-LANE-SUS-PG__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB2-PER-LANE-SUS-PG__METHOD=DIFF
CNP-LP_ACCUM_USB2-PER-LANE-SUS-PG__DESCRIPTION=Aggregate for  when any ModPhy per lane sus power gating domain is powered up

CNP-LP_ACCUM_PG-DOMAIN-A_MMIO_ADDRESS=0x190
CNP-LP_ACCUM_PG-DOMAIN-A__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-A__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-A__DESCRIPTION=Aggregate for when any of domains CAVSA|CAVSB|CAVSC|CAVSD|XHCI are powered up.

CNP-LP_ACCUM_PG-DOMAIN-B_MMIO_ADDRESS=0x194
CNP-LP_ACCUM_PG-DOMAIN-B__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-B__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-B__DESCRIPTION=Aggregate for when any of domains CAVSHOST|LPSS|ISH|XDCI|SPI|GbE|CSMEB-PGD2 are powered up.

CNP-LP_ACCUM_PG-DOMAIN-C_MMIO_ADDRESS=0x198
CNP-LP_ACCUM_PG-DOMAIN-C__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-C__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-C__DESCRIPTION=Aggregate for when any of domains CAVSHUB|CAVSMEM|OPI|PXPA|PXPB|PXPC|PXPD|CSMEB-PGD1 are powered up.

CNP-LP_ACCUM_PG-DOMAIN-D_MMIO_ADDRESS=0x19C
CNP-LP_ACCUM_PG-DOMAIN-D__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-D__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-D__DESCRIPTION=PSF1 power gated domain is powered up.

CNP-LP_ACCUM_PG-DOMAIN-E_MMIO_ADDRESS=0x1A0
CNP-LP_ACCUM_PG-DOMAIN-E__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-E__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-E__DESCRIPTION=Aggregate for when any of domains SBR1|NPK1|SCS-EMMC|CS-SDX|SCS-UFS|PES are powered up.

CNP-LP_ACCUM_PG-DOMAIN-F_MMIO_ADDRESS=0x1A4
CNP-LP_ACCUM_PG-DOMAIN-F__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PG-DOMAIN-F__METHOD=DIFF
CNP-LP_ACCUM_PG-DOMAIN-F__DESCRIPTION=CSE power gated domain is powered up.

CNP-LP_ACCUM_PSF3-PSF4-ACT-CNT-Gx_MMIO_ADDRESS=0x188
CNP-LP_ACCUM_PSF3-PSF4-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PSF3-PSF4-ACT-CNT-Gx__METHOD=DIFF
CNP-LP_ACCUM_PSF3-PSF4-ACT-CNT-Gx__DESCRIPTION=PSF3|PSF4 is active (upstream or downstream data phase)

CNP-LP_ACCUM_PSF1-PSF2-PSF5-ACT-CNT-Gx_MMIO_ADDRESS=0x18C
CNP-LP_ACCUM_PSF1-PSF2-PSF5-ACT-CNT-Gx__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_PSF1-PSF2-PSF5-ACT-CNT-Gx__METHOD=DIFF
CNP-LP_ACCUM_PSF1-PSF2-PSF5-ACT-CNT-Gx__DESCRIPTION=PSF1|PSF2|PSF5 is active  (upstream or downstream data phase)

CNP-LP_ACCUM_UNGATED-CSME-SRAMS_MMIO_ADDRESS=0x1FE
CNP-LP_ACCUM_UNGATED-CSME-SRAMS__CONSTANT-MASK=0xFF
CNP-LP_ACCUM_UNGATED-CSME-SRAMS__METHOD=INSTANCE
CNP-LP_ACCUM_UNGATED-CSME-SRAMS__DESCRIPTION=Number of CSME SRAMS not power gated

CNP-LP_ACCUM_UNGATED-AUDIODSP-SRAMS_MMIO_ADDRESS=0x1FD
CNP-LP_ACCUM_UNGATED-AUDIODSP-SRAMS__CONSTANT-MASK=0xFF
CNP-LP_ACCUM_UNGATED-AUDIODSP-SRAMS__METHOD=INSTANCE
CNP-LP_ACCUM_UNGATED-AUDIODSP-SRAMS__DESCRIPTION=Number of HD Audio SRAMs not power gated

CNP-LP_ACCUM_UNGATED-ISH-SRAMS_MMIO_ADDRESS=0x1FC
CNP-LP_ACCUM_UNGATED-ISH-SRAMS__CONSTANT-MASK=0xFF
CNP-LP_ACCUM_UNGATED-ISH-SRAMS__METHOD=INSTANCE
CNP-LP_ACCUM_UNGATED-ISH-SRAMS__DESCRIPTION=Number of ISH SRAMS not power gated

CNP-LP_ACCUM_UNGATED-USB-PORTS_MMIO_ADDRESS=0x1FF
CNP-LP_ACCUM_UNGATED-USB-PORTS__CONSTANT-MASK=0xFF
CNP-LP_ACCUM_UNGATED-USB-PORTS__METHOD=INSTANCE
CNP-LP_ACCUM_UNGATED-USB-PORTS__DESCRIPTION=Number of USB ports not power gated

# <--END EXCLUDE FROM NDA
# <--END EXCLUDE FROM EXTERNAL