<stg><name>compute</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="11">
<![CDATA[
entry:6 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="11">
<![CDATA[
entry:6 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
entry:7 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
entry:7 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
entry:8 %ret_ln142 = ret

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="17" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="18" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="19" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="20" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="21" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="17" toId="4">
</dataflow>
<dataflow id="24" from="StgValue_23" to="reg_file_0_0_addr" fromId="23" toId="4">
</dataflow>
<dataflow id="25" from="StgValue_23" to="reg_file_0_0_addr" fromId="23" toId="4">
</dataflow>
<dataflow id="26" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="4" toId="5">
</dataflow>
<dataflow id="27" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="4" toId="6">
</dataflow>
<dataflow id="29" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="28" toId="7">
</dataflow>
<dataflow id="30" from="reg_file_3_1" to="call_ln0" fromId="21" toId="7">
</dataflow>
<dataflow id="31" from="reg_file_3_0" to="call_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="32" from="reg_file_2_1" to="call_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="33" from="reg_file_2_0" to="call_ln0" fromId="18" toId="7">
</dataflow>
<dataflow id="34" from="reg_file_0_0_load" to="call_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="reg_file_0_0" to="specmemcore_ln0" fromId="17" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specmemcore_ln0" fromId="38" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="45" from="reg_file_2_0" to="specmemcore_ln0" fromId="18" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_38" to="specmemcore_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="35" toId="10">
</dataflow>
<dataflow id="50" from="reg_file_2_1" to="specmemcore_ln0" fromId="19" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_38" to="specmemcore_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="35" toId="11">
</dataflow>
<dataflow id="55" from="reg_file_3_0" to="specmemcore_ln0" fromId="20" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_38" to="specmemcore_ln0" fromId="38" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="35" toId="12">
</dataflow>
<dataflow id="60" from="reg_file_3_1" to="specmemcore_ln0" fromId="21" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_38" to="specmemcore_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="12">
</dataflow>
<dataflow id="64" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="28" toId="13">
</dataflow>
<dataflow id="65" from="reg_file_3_1" to="call_ln0" fromId="21" toId="13">
</dataflow>
<dataflow id="66" from="reg_file_3_0" to="call_ln0" fromId="20" toId="13">
</dataflow>
<dataflow id="67" from="reg_file_2_1" to="call_ln0" fromId="19" toId="13">
</dataflow>
<dataflow id="68" from="reg_file_2_0" to="call_ln0" fromId="18" toId="13">
</dataflow>
<dataflow id="69" from="reg_file_0_0_load" to="call_ln0" fromId="6" toId="13">
</dataflow>
</dataflows>


</stg>
