#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  6 11:39:31 2023
# Process ID: 952
# Current directory: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx
# Command line: vivado.exe -mode tcl -source vivado_batch.tcl
# Log file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/vivado.log
# Journal file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx\vivado.jou
# Running On: EDGARRINCON, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 33942 MB
#-----------------------------------------------------------
source vivado_batch.tcl
# set_param general.maxThreads 6  
# set outputDir ./output
# file mkdir $outputDir
# set_part xc7a200t-fbg676-2
INFO: [Coretcl 2-1500] The part has been set to 'xc7a200t-fbg676-2' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.309 ; gain = 183.957
# read_vhdl ../daphne2_package.vhd
# read_vhdl ../front_end/febit.vhd
# read_vhdl ../front_end/auto_fsm.vhd
# read_vhdl ../front_end/auto_afe.vhd
# read_vhdl ../front_end/front_end.vhd
# read_vhdl ../spy/spy.vhd
# read_vhdl ../spi/spi.vhd
# read_vhdl ../core/core.vhd
# read_vhdl ../core/inmux.vhd
# read_vhdl ../core/stream/dstr4.vhd
# read_vhdl ../core/crc20_update.vhd
# read_vhdl ../core/trig/st40_top.vhd
# read_vhdl ../core/trig/stc.vhd
# read_vhdl ../core/trig/baseline256.vhd
# read_vhdl ../core/trig/Self-trigger_VHDL.vhd
# read_vhdl ../core/trig/highPass_FirstOrder.vhd
# read_vhdl ../core/trig/dsp_slice.vhd
# read_vhdl ../core/core_mgt4.vhd
# read_vhdl ../oei/hdl/burst_traffic_controller.vhd
# read_vhdl ../oei/hdl/ethernet_interface.vhd
# read_vhdl ../oei/hdl/params_package.vhd
# read_vhdl ../oei/data_manager/burst_controller_sm.vhd
# read_vhdl ../oei/data_manager/data_manager.vhd
# read_vhdl ../oei/data_manager/ram_comm_dec.vhd
# read_vhdl ../oei/data_manager/rx_ctl.vhd
# read_vhdl ../oei/data_manager/tx_seq_ctl.vhd
# read_vhdl ../oei/ethernet_controller/address_container.vhd
# read_vhdl ../oei/ethernet_controller/crc_splice.vhd
# read_vhdl ../oei/ethernet_controller/ethernet_controller.vhd
# read_vhdl ../oei/ethernet_controller/icmp_ping_checksum_calc.vhd
# read_vhdl ../oei/ethernet_controller/reset_mgr.vhd
# read_vhdl ../oei/ethernet_controller/arp_reply.vhd
# read_vhdl ../oei/ethernet_controller/create_packet.vhd
# read_vhdl ../oei/ethernet_controller/ethernet_controller_wrapper.vhd
# read_vhdl ../oei/ethernet_controller/icmp_ping_shift_reg.vhd
# read_vhdl ../oei/ethernet_controller/udp_data_splicer.vhd
# read_verilog ../oei/ethernet_controller/crc_chk.v
# read_vhdl ../oei/ethernet_controller/dataout_mux.vhd
# read_vhdl ../oei/ethernet_controller/fifo.vhd
# read_vhdl ../oei/ethernet_controller/ip_checksum_calc.vhd
# read_vhdl ../oei/ethernet_controller/user_addrs_mux.vhd
# read_verilog ../oei/ethernet_controller/crc_gen.v
# read_vhdl ../oei/ethernet_controller/decipherer.vhd
# read_vhdl ../oei/ethernet_controller/filter_data_out.vhd
# read_vhdl ../oei/ethernet_controller/or33.vhd
# read_vhdl ../oei/ethernet_controller/xmii_handler.vhd
# read_vhdl ../timing/ep_src/pdts_defs.vhd
# read_vhdl ../timing/ep_src/pdts_ep_defs.vhd
# read_vhdl ../timing/ep_src/pdts_clock_defs.vhd
# read_vhdl ../timing/ep_src/pdts_code8b10bpkg.vhd
# read_vhdl ../timing/ep_src/pdts_endpoint.vhd
# read_vhdl ../timing/ep_src/pdts_ep_cdr.vhd
# read_vhdl ../timing/ep_src/pdts_cdr_sampler.vhd
# read_vhdl ../timing/ep_src/pdts_ep_core.vhd
# read_vhdl ../timing/ep_src/pdts_ep_sm.vhd
# read_vhdl ../timing/ep_src/pdts_synchro.vhd
# read_vhdl ../timing/ep_src/pdts_synchro_pulse.vhd
# read_vhdl ../timing/ep_src/pdts_rx.vhd
# read_vhdl ../timing/ep_src/pdts_rx_phy.vhd
# read_vhdl ../timing/ep_src/pdts_del.vhd
# read_vhdl ../timing/ep_src/pdts_dec8b10b.vhd
# read_vhdl ../timing/ep_src/pdts_rx_pkt.vhd
# read_vhdl ../timing/ep_src/pdts_cksum.vhd
# read_vhdl ../timing/ep_src/outputlogic_crc16.vhd
# read_vhdl ../timing/ep_src/pdts_ep_ctrl.vhd
# read_vhdl ../timing/ep_src/pdts_ep_transactor.vhd
# read_vhdl ../timing/ep_src/pdts_pktbuf.vhd
# read_vhdl ../timing/ep_src/pdts_lutram.vhd
# read_vhdl ../timing/ep_src/pdts_ep_ctrlmux.vhd
# read_vhdl ../timing/ep_src/pdts_ep_regfile.vhd
# read_vhdl ../timing/ep_src/pdts_tx.vhd
# read_vhdl ../timing/ep_src/pdts_idle_gen.vhd
# read_vhdl ../timing/ep_src/pdts_acmd_arb.vhd
# read_vhdl ../timing/ep_src/pdts_tx_phy.vhd
# read_vhdl ../timing/ep_src/pdts_enc8b10b.vhd
# read_vhdl ../timing/ep_src/pdts_tx_pkt.vhd
# read_vhdl ../timing/ep_src/pdts_ep_tstamp.vhd
# read_vhdl ../timing/ep_src/pdts_mod.vhd
# read_vhdl ../timing/pdts_endpoint_wrapper.vhd
# read_vhdl ../timing/endpoint.vhd
# read_vhdl ../timing/resets.vhd
# read_vhdl ../daphne2.vhd
# read_ip ../ip/gig_ethernet_pcs_pma_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ../ip/daphne2_daq_txonly.xcix
WARNING: [Vivado 12-13650] The IP file 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_xdc -verbose ./constraints.xdc
# set git_sha [exec git rev-parse --short=7 HEAD]
# set v_git_sha "28'h$git_sha"
# puts "INFO: passing git commit number $v_git_sha to top level generic"
INFO: passing git commit number 28'h4413fe9 to top level generic
# synth_design -top daphne2 -generic version=$v_git_sha
Command: synth_design -top daphne2 -generic version=28'h4413fe9
Starting synth_design
Using part: xc7a200tfbg676-2
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci

WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_0' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.2)' for IP 'gig_ethernet_pcs_pma_0' (customized with software release 2022.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'daphne2_daq_txonly' is locked:
* IP definition '7 Series FPGAs Transceivers Wizard (3.6)' for IP 'daphne2_daq_txonly' (customized with software release 2022.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.699 ; gain = 411.184
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near ')' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:314]
ERROR: [Synth 8-2716] syntax error near 'begin' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:390]
ERROR: [Synth 8-8925] 'resets' is not a type [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:396]
ERROR: [Synth 8-2716] syntax error near 'then' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:416]
ERROR: [Synth 8-2716] syntax error near 'then' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:417]
ERROR: [Synth 8-36] 'mclk_ctrl_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:418]
ERROR: [Synth 8-2716] syntax error near 'if' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:419]
ERROR: [Synth 8-36] 'trig_gbe0_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:484]
ERROR: [Synth 8-36] 'trig_gbe1_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:485]
ERROR: [Synth 8-36] 'trig_gbe2_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:486]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:488]
ERROR: [Synth 8-10615] could not find a main label to match ending label 'trig_oei_proc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:488]
ERROR: [Synth 8-36] 'trig_sync' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:493]
ERROR: [Synth 8-36] 'mclk' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:490]
ERROR: [Synth 8-36] 'afe_dout_pad' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:521]
ERROR: [Synth 8-36] 'rx_addr_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:667]
ERROR: [Synth 8-36] 'oeiclk' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:664]
ERROR: [Synth 8-36] 'rx_addr_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:674]
ERROR: [Synth 8-36] 'rx_addr_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:675]
ERROR: [Synth 8-36] 'rx_addr_reg' is not declared [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:676]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.465 ; gain = 507.949
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 5 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 11:41:17 2023...
