GowinSynthesis start
Running parser ...
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_2to4.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_2to4_top.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_3to8.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_3to8_top.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_4to16.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\fourbit_greater_than.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\fourbit_greater_than_top.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\onebit_comparator.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\twobit_comparator.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\twobit_greater_than.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\twobit_greater_than_top.sv'
Analyzing Verilog file 'Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_4to16_top.sv'
Compiling module 'decoder_4to16_top'("Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_4to16_top.sv":1)
Compiling module 'decoder_4to16'("Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_4to16.sv":1)
Compiling module 'decoder_2to4'("Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\src\decoder_2to4.sv":1)
NOTE  (EX0101) : Current top module is "decoder_4to16_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\impl\gwsynthesis\chapter_1_gate_levek_comb.vg" completed
[100%] Generate report file "Q:\Digital_IC_Design\FPGA_Prototyping_SystemVerilog\chapter_1_gate_level_comb\impl\gwsynthesis\chapter_1_gate_levek_comb_syn.rpt.html" completed
GowinSynthesis finish
