# Created from RP2040.svd (Rev 0)

name: SYSCFG
description: Register block for various chip control signals
registers:
  - name: PROC0_NMI_MASK
    addressOffset: 0
    description: Processor core 0 NMI source mask
    resetValue: 0
    fields:
      - name: PROC0_NMI_MASK
        description: Set a bit high to enable NMI from that IRQ
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: PROC1_NMI_MASK
    addressOffset: 4
    description: Processor core 1 NMI source mask
    resetValue: 0
    fields:
      - name: PROC1_NMI_MASK
        description: Set a bit high to enable NMI from that IRQ
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: PROC_CONFIG
    addressOffset: 8
    description: Configuration for processors
    resetValue: 268435456
    fields:
      - name: PROC0_HALTED
        description: Indication that proc0 has halted
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: PROC1_HALTED
        description: Indication that proc1 has halted
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: PROC0_DAP_INSTID
        description: "Configure proc0 DAP instance ID. \n                        \
          \    Recommend that this is NOT changed until you require debug access in
          multi-chip environment \n                            WARNING: do not set
          to 15 as this is reserved for RescueDP"
        access: read-write
        bitOffset: 24
        bitWidth: 4
      - name: PROC1_DAP_INSTID
        description: "Configure proc1 DAP instance ID. \n                        \
          \    Recommend that this is NOT changed until you require debug access in
          multi-chip environment \n                            WARNING: do not set
          to 15 as this is reserved for RescueDP"
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: PROC_IN_SYNC_BYPASS
    addressOffset: 12
    description: "For each bit, if 1, bypass the input synchronizer between that GPIO\
      \ \n                    and the GPIO input register in the SIO. The input synchronizers
      should \n                    generally be unbypassed, to avoid injecting metastabilities
      into processors. \n                    If you're feeling brave, you can bypass
      to save two cycles of input \n                    latency. This register applies
      to GPIO 0...29."
    resetValue: 0
    fields:
      - name: PROC_IN_SYNC_BYPASS
        access: read-write
        bitOffset: 0
        bitWidth: 30
  - name: PROC_IN_SYNC_BYPASS_HI
    addressOffset: 16
    description: "For each bit, if 1, bypass the input synchronizer between that GPIO\
      \ \n                    and the GPIO input register in the SIO. The input synchronizers
      should \n                    generally be unbypassed, to avoid injecting metastabilities
      into processors. \n                    If you're feeling brave, you can bypass
      to save two cycles of input \n                    latency. This register applies
      to GPIO 30...35 (the QSPI IOs)."
    resetValue: 0
    fields:
      - name: PROC_IN_SYNC_BYPASS_HI
        access: read-write
        bitOffset: 0
        bitWidth: 6
  - name: DBGFORCE
    addressOffset: 20
    description: Directly control the SWD debug port of either processor
    resetValue: 102
    fields:
      - name: PROC0_SWDO
        description: Observe the value of processor 0 SWDIO output.
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: PROC0_SWDI
        description: Directly drive processor 0 SWDIO input, if PROC0_ATTACH is 
          set
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: PROC0_SWCLK
        description: Directly drive processor 0 SWCLK, if PROC0_ATTACH is set
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: PROC0_ATTACH
        description: Attach processor 0 debug port to syscfg controls, and 
          disconnect it from external SWD pads.
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: PROC1_SWDO
        description: Observe the value of processor 1 SWDIO output.
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: PROC1_SWDI
        description: Directly drive processor 1 SWDIO input, if PROC1_ATTACH is 
          set
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: PROC1_SWCLK
        description: Directly drive processor 1 SWCLK, if PROC1_ATTACH is set
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: PROC1_ATTACH
        description: Attach processor 1 debug port to syscfg controls, and 
          disconnect it from external SWD pads.
        access: read-write
        bitOffset: 7
        bitWidth: 1
  - name: MEMPOWERDOWN
    addressOffset: 24
    description: "Control power downs to memories. Set high to power down memories.\
      \ \n                    Use with extreme caution"
    resetValue: 0
    fields:
      - name: SRAM0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: SRAM1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: SRAM2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: SRAM3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: SRAM4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: SRAM5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: USB
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: ROM
        access: read-write
        bitOffset: 7
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 28
    usage: registers
