#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555830a30 .scope module, "top_tb" "top_tb" 2 25;
 .timescale -12 -12;
L_0x7f0cc7e89018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559247d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f0cc7e89018;  1 drivers
v0x5555559248d0_0 .net *"_ivl_10", 0 0, L_0x555555949620;  1 drivers
L_0x7f0cc7e8a3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555924990_0 .net/2u *"_ivl_12", 0 0, L_0x7f0cc7e8a3c8;  1 drivers
v0x555555924a80_0 .net *"_ivl_15", 0 0, L_0x5555559496c0;  1 drivers
L_0x7f0cc7e89060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555924b60_0 .net/2u *"_ivl_4", 0 0, L_0x7f0cc7e89060;  1 drivers
L_0x7f0cc7e8a380 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555555924c90_0 .net/2u *"_ivl_8", 31 0, L_0x7f0cc7e8a380;  1 drivers
v0x555555924d70_0 .net "boot", 0 0, L_0x555555820be0;  1 drivers
v0x555555924e10_0 .var "clk", 0 0;
v0x555555924eb0_0 .var "clk_48mhz", 0 0;
v0x555555924f50_0 .var "crc16", 15 0;
v0x555555925010_0 .var "crc16_invert", 0 0;
v0x5555559250d0_0 .var "crc5", 4 0;
v0x5555559251b0_0 .var "crc5_invert", 0 0;
v0x555555925270_0 .var "eop", 1 0;
v0x555555925350_0 .var/i "get_usb_bitstuff_count", 31 0;
v0x555555925430_0 .var/i "i", 31 0;
v0x555555925510_0 .net "led", 0 0, L_0x555555937160;  1 drivers
v0x5555559255e0_0 .var "miso_data", 8192 0;
v0x5555559256a0_0 .var "mosi_data", 8192 0;
v0x555555925780_0 .var "prev_usb_p_tx", 0 0;
v0x555555925840_0 .var "raw_usb_data", 1023 0;
v0x555555925920_0 .var "reset", 0 0;
v0x5555559259c0_0 .var/i "send_usb_bitstuff_count", 31 0;
v0x555555925aa0_0 .var "send_usb_nrzi_state", 0 0;
v0x555555925b60_0 .net "spi_cs", 0 0, v0x555555917680_0;  1 drivers
v0x555555925c00_0 .net "spi_miso", 0 0, L_0x5555559497b0;  1 drivers
v0x555555925cf0_0 .var "spi_miso_length", 31 0;
v0x555555925dd0_0 .net "spi_mosi", 0 0, L_0x55555593ab90;  1 drivers
v0x555555925ec0_0 .var "spi_mosi_length", 31 0;
v0x555555925fa0_0 .net "spi_sck", 0 0, v0x555555917f00_0;  1 drivers
v0x555555926090_0 .var "sync", 7 0;
v0x555555926170_0 .var "usb_n_rx", 0 0;
v0x555555926210_0 .net "usb_n_tx", 0 0, L_0x555555926aa0;  1 drivers
v0x5555559264e0_0 .net "usb_n_tx_raw", 0 0, v0x555555910420_0;  1 drivers
v0x555555926580_0 .var "usb_p_rx", 0 0;
v0x555555926620_0 .net "usb_p_tx", 0 0, L_0x5555559269e0;  1 drivers
v0x5555559266e0_0 .net "usb_p_tx_raw", 0 0, v0x5555559104e0_0;  1 drivers
v0x555555926780_0 .var "usb_tx_data", 1023 0;
v0x555555926860_0 .net "usb_tx_en", 0 0, v0x555555910680_0;  1 drivers
v0x555555926900_0 .var "usb_tx_len", 10 0;
E_0x5555556348c0 .event posedge, v0x555555917f00_0;
E_0x555555634420 .event negedge, v0x555555917f00_0;
L_0x5555559269e0 .functor MUXZ 1, L_0x7f0cc7e89018, v0x5555559104e0_0, v0x555555910680_0, C4<>;
L_0x555555926aa0 .functor MUXZ 1, L_0x7f0cc7e89060, v0x555555910420_0, v0x555555910680_0, C4<>;
L_0x555555949620 .cmp/eq 32, v0x555555925cf0_0, L_0x7f0cc7e8a380;
L_0x5555559496c0 .part/v v0x5555559255e0_0, v0x555555925cf0_0, 1;
L_0x5555559497b0 .functor MUXZ 1, L_0x5555559496c0, L_0x7f0cc7e8a3c8, L_0x555555949620, C4<>;
S_0x5555558b4270 .scope task, "calc_crc16" "calc_crc16" 2 360, 2 360 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555584dcd0_0 .var "data", 511 0;
v0x555555848fb0_0 .var "length", 10 0;
TD_top_tb.calc_crc16 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555555924f50_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %load/vec4 v0x555555848fb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55555584dcd0_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x555555925010_0, 0, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555925010_0;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555925010_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
    %load/vec4 v0x555555925010_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555924f50_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x5555558b5df0 .scope task, "calc_crc5" "calc_crc5" 2 298, 2 298 0, S_0x555555830a30;
 .timescale -12 -12;
v0x555555819070_0 .var "data", 10 0;
TD_top_tb.calc_crc5 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5555559250d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_1.3 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.4, 5;
    %load/vec4 v0x555555819070_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 4, 4;
    %xor;
    %store/vec4 v0x5555559251b0_0, 0, 1;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555559250d0_0, 4, 1;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555559250d0_0, 4, 1;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555559251b0_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555559250d0_0, 4, 1;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555559250d0_0, 4, 1;
    %load/vec4 v0x5555559251b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555559250d0_0, 4, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %end;
S_0x5555558b62c0 .scope module, "dut" "tinyfpga_bootloader" 2 81, 3 1 0, S_0x555555830a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "usb_p_tx";
    .port_info 4 /OUTPUT 1 "usb_n_tx";
    .port_info 5 /INPUT 1 "usb_p_rx";
    .port_info 6 /INPUT 1 "usb_n_rx";
    .port_info 7 /OUTPUT 1 "usb_tx_en";
    .port_info 8 /OUTPUT 1 "led";
    .port_info 9 /OUTPUT 1 "spi_cs";
    .port_info 10 /OUTPUT 1 "spi_sck";
    .port_info 11 /OUTPUT 1 "spi_mosi";
    .port_info 12 /INPUT 1 "spi_miso";
    .port_info 13 /OUTPUT 1 "boot";
L_0x555555820be0 .functor OR 1, v0x55555591a2d0_0, v0x555555915760_0, C4<0>, C4<0>;
v0x5555559186a0_0 .net *"_ivl_0", 31 0, L_0x555555926bd0;  1 drivers
L_0x7f0cc7e89138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559187a0_0 .net *"_ivl_11", 21 0, L_0x7f0cc7e89138;  1 drivers
L_0x7f0cc7e89180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x555555918880_0 .net/2u *"_ivl_12", 31 0, L_0x7f0cc7e89180;  1 drivers
L_0x7f0cc7e890a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555918940_0 .net *"_ivl_3", 25 0, L_0x7f0cc7e890a8;  1 drivers
L_0x7f0cc7e8a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555918a20_0 .net/2u *"_ivl_38", 0 0, L_0x7f0cc7e8a218;  1 drivers
L_0x7f0cc7e890f0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x555555918b00_0 .net/2u *"_ivl_4", 31 0, L_0x7f0cc7e890f0;  1 drivers
L_0x7f0cc7e8a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555918be0_0 .net/2u *"_ivl_50", 0 0, L_0x7f0cc7e8a260;  1 drivers
L_0x7f0cc7e8a2a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555918cc0_0 .net/2u *"_ivl_54", 7 0, L_0x7f0cc7e8a2a8;  1 drivers
L_0x7f0cc7e8a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555918da0_0 .net/2u *"_ivl_58", 0 0, L_0x7f0cc7e8a2f0;  1 drivers
L_0x7f0cc7e8a338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555918e80_0 .net/2u *"_ivl_62", 0 0, L_0x7f0cc7e8a338;  1 drivers
v0x555555918f60_0 .net *"_ivl_8", 31 0, L_0x555555936e80;  1 drivers
v0x555555919040_0 .net "boot", 0 0, L_0x555555820be0;  alias, 1 drivers
v0x555555919100_0 .net "boot_to_user_design", 0 0, v0x555555915760_0;  1 drivers
v0x5555559191a0_0 .net "clk", 0 0, v0x555555924e10_0;  1 drivers
v0x555555919240_0 .net "clk_48mhz", 0 0, v0x555555924eb0_0;  1 drivers
v0x5555559192e0_0 .var "count_down", 0 0;
v0x555555919380_0 .net "ctrl_in_ep_acked", 0 0, L_0x5555559494a0;  1 drivers
v0x555555919450_0 .net "ctrl_in_ep_data", 7 0, L_0x55555593a490;  1 drivers
v0x555555919520_0 .net "ctrl_in_ep_data_done", 0 0, L_0x555555939650;  1 drivers
v0x5555559195c0_0 .net "ctrl_in_ep_data_free", 0 0, L_0x555555948890;  1 drivers
v0x555555919690_0 .net "ctrl_in_ep_data_put", 0 0, L_0x555555939ff0;  1 drivers
v0x555555919760_0 .net "ctrl_in_ep_grant", 0 0, L_0x555555948650;  1 drivers
v0x555555919830_0 .net "ctrl_in_ep_req", 0 0, L_0x555555939ab0;  1 drivers
v0x555555919900_0 .net "ctrl_in_ep_stall", 0 0, v0x55555587bdd0_0;  1 drivers
v0x5555559199d0_0 .net "ctrl_out_ep_acked", 0 0, L_0x555555947da0;  1 drivers
v0x555555919aa0_0 .net "ctrl_out_ep_data_avail", 0 0, L_0x555555947730;  1 drivers
v0x555555919b40_0 .net "ctrl_out_ep_data_get", 0 0, L_0x5555556f08e0;  1 drivers
v0x555555919c10_0 .net "ctrl_out_ep_grant", 0 0, L_0x555555947550;  1 drivers
v0x555555919ce0_0 .net "ctrl_out_ep_req", 0 0, L_0x5555558c9b80;  1 drivers
v0x555555919db0_0 .net "ctrl_out_ep_setup", 0 0, L_0x5555559479e0;  1 drivers
L_0x7f0cc7e891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555919e80_0 .net "ctrl_out_ep_stall", 0 0, L_0x7f0cc7e891c8;  1 drivers
v0x555555919f50_0 .net "dev_addr", 6 0, v0x555555881ab0_0;  1 drivers
v0x555555919ff0_0 .net "frame_index", 10 0, L_0x55555593b0c0;  1 drivers
v0x55555591a2d0_0 .var "host_presence_timeout", 0 0;
v0x55555591a370_0 .var "host_presence_timer", 31 0;
v0x55555591a410_0 .net "led", 0 0, L_0x555555937160;  alias, 1 drivers
v0x55555591a4b0_0 .var "led_pwm", 7 0;
v0x55555591a550_0 .net "nak_in_ep_acked", 0 0, L_0x5555559491d0;  1 drivers
v0x55555591a5f0_0 .net "nak_in_ep_data_free", 0 0, L_0x555555948740;  1 drivers
v0x55555591a690_0 .net "nak_in_ep_grant", 0 0, L_0x555555948420;  1 drivers
v0x55555591a730_0 .var "ns_cnt", 5 0;
v0x55555591a7d0_0 .net "ns_rst", 0 0, L_0x555555936d10;  1 drivers
v0x55555591a890_0 .net "out_ep_data", 7 0, v0x5555559020e0_0;  1 drivers
v0x55555591a9e0_0 .var "pwm_cnt", 7 0;
v0x55555591aac0_0 .net "reset", 0 0, v0x555555925920_0;  1 drivers
v0x55555591ab60_0 .net "serial_in_ep_acked", 0 0, L_0x5555559492c0;  1 drivers
v0x55555591ac30_0 .net "serial_in_ep_data", 7 0, L_0x55555593aaa0;  1 drivers
v0x55555591ad00_0 .net "serial_in_ep_data_done", 0 0, v0x5555559160f0_0;  1 drivers
v0x55555591add0_0 .net "serial_in_ep_data_free", 0 0, L_0x5555559485b0;  1 drivers
v0x55555591aea0_0 .net "serial_in_ep_data_put", 0 0, v0x5555559163f0_0;  1 drivers
v0x55555591af70_0 .net "serial_in_ep_grant", 0 0, L_0x555555948510;  1 drivers
v0x55555591b040_0 .net "serial_in_ep_req", 0 0, v0x555555916570_0;  1 drivers
L_0x7f0cc7e89528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555591b110_0 .net "serial_in_ep_stall", 0 0, L_0x7f0cc7e89528;  1 drivers
v0x55555591b1e0_0 .net "serial_out_ep_acked", 0 0, L_0x555555947be0;  1 drivers
v0x55555591b2b0_0 .net "serial_out_ep_data_avail", 0 0, L_0x555555947690;  1 drivers
v0x55555591b380_0 .net "serial_out_ep_data_get", 0 0, L_0x55555593a990;  1 drivers
v0x55555591b450_0 .net "serial_out_ep_grant", 0 0, L_0x555555947460;  1 drivers
v0x55555591b520_0 .net "serial_out_ep_req", 0 0, L_0x55555593a860;  1 drivers
v0x55555591b5f0_0 .net "serial_out_ep_setup", 0 0, L_0x555555947940;  1 drivers
L_0x7f0cc7e894e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555591b6c0_0 .net "serial_out_ep_stall", 0 0, L_0x7f0cc7e894e0;  1 drivers
v0x55555591b790_0 .net "sof_valid", 0 0, L_0x55555593b000;  1 drivers
v0x55555591b860_0 .net "spi_cs", 0 0, v0x555555917680_0;  alias, 1 drivers
v0x55555591b930_0 .net "spi_miso", 0 0, L_0x5555559497b0;  alias, 1 drivers
v0x55555591ba00_0 .net "spi_mosi", 0 0, L_0x55555593ab90;  alias, 1 drivers
v0x55555591bad0_0 .net "spi_sck", 0 0, v0x555555917f00_0;  alias, 1 drivers
v0x55555591bfb0_0 .var "us_cnt", 9 0;
v0x55555591c050_0 .net "us_rst", 0 0, L_0x555555936ff0;  1 drivers
v0x55555591c0f0_0 .net "usb_n_rx", 0 0, v0x555555926170_0;  1 drivers
v0x55555591c190_0 .net "usb_n_tx", 0 0, v0x555555910420_0;  alias, 1 drivers
v0x55555591c230_0 .net "usb_p_rx", 0 0, v0x555555926580_0;  1 drivers
v0x55555591c2d0_0 .net "usb_p_tx", 0 0, v0x5555559104e0_0;  alias, 1 drivers
v0x55555591c370_0 .net "usb_tx_en", 0 0, v0x555555910680_0;  alias, 1 drivers
L_0x555555926bd0 .concat [ 6 26 0 0], v0x55555591a730_0, L_0x7f0cc7e890a8;
L_0x555555936d10 .cmp/eq 32, L_0x555555926bd0, L_0x7f0cc7e890f0;
L_0x555555936e80 .concat [ 10 22 0 0], v0x55555591bfb0_0, L_0x7f0cc7e89138;
L_0x555555936ff0 .cmp/eq 32, L_0x555555936e80, L_0x7f0cc7e89180;
L_0x555555937160 .cmp/gt 8, v0x55555591a4b0_0, v0x55555591a9e0_0;
L_0x555555947370 .concat [ 1 1 0 0], L_0x5555558c9b80, L_0x55555593a860;
L_0x555555947460 .part v0x5555558e3ab0_0, 1, 1;
L_0x555555947550 .part v0x5555558e3ab0_0, 0, 1;
L_0x555555947690 .part L_0x55555593e350, 1, 1;
L_0x555555947730 .part L_0x55555593e350, 0, 1;
L_0x555555947940 .part v0x555555902580_0, 1, 1;
L_0x5555559479e0 .part v0x555555902580_0, 0, 1;
L_0x555555947af0 .concat [ 1 1 0 0], L_0x5555556f08e0, L_0x55555593a990;
L_0x555555947be0 .part v0x555555902040_0, 1, 1;
L_0x555555947da0 .part v0x555555902040_0, 0, 1;
L_0x5555559482a0 .concat [ 1 1 1 0], L_0x555555939ab0, v0x555555916570_0, L_0x7f0cc7e8a218;
L_0x555555948420 .part v0x55555562d640_0, 2, 1;
L_0x555555948510 .part v0x55555562d640_0, 1, 1;
L_0x555555948650 .part v0x55555562d640_0, 0, 1;
L_0x555555948740 .part v0x5555556230f0_0, 2, 1;
L_0x5555559485b0 .part v0x5555556230f0_0, 1, 1;
L_0x555555948890 .part v0x5555556230f0_0, 0, 1;
L_0x555555948a80 .concat [ 1 1 1 0], L_0x555555939ff0, v0x5555559163f0_0, L_0x7f0cc7e8a260;
L_0x555555948bc0 .concat [ 8 8 8 0], L_0x55555593a490, L_0x55555593aaa0, L_0x7f0cc7e8a2a8;
L_0x555555948dd0 .concat [ 1 1 1 0], L_0x555555939650, v0x5555559160f0_0, L_0x7f0cc7e8a2f0;
L_0x555555948f60 .concat [ 1 1 1 0], v0x55555587bdd0_0, L_0x7f0cc7e89528, L_0x7f0cc7e8a338;
L_0x5555559491d0 .part v0x555555747360_0, 2, 1;
L_0x5555559492c0 .part v0x555555747360_0, 1, 1;
L_0x5555559494a0 .part v0x555555747360_0, 0, 1;
S_0x5555558413a0 .scope module, "ctrl_ep_inst" "usb_serial_ctrl_ep" 3 139, 4 1 0, S_0x5555558b62c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "dev_addr";
    .port_info 3 /OUTPUT 1 "out_ep_req";
    .port_info 4 /INPUT 1 "out_ep_grant";
    .port_info 5 /INPUT 1 "out_ep_data_avail";
    .port_info 6 /INPUT 1 "out_ep_setup";
    .port_info 7 /OUTPUT 1 "out_ep_data_get";
    .port_info 8 /INPUT 8 "out_ep_data";
    .port_info 9 /OUTPUT 1 "out_ep_stall";
    .port_info 10 /INPUT 1 "out_ep_acked";
    .port_info 11 /OUTPUT 1 "in_ep_req";
    .port_info 12 /INPUT 1 "in_ep_grant";
    .port_info 13 /INPUT 1 "in_ep_data_free";
    .port_info 14 /OUTPUT 1 "in_ep_data_put";
    .port_info 15 /OUTPUT 8 "in_ep_data";
    .port_info 16 /OUTPUT 1 "in_ep_data_done";
    .port_info 17 /OUTPUT 1 "in_ep_stall";
    .port_info 18 /INPUT 1 "in_ep_acked";
P_0x5555558cbdf0 .param/l "DATA_IN" 1 4 35, +C4<00000000000000000000000000000010>;
P_0x5555558cbe30 .param/l "DATA_OUT" 1 4 36, +C4<00000000000000000000000000000011>;
P_0x5555558cbe70 .param/l "IDLE" 1 4 33, +C4<00000000000000000000000000000000>;
P_0x5555558cbeb0 .param/l "SETUP" 1 4 34, +C4<00000000000000000000000000000001>;
P_0x5555558cbef0 .param/l "STATUS_IN" 1 4 37, +C4<00000000000000000000000000000100>;
P_0x5555558cbf30 .param/l "STATUS_OUT" 1 4 38, +C4<00000000000000000000000000000101>;
L_0x5555558c9b80 .functor BUFZ 1, L_0x555555947730, C4<0>, C4<0>, C4<0>;
L_0x5555556f08e0 .functor BUFZ 1, L_0x555555947730, C4<0>, C4<0>, C4<0>;
L_0x555555938220 .functor AND 1, L_0x5555558d3d20, L_0x5555559479e0, C4<1>, C4<1>;
L_0x555555938450 .functor AND 1, L_0x555555938310, L_0x5555559385b0, C4<1>, C4<1>;
L_0x555555938860 .functor AND 1, L_0x555555938310, L_0x5555559387c0, C4<1>, C4<1>;
L_0x555555938ee0 .functor OR 1, L_0x555555938b70, L_0x555555938df0, C4<0>, C4<0>;
L_0x555555939540 .functor AND 1, L_0x555555939190, L_0x555555939340, C4<1>, C4<1>;
L_0x555555939650 .functor OR 1, L_0x555555939540, v0x555555807df0_0, C4<0>, C4<0>;
L_0x555555939ab0 .functor AND 1, L_0x5555559398a0, L_0x555555939040, C4<1>, C4<1>;
L_0x555555939f30 .functor AND 1, L_0x555555939d10, L_0x555555939040, C4<1>, C4<1>;
L_0x555555939ff0 .functor AND 1, L_0x555555939f30, L_0x555555948890, C4<1>, C4<1>;
L_0x55555593a490 .functor BUFZ 8, L_0x55555593a1c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555894980_0 .net *"_ivl_101", 0 0, L_0x555555939f30;  1 drivers
v0x555555894a40_0 .net *"_ivl_104", 7 0, L_0x55555593a1c0;  1 drivers
v0x5555558937b0_0 .net *"_ivl_106", 9 0, L_0x55555593a260;  1 drivers
L_0x7f0cc7e89498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555893870_0 .net *"_ivl_109", 2 0, L_0x7f0cc7e89498;  1 drivers
v0x55555589fcc0_0 .net *"_ivl_14", 7 0, L_0x555555937510;  1 drivers
v0x55555589a230_0 .net *"_ivl_17", 7 0, L_0x555555937610;  1 drivers
v0x55555589a310_0 .net *"_ivl_22", 7 0, L_0x5555559378b0;  1 drivers
v0x55555589c500_0 .net *"_ivl_25", 7 0, L_0x555555937990;  1 drivers
v0x55555589c5c0_0 .net *"_ivl_30", 7 0, L_0x555555937bf0;  1 drivers
v0x555555877cf0_0 .net *"_ivl_33", 7 0, L_0x555555937c90;  1 drivers
L_0x7f0cc7e89210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555877dd0_0 .net/2u *"_ivl_40", 15 0, L_0x7f0cc7e89210;  1 drivers
v0x555555879010_0 .net *"_ivl_45", 0 0, L_0x5555559384c0;  1 drivers
v0x5555558790f0_0 .net *"_ivl_47", 0 0, L_0x5555559385b0;  1 drivers
v0x555555878610_0 .net *"_ivl_51", 0 0, L_0x5555559387c0;  1 drivers
v0x5555558786f0_0 .net *"_ivl_54", 7 0, L_0x555555938960;  1 drivers
L_0x7f0cc7e89258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555586fa10_0 .net *"_ivl_57", 0 0, L_0x7f0cc7e89258;  1 drivers
v0x55555586fad0_0 .net *"_ivl_58", 0 0, L_0x555555938b70;  1 drivers
v0x555555866760_0 .net *"_ivl_60", 15 0, L_0x555555938c10;  1 drivers
L_0x7f0cc7e892a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555866820_0 .net *"_ivl_63", 7 0, L_0x7f0cc7e892a0;  1 drivers
v0x555555867bc0_0 .net *"_ivl_64", 0 0, L_0x555555938df0;  1 drivers
v0x555555867c80_0 .net *"_ivl_70", 31 0, L_0x5555559392a0;  1 drivers
L_0x7f0cc7e892e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555853560_0 .net *"_ivl_73", 25 0, L_0x7f0cc7e892e8;  1 drivers
L_0x7f0cc7e89330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555853640_0 .net/2u *"_ivl_74", 31 0, L_0x7f0cc7e89330;  1 drivers
v0x555555853ed0_0 .net *"_ivl_76", 0 0, L_0x555555939340;  1 drivers
v0x555555853f90_0 .net *"_ivl_79", 0 0, L_0x555555939540;  1 drivers
v0x555555804c40_0 .net *"_ivl_82", 31 0, L_0x555555939760;  1 drivers
L_0x7f0cc7e89378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555804d00_0 .net *"_ivl_85", 25 0, L_0x7f0cc7e89378;  1 drivers
L_0x7f0cc7e893c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555803920_0 .net/2u *"_ivl_86", 31 0, L_0x7f0cc7e893c0;  1 drivers
v0x555555803a00_0 .net *"_ivl_88", 0 0, L_0x5555559398a0;  1 drivers
v0x55555582f3b0_0 .net *"_ivl_92", 31 0, L_0x555555939c70;  1 drivers
L_0x7f0cc7e89408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555582f490_0 .net *"_ivl_95", 25 0, L_0x7f0cc7e89408;  1 drivers
L_0x7f0cc7e89450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558410c0_0 .net/2u *"_ivl_96", 31 0, L_0x7f0cc7e89450;  1 drivers
v0x5555558411a0_0 .net *"_ivl_98", 0 0, L_0x555555939d10;  1 drivers
v0x5555558b7d30_0 .net "all_data_sent", 0 0, L_0x555555938ee0;  1 drivers
v0x5555558b7dd0_0 .net "bRequest", 7 0, L_0x555555937470;  1 drivers
v0x5555558980e0_0 .net "bmRequestType", 7 0, L_0x5555559373d0;  1 drivers
v0x5555558981c0_0 .var "bytes_sent", 7 0;
v0x5555558911b0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555891250_0 .var "ctrl_xfr_state", 5 0;
v0x55555588fb40_0 .var "ctrl_xfr_state_next", 5 0;
v0x55555588fc20_0 .var "data_stage_end", 0 0;
v0x5555558819d0_0 .net "dev_addr", 6 0, v0x555555881ab0_0;  alias, 1 drivers
v0x555555881ab0_0 .var "dev_addr_i", 6 0;
v0x5555558809d0 .array "ep_rom", 0 255, 7 0;
v0x555555880a90_0 .net "has_data_stage", 0 0, L_0x555555938310;  1 drivers
v0x55555587f6d0_0 .net "in_data_stage", 0 0, L_0x555555938860;  1 drivers
v0x55555587f790_0 .net "in_data_transfer_done", 0 0, L_0x555555939190;  1 drivers
v0x55555587e340_0 .net "in_ep_acked", 0 0, L_0x5555559494a0;  alias, 1 drivers
v0x55555587e400_0 .net "in_ep_data", 7 0, L_0x55555593a490;  alias, 1 drivers
v0x55555587dcf0_0 .net "in_ep_data_done", 0 0, L_0x555555939650;  alias, 1 drivers
v0x55555587ddb0_0 .net "in_ep_data_free", 0 0, L_0x555555948890;  alias, 1 drivers
v0x55555587cd90_0 .net "in_ep_data_put", 0 0, L_0x555555939ff0;  alias, 1 drivers
v0x55555587ce50_0 .net "in_ep_grant", 0 0, L_0x555555948650;  alias, 1 drivers
v0x55555587bd10_0 .net "in_ep_req", 0 0, L_0x555555939ab0;  alias, 1 drivers
v0x55555587bdd0_0 .var "in_ep_stall", 0 0;
v0x5555558843a0_0 .net "more_data_to_send", 0 0, L_0x555555939040;  1 drivers
v0x555555884460_0 .var "new_dev_addr", 6 0;
v0x55555585c740_0 .net "out_data_stage", 0 0, L_0x555555938450;  1 drivers
v0x55555585c800_0 .net "out_ep_acked", 0 0, L_0x555555947da0;  alias, 1 drivers
v0x555555859a00_0 .net "out_ep_data", 7 0, v0x5555559020e0_0;  alias, 1 drivers
v0x555555859ae0_0 .net "out_ep_data_avail", 0 0, L_0x555555947730;  alias, 1 drivers
v0x555555858b80_0 .net "out_ep_data_get", 0 0, L_0x5555556f08e0;  alias, 1 drivers
v0x555555858c40_0 .var "out_ep_data_valid", 0 0;
v0x555555857c50_0 .net "out_ep_grant", 0 0, L_0x555555947550;  alias, 1 drivers
v0x555555857d10_0 .net "out_ep_req", 0 0, L_0x5555558c9b80;  alias, 1 drivers
v0x555555856bd0_0 .net "out_ep_setup", 0 0, L_0x5555559479e0;  alias, 1 drivers
v0x555555856c90_0 .net "out_ep_stall", 0 0, L_0x7f0cc7e891c8;  alias, 1 drivers
v0x555555815bd0_0 .net "pkt_end", 0 0, L_0x5555559380c0;  1 drivers
v0x555555815c70_0 .net "pkt_start", 0 0, L_0x5555558d3d20;  1 drivers
v0x5555558147e0 .array "raw_setup_data", 0 7, 9 0;
v0x55555580a4d0_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
v0x55555580a590_0 .var "rom_addr", 6 0;
v0x55555580a160_0 .var "rom_length", 6 0;
v0x55555580a240_0 .var "save_dev_addr", 0 0;
v0x555555807df0_0 .var "send_zero_length_data_pkt", 0 0;
v0x555555807eb0_0 .var "setup_data_addr", 3 0;
v0x55555589ef10_0 .net "setup_pkt_start", 0 0, L_0x555555938220;  1 drivers
v0x55555589efd0_0 .var "setup_stage_end", 0 0;
v0x55555585cad0_0 .var "status_stage_end", 0 0;
v0x55555585cb90_0 .net "wIndex", 15 0, L_0x555555937a30;  1 drivers
v0x5555558902b0_0 .net "wLength", 15 0, L_0x555555937dc0;  1 drivers
v0x555555890390_0 .net "wValue", 15 0, L_0x555555937740;  1 drivers
E_0x555555634c70/0 .event anyedge, v0x555555891250_0, v0x55555589ef10_0, v0x5555558cb570_0, v0x55555587f6d0_0;
E_0x555555634c70/1 .event anyedge, v0x55555585c740_0, v0x55555587bdd0_0, v0x55555587e340_0, v0x555555806380_0;
E_0x555555634c70/2 .event anyedge, v0x55555585c800_0;
E_0x555555634c70 .event/or E_0x555555634c70/0, E_0x555555634c70/1, E_0x555555634c70/2;
v0x5555558147e0_0 .array/port v0x5555558147e0, 0;
L_0x5555559373d0 .part v0x5555558147e0_0, 0, 8;
v0x5555558147e0_1 .array/port v0x5555558147e0, 1;
L_0x555555937470 .part v0x5555558147e0_1, 0, 8;
v0x5555558147e0_3 .array/port v0x5555558147e0, 3;
L_0x555555937510 .part v0x5555558147e0_3, 0, 8;
v0x5555558147e0_2 .array/port v0x5555558147e0, 2;
L_0x555555937610 .part v0x5555558147e0_2, 0, 8;
L_0x555555937740 .concat [ 8 8 0 0], L_0x555555937610, L_0x555555937510;
v0x5555558147e0_5 .array/port v0x5555558147e0, 5;
L_0x5555559378b0 .part v0x5555558147e0_5, 0, 8;
v0x5555558147e0_4 .array/port v0x5555558147e0, 4;
L_0x555555937990 .part v0x5555558147e0_4, 0, 8;
L_0x555555937a30 .concat [ 8 8 0 0], L_0x555555937990, L_0x5555559378b0;
v0x5555558147e0_7 .array/port v0x5555558147e0, 7;
L_0x555555937bf0 .part v0x5555558147e0_7, 0, 8;
v0x5555558147e0_6 .array/port v0x5555558147e0, 6;
L_0x555555937c90 .part v0x5555558147e0_6, 0, 8;
L_0x555555937dc0 .concat [ 8 8 0 0], L_0x555555937c90, L_0x555555937bf0;
L_0x555555938310 .cmp/ne 16, L_0x555555937dc0, L_0x7f0cc7e89210;
L_0x5555559384c0 .part L_0x5555559373d0, 7, 1;
L_0x5555559385b0 .reduce/nor L_0x5555559384c0;
L_0x5555559387c0 .part L_0x5555559373d0, 7, 1;
L_0x555555938960 .concat [ 7 1 0 0], v0x55555580a160_0, L_0x7f0cc7e89258;
L_0x555555938b70 .cmp/ge 8, v0x5555558981c0_0, L_0x555555938960;
L_0x555555938c10 .concat [ 8 8 0 0], v0x5555558981c0_0, L_0x7f0cc7e892a0;
L_0x555555938df0 .cmp/ge 16, L_0x555555938c10, L_0x555555937dc0;
L_0x555555939040 .reduce/nor L_0x555555938ee0;
L_0x5555559392a0 .concat [ 6 26 0 0], v0x555555891250_0, L_0x7f0cc7e892e8;
L_0x555555939340 .cmp/eq 32, L_0x5555559392a0, L_0x7f0cc7e89330;
L_0x555555939760 .concat [ 6 26 0 0], v0x555555891250_0, L_0x7f0cc7e89378;
L_0x5555559398a0 .cmp/eq 32, L_0x555555939760, L_0x7f0cc7e893c0;
L_0x555555939c70 .concat [ 6 26 0 0], v0x555555891250_0, L_0x7f0cc7e89408;
L_0x555555939d10 .cmp/eq 32, L_0x555555939c70, L_0x7f0cc7e89450;
L_0x55555593a1c0 .array/port v0x5555558809d0, L_0x55555593a260;
L_0x55555593a260 .concat [ 7 3 0 0], v0x55555580a590_0, L_0x7f0cc7e89498;
S_0x55555582f6c0 .scope module, "detect_in_data_transfer_done" "rising_edge_detector" 4 111, 5 1 0, S_0x5555558413a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555939190 .functor AND 1, L_0x555555938d00, L_0x555555938ee0, C4<1>, C4<1>;
v0x555555820cf0_0 .net *"_ivl_1", 0 0, L_0x555555938d00;  1 drivers
v0x555555805830_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555806380_0 .net "in", 0 0, L_0x555555938ee0;  alias, 1 drivers
v0x5555558d16d0_0 .var "in_q", 0 0;
v0x5555558d1790_0 .net "out", 0 0, L_0x555555939190;  alias, 1 drivers
E_0x5555556346b0 .event posedge, v0x555555805830_0;
L_0x555555938d00 .reduce/nor v0x5555558d16d0_0;
S_0x5555558305a0 .scope module, "detect_pkt_end" "falling_edge_detector" 4 81, 5 15 0, S_0x5555558413a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x5555559380c0 .functor AND 1, v0x5555558cb4d0_0, L_0x555555938020, C4<1>, C4<1>;
v0x5555558cc990_0 .net *"_ivl_1", 0 0, L_0x555555938020;  1 drivers
v0x5555558cc2e0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555558cc3a0_0 .net "in", 0 0, L_0x555555947730;  alias, 1 drivers
v0x5555558cb4d0_0 .var "in_q", 0 0;
v0x5555558cb570_0 .net "out", 0 0, L_0x5555559380c0;  alias, 1 drivers
L_0x555555938020 .reduce/nor L_0x555555947730;
S_0x5555558afd40 .scope module, "detect_pkt_start" "rising_edge_detector" 4 75, 5 1 0, S_0x5555558413a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x5555558d3d20 .functor AND 1, L_0x555555937ee0, L_0x555555947730, C4<1>, C4<1>;
v0x5555558b3de0_0 .net *"_ivl_1", 0 0, L_0x555555937ee0;  1 drivers
v0x5555558b3ea0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555558b0e30_0 .net "in", 0 0, L_0x555555947730;  alias, 1 drivers
v0x5555558b0ed0_0 .var "in_q", 0 0;
v0x5555558b8d00_0 .net "out", 0 0, L_0x5555558d3d20;  alias, 1 drivers
L_0x555555937ee0 .reduce/nor v0x5555558b0ed0_0;
S_0x5555558d7b00 .scope module, "usb_fs_pe_inst" "usb_fs_pe" 3 207, 6 1 0, S_0x5555558b62c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "dev_addr";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "out_ep_req";
    .port_info 5 /OUTPUT 2 "out_ep_grant";
    .port_info 6 /OUTPUT 2 "out_ep_data_avail";
    .port_info 7 /OUTPUT 2 "out_ep_setup";
    .port_info 8 /INPUT 2 "out_ep_data_get";
    .port_info 9 /OUTPUT 8 "out_ep_data";
    .port_info 10 /INPUT 2 "out_ep_stall";
    .port_info 11 /OUTPUT 2 "out_ep_acked";
    .port_info 12 /INPUT 3 "in_ep_req";
    .port_info 13 /OUTPUT 3 "in_ep_grant";
    .port_info 14 /OUTPUT 3 "in_ep_data_free";
    .port_info 15 /INPUT 3 "in_ep_data_put";
    .port_info 16 /INPUT 24 "in_ep_data";
    .port_info 17 /INPUT 3 "in_ep_data_done";
    .port_info 18 /INPUT 3 "in_ep_stall";
    .port_info 19 /OUTPUT 3 "in_ep_acked";
    .port_info 20 /OUTPUT 1 "sof_valid";
    .port_info 21 /OUTPUT 11 "frame_index";
    .port_info 22 /OUTPUT 1 "usb_p_tx";
    .port_info 23 /OUTPUT 1 "usb_n_tx";
    .port_info 24 /INPUT 1 "usb_p_rx";
    .port_info 25 /INPUT 1 "usb_n_rx";
    .port_info 26 /OUTPUT 1 "usb_tx_en";
P_0x5555558c9af0 .param/l "NUM_IN_EPS" 0 6 3, C4<00011>;
P_0x5555558c9b30 .param/l "NUM_OUT_EPS" 0 6 2, C4<00010>;
L_0x55555593ae60 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x55555593b000 .functor AND 1, L_0x55555593ae60, L_0x55555593aed0, C4<1>, C4<1>;
L_0x55555593b0c0 .functor BUFZ 11, L_0x555555945350, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x555555911ec0_0 .net *"_ivl_1", 0 0, L_0x55555593ae60;  1 drivers
L_0x7f0cc7e895b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555555911fa0_0 .net/2u *"_ivl_2", 3 0, L_0x7f0cc7e895b8;  1 drivers
v0x555555912080_0 .net *"_ivl_4", 0 0, L_0x55555593aed0;  1 drivers
v0x555555912120_0 .net "arb_in_ep_data", 7 0, v0x55555581d110_0;  1 drivers
v0x555555912230_0 .net "bit_strobe", 0 0, L_0x5555559423f0;  1 drivers
v0x555555912370_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555912410_0 .net "clk_48mhz", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x5555559124b0_0 .net "dev_addr", 6 0, v0x555555881ab0_0;  alias, 1 drivers
v0x555555912570_0 .net "frame_index", 10 0, L_0x55555593b0c0;  alias, 1 drivers
v0x555555912650_0 .net "in_ep_acked", 2 0, v0x555555747360_0;  1 drivers
v0x555555912710_0 .net "in_ep_data", 23 0, L_0x555555948bc0;  1 drivers
v0x5555559127b0_0 .net "in_ep_data_done", 2 0, L_0x555555948dd0;  1 drivers
v0x555555912850_0 .net "in_ep_data_free", 2 0, v0x5555556230f0_0;  1 drivers
v0x5555559128f0_0 .net "in_ep_data_put", 2 0, L_0x555555948a80;  1 drivers
v0x555555912990_0 .net "in_ep_grant", 2 0, v0x55555562d640_0;  1 drivers
v0x555555912a60_0 .net "in_ep_req", 2 0, L_0x5555559482a0;  1 drivers
v0x555555912b30_0 .net "in_ep_stall", 2 0, L_0x555555948f60;  1 drivers
v0x555555912c00_0 .net "in_tx_pid", 3 0, v0x5555558e30f0_0;  1 drivers
v0x555555912ca0_0 .net "in_tx_pkt_start", 0 0, v0x5555558e3290_0;  1 drivers
v0x555555912d90_0 .net "out_ep_acked", 1 0, v0x555555902040_0;  1 drivers
v0x555555912e50_0 .net "out_ep_data", 7 0, v0x5555559020e0_0;  alias, 1 drivers
v0x555555912f40_0 .net "out_ep_data_avail", 1 0, L_0x55555593e350;  1 drivers
v0x555555913000_0 .net "out_ep_data_get", 1 0, L_0x555555947af0;  1 drivers
v0x5555559130a0_0 .net "out_ep_grant", 1 0, v0x5555558e3ab0_0;  1 drivers
v0x555555913170_0 .net "out_ep_req", 1 0, L_0x555555947370;  1 drivers
v0x555555913240_0 .net "out_ep_setup", 1 0, v0x555555902580_0;  1 drivers
L_0x7f0cc7e8a410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555913310_0 .net "out_ep_stall", 1 0, L_0x7f0cc7e8a410;  1 drivers
v0x5555559133e0_0 .net "out_tx_pid", 3 0, v0x555555903560_0;  1 drivers
v0x5555559134d0_0 .net "out_tx_pkt_start", 0 0, v0x5555559036d0_0;  1 drivers
v0x5555559135c0_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
v0x555555913660_0 .net "rx_addr", 6 0, L_0x555555945120;  1 drivers
v0x555555913720_0 .net "rx_data", 7 0, L_0x555555945900;  1 drivers
v0x5555559137e0_0 .net "rx_data_put", 0 0, L_0x555555945840;  1 drivers
v0x555555913880_0 .net "rx_endp", 3 0, L_0x5555559451c0;  1 drivers
v0x555555913940_0 .net "rx_frame_num", 10 0, L_0x555555945350;  1 drivers
v0x555555913a00_0 .net "rx_pid", 3 0, L_0x555555944f50;  1 drivers
v0x555555913ac0_0 .net "rx_pkt_end", 0 0, L_0x555555944c70;  1 drivers
v0x555555913b60_0 .net "rx_pkt_start", 0 0, L_0x555555944960;  1 drivers
v0x555555913c90_0 .net "rx_pkt_valid", 0 0, L_0x5555559445c0;  1 drivers
v0x555555913dc0_0 .net "sof_valid", 0 0, L_0x55555593b000;  alias, 1 drivers
v0x555555913e80_0 .net "tx_data", 7 0, v0x5555558d9d40_0;  1 drivers
v0x555555913f40_0 .net "tx_data_avail", 0 0, L_0x55555593d800;  1 drivers
v0x555555913fe0_0 .net "tx_data_get", 0 0, L_0x5555559463e0;  1 drivers
v0x555555914080_0 .net "tx_pid", 3 0, L_0x555555945cb0;  1 drivers
v0x555555914140_0 .net "tx_pkt_end", 0 0, L_0x555555947040;  1 drivers
v0x555555914270_0 .net "tx_pkt_start", 0 0, L_0x555555945bb0;  1 drivers
v0x555555914310_0 .net "usb_n_rx", 0 0, v0x555555926170_0;  alias, 1 drivers
v0x5555559143b0_0 .net "usb_n_tx", 0 0, v0x555555910420_0;  alias, 1 drivers
v0x555555914450_0 .net "usb_p_rx", 0 0, v0x555555926580_0;  alias, 1 drivers
v0x5555559144f0_0 .net "usb_p_tx", 0 0, v0x5555559104e0_0;  alias, 1 drivers
v0x5555559145c0_0 .net "usb_tx_en", 0 0, v0x555555910680_0;  alias, 1 drivers
L_0x55555593aed0 .cmp/eq 4, L_0x555555944f50, L_0x7f0cc7e895b8;
S_0x5555558c8a10 .scope module, "usb_fs_in_arb_inst" "usb_fs_in_arb" 6 104, 7 1 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in_ep_req";
    .port_info 1 /OUTPUT 3 "in_ep_grant";
    .port_info 2 /INPUT 24 "in_ep_data";
    .port_info 3 /OUTPUT 8 "arb_in_ep_data";
P_0x5555558c8bf0 .param/l "NUM_IN_EPS" 0 7 2, C4<00011>;
v0x55555581d110_0 .var "arb_in_ep_data", 7 0;
v0x55555562d3b0_0 .var "grant", 0 0;
v0x55555562d470_0 .var/i "i", 31 0;
v0x55555562d560_0 .net "in_ep_data", 23 0, L_0x555555948bc0;  alias, 1 drivers
v0x55555562d640_0 .var "in_ep_grant", 2 0;
v0x55555562bb00_0 .net "in_ep_req", 2 0, L_0x5555559482a0;  alias, 1 drivers
E_0x555555634900 .event anyedge, v0x55555562bb00_0, v0x55555562d3b0_0, v0x55555562d560_0;
S_0x55555562bc60 .scope module, "usb_fs_in_pe_inst" "usb_fs_in_pe" 6 124, 8 2 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 3 "in_ep_data_free";
    .port_info 5 /INPUT 3 "in_ep_data_put";
    .port_info 6 /INPUT 8 "in_ep_data";
    .port_info 7 /INPUT 3 "in_ep_data_done";
    .port_info 8 /INPUT 3 "in_ep_stall";
    .port_info 9 /OUTPUT 3 "in_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /OUTPUT 1 "tx_pkt_start";
    .port_info 18 /INPUT 1 "tx_pkt_end";
    .port_info 19 /OUTPUT 4 "tx_pid";
    .port_info 20 /OUTPUT 1 "tx_data_avail";
    .port_info 21 /INPUT 1 "tx_data_get";
    .port_info 22 /OUTPUT 8 "tx_data";
P_0x5555558d6240 .param/l "GETTING_PKT" 1 8 70, +C4<00000000000000000000000000000010>;
P_0x5555558d6280 .param/l "IDLE" 1 8 79, +C4<00000000000000000000000000000000>;
P_0x5555558d62c0 .param/l "MAX_IN_PACKET_SIZE" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x5555558d6300 .param/l "NUM_IN_EPS" 0 8 3, C4<00011>;
P_0x5555558d6340 .param/l "PUTTING_PKT" 1 8 69, +C4<00000000000000000000000000000001>;
P_0x5555558d6380 .param/l "RCVD_IN" 1 8 80, +C4<00000000000000000000000000000001>;
P_0x5555558d63c0 .param/l "READY_FOR_PKT" 1 8 68, +C4<00000000000000000000000000000000>;
P_0x5555558d6400 .param/l "SEND_DATA" 1 8 81, +C4<00000000000000000000000000000010>;
P_0x5555558d6440 .param/l "STALL" 1 8 71, +C4<00000000000000000000000000000011>;
P_0x5555558d6480 .param/l "WAIT_ACK" 1 8 82, +C4<00000000000000000000000000000011>;
L_0x55555593b2b0 .functor BUFZ 2, L_0x55555593b210, C4<00>, C4<00>, C4<00>;
L_0x55555593b900 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x55555593bba0 .functor AND 1, L_0x55555593b900, L_0x55555593ba60, C4<1>, C4<1>;
L_0x55555593be40 .functor AND 1, L_0x55555593bba0, L_0x55555593bcb0, C4<1>, C4<1>;
L_0x55555593c190 .functor AND 1, L_0x55555593be40, L_0x55555593bfe0, C4<1>, C4<1>;
L_0x55555593c120 .functor AND 1, L_0x55555593c190, L_0x55555593c340, C4<1>, C4<1>;
L_0x55555593c850 .functor AND 1, L_0x55555593c190, L_0x55555593c680, C4<1>, C4<1>;
L_0x55555593c910 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x55555593cbd0 .functor AND 1, L_0x55555593c910, L_0x55555593c9d0, C4<1>, C4<1>;
L_0x55555593d060 .functor BUFZ 6, L_0x55555593cd80, C4<000000>, C4<000000>, C4<000000>;
L_0x55555593d2e0 .functor BUFZ 6, L_0x55555593d180, C4<000000>, C4<000000>, C4<000000>;
L_0x55555593d680 .functor AND 1, L_0x55555593d440, L_0x55555593cec0, C4<1>, C4<1>;
L_0x55555593d800 .functor BUFZ 1, L_0x55555593d680, C4<0>, C4<0>, C4<0>;
v0x55555564c9b0_0 .net *"_ivl_0", 1 0, L_0x55555593b210;  1 drivers
v0x55555564ca90_0 .net *"_ivl_10", 5 0, L_0x55555593b5f0;  1 drivers
v0x55555564cb70_0 .net *"_ivl_13", 4 0, L_0x55555593b6e0;  1 drivers
v0x55555564cc60_0 .net *"_ivl_17", 0 0, L_0x55555593b900;  1 drivers
v0x5555556509d0_0 .net *"_ivl_19", 1 0, L_0x55555593b970;  1 drivers
L_0x7f0cc7e89600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555650ae0_0 .net/2u *"_ivl_20", 1 0, L_0x7f0cc7e89600;  1 drivers
v0x555555650bc0_0 .net *"_ivl_22", 0 0, L_0x55555593ba60;  1 drivers
v0x555555650c80_0 .net *"_ivl_25", 0 0, L_0x55555593bba0;  1 drivers
v0x555555650d40_0 .net *"_ivl_26", 0 0, L_0x55555593bcb0;  1 drivers
v0x55555567e420_0 .net *"_ivl_29", 0 0, L_0x55555593be40;  1 drivers
v0x55555567e4e0_0 .net *"_ivl_30", 4 0, L_0x55555593beb0;  1 drivers
L_0x7f0cc7e89648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555567e5c0_0 .net *"_ivl_33", 0 0, L_0x7f0cc7e89648;  1 drivers
L_0x7f0cc7e89690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55555567e6a0_0 .net/2u *"_ivl_34", 4 0, L_0x7f0cc7e89690;  1 drivers
v0x55555567e780_0 .net *"_ivl_36", 0 0, L_0x55555593bfe0;  1 drivers
v0x555555681510_0 .net *"_ivl_4", 5 0, L_0x55555593b320;  1 drivers
v0x5555556815f0_0 .net *"_ivl_41", 1 0, L_0x55555593c2a0;  1 drivers
L_0x7f0cc7e896d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5555556816d0_0 .net/2u *"_ivl_42", 1 0, L_0x7f0cc7e896d8;  1 drivers
v0x5555556817b0_0 .net *"_ivl_44", 0 0, L_0x55555593c340;  1 drivers
v0x555555681870_0 .net *"_ivl_49", 1 0, L_0x55555593c5e0;  1 drivers
L_0x7f0cc7e89720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555556b34a0_0 .net/2u *"_ivl_50", 1 0, L_0x7f0cc7e89720;  1 drivers
v0x5555556b3580_0 .net *"_ivl_52", 0 0, L_0x55555593c680;  1 drivers
v0x5555556b3640_0 .net *"_ivl_57", 0 0, L_0x55555593c910;  1 drivers
L_0x7f0cc7e89768 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5555556b3700_0 .net/2u *"_ivl_58", 3 0, L_0x7f0cc7e89768;  1 drivers
v0x5555556b37e0_0 .net *"_ivl_60", 0 0, L_0x55555593c9d0;  1 drivers
v0x5555556b38a0_0 .net *"_ivl_64", 5 0, L_0x55555593cce0;  1 drivers
v0x5555556c4d50_0 .net *"_ivl_66", 5 0, L_0x55555593ce20;  1 drivers
v0x5555556c4e30_0 .net *"_ivl_7", 4 0, L_0x55555593b3c0;  1 drivers
v0x5555556c4f10_0 .net *"_ivl_70", 5 0, L_0x55555593cd80;  1 drivers
v0x5555556c4ff0_0 .net *"_ivl_74", 5 0, L_0x55555593d180;  1 drivers
v0x5555556c50d0_0 .net *"_ivl_78", 31 0, L_0x55555593d350;  1 drivers
L_0x7f0cc7e897b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555556eda60_0 .net *"_ivl_81", 29 0, L_0x7f0cc7e897b0;  1 drivers
L_0x7f0cc7e897f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555556edb40_0 .net/2u *"_ivl_82", 31 0, L_0x7f0cc7e897f8;  1 drivers
v0x5555556edc20_0 .net *"_ivl_84", 0 0, L_0x55555593d440;  1 drivers
v0x5555556edce0_0 .net "ack_received", 0 0, L_0x55555593cbd0;  1 drivers
v0x5555556edda0_0 .net "buffer_get_addr", 8 0, L_0x55555593b810;  1 drivers
v0x55555570e3d0_0 .net "buffer_put_addr", 8 0, L_0x55555593b4b0;  1 drivers
v0x55555570e4b0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x55555570e550_0 .var "current_endp", 3 0;
v0x55555570e630_0 .net "current_ep_get_addr", 5 0, L_0x55555593d060;  1 drivers
v0x55555570e710_0 .net "current_ep_put_addr", 5 0, L_0x55555593d2e0;  1 drivers
v0x555555710480_0 .net "current_ep_state", 1 0, L_0x55555593b2b0;  1 drivers
v0x555555710560_0 .var "data_toggle", 2 0;
v0x555555710640_0 .net "dev_addr", 6 0, v0x555555881ab0_0;  alias, 1 drivers
v0x555555710700_0 .var "endp_free", 2 0;
v0x5555557107c0_0 .var "endp_ready_to_send", 2 0;
v0x555555713d60 .array "ep_get_addr", 0 2, 5 0;
v0x555555713e20_0 .var/i "ep_num_decoder", 31 0;
v0x555555713f00 .array "ep_put_addr", 0 2, 5 0;
v0x555555714040 .array "ep_state", 0 2, 1 0;
v0x555555747100 .array "ep_state_next", 0 2, 1 0;
v0x5555557471c0_0 .var/i "i", 31 0;
v0x5555557472a0 .array "in_data_buffer", 0 95, 7 0;
v0x555555747360_0 .var "in_ep_acked", 2 0;
v0x555555747440_0 .net "in_ep_data", 7 0, v0x55555581d110_0;  alias, 1 drivers
v0x555555747500_0 .net "in_ep_data_done", 2 0, L_0x555555948dd0;  alias, 1 drivers
v0x5555556230f0_0 .var "in_ep_data_free", 2 0;
v0x5555556231d0_0 .net "in_ep_data_put", 2 0, L_0x555555948a80;  alias, 1 drivers
v0x5555556232b0_0 .var "in_ep_num", 3 0;
v0x555555623390_0 .net "in_ep_stall", 2 0, L_0x555555948f60;  alias, 1 drivers
v0x555555623470_0 .net "in_token_received", 0 0, L_0x55555593c850;  1 drivers
v0x55555561fb10_0 .var "in_xfr_end", 0 0;
v0x55555561fbd0_0 .var "in_xfr_start", 0 0;
v0x55555561fc90_0 .var "in_xfr_state", 1 0;
v0x55555561fd70_0 .var "in_xfr_state_next", 1 0;
v0x55555561fe50_0 .var/i "j", 31 0;
v0x555555634180_0 .net "more_data_to_send", 0 0, L_0x55555593cec0;  1 drivers
v0x55555561fef0_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
L_0x7f0cc7e89840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555558d9480_0 .net "reset_ep", 2 0, L_0x7f0cc7e89840;  1 drivers
v0x5555558d9540_0 .var "rollback_in_xfr", 0 0;
v0x5555558d9600_0 .net "rx_addr", 6 0, L_0x555555945120;  alias, 1 drivers
v0x5555558d96e0_0 .net "rx_endp", 3 0, L_0x5555559451c0;  alias, 1 drivers
v0x5555558d97c0_0 .net "rx_frame_num", 10 0, L_0x555555945350;  alias, 1 drivers
v0x5555558d98a0_0 .net "rx_pid", 3 0, L_0x555555944f50;  alias, 1 drivers
v0x5555558d9980_0 .net "rx_pkt_end", 0 0, L_0x555555944c70;  alias, 1 drivers
v0x5555558d9a40_0 .net "rx_pkt_start", 0 0, L_0x555555944960;  alias, 1 drivers
v0x5555558d9b00_0 .net "rx_pkt_valid", 0 0, L_0x5555559445c0;  alias, 1 drivers
v0x5555558d9bc0_0 .net "setup_token_received", 0 0, L_0x55555593c120;  1 drivers
v0x5555558d9c80_0 .net "token_received", 0 0, L_0x55555593c190;  1 drivers
v0x5555558d9d40_0 .var "tx_data", 7 0;
v0x5555558d9e20_0 .net "tx_data_avail", 0 0, L_0x55555593d800;  alias, 1 drivers
v0x5555558e2f70_0 .net "tx_data_avail_i", 0 0, L_0x55555593d680;  1 drivers
v0x5555558e3030_0 .net "tx_data_get", 0 0, L_0x5555559463e0;  alias, 1 drivers
v0x5555558e30f0_0 .var "tx_pid", 3 0;
v0x5555558e31d0_0 .net "tx_pkt_end", 0 0, L_0x555555947040;  alias, 1 drivers
v0x5555558e3290_0 .var "tx_pkt_start", 0 0;
v0x555555714040_0 .array/port v0x555555714040, 0;
E_0x555555890450/0 .event anyedge, v0x55555561fc90_0, v0x555555623470_0, v0x55555570e550_0, v0x555555714040_0;
v0x555555714040_1 .array/port v0x555555714040, 1;
v0x555555714040_2 .array/port v0x555555714040, 2;
E_0x555555890450/1 .event anyedge, v0x555555714040_1, v0x555555714040_2, v0x555555710560_0, v0x555555634180_0;
E_0x555555890450/2 .event anyedge, v0x5555556edce0_0, v0x5555558d9980_0;
E_0x555555890450 .event/or E_0x555555890450/0, E_0x555555890450/1, E_0x555555890450/2;
E_0x5555555a7140 .event anyedge, v0x5555556231d0_0;
L_0x55555593b210 .array/port v0x555555714040, v0x55555570e550_0;
L_0x55555593b320 .array/port v0x555555713f00, v0x5555556232b0_0;
L_0x55555593b3c0 .part L_0x55555593b320, 0, 5;
L_0x55555593b4b0 .concat [ 5 4 0 0], L_0x55555593b3c0, v0x5555556232b0_0;
L_0x55555593b5f0 .array/port v0x555555713d60, v0x55555570e550_0;
L_0x55555593b6e0 .part L_0x55555593b5f0, 0, 5;
L_0x55555593b810 .concat [ 5 4 0 0], L_0x55555593b6e0, v0x55555570e550_0;
L_0x55555593b970 .part L_0x555555944f50, 0, 2;
L_0x55555593ba60 .cmp/eq 2, L_0x55555593b970, L_0x7f0cc7e89600;
L_0x55555593bcb0 .cmp/eq 7, L_0x555555945120, v0x555555881ab0_0;
L_0x55555593beb0 .concat [ 4 1 0 0], L_0x5555559451c0, L_0x7f0cc7e89648;
L_0x55555593bfe0 .cmp/gt 5, L_0x7f0cc7e89690, L_0x55555593beb0;
L_0x55555593c2a0 .part L_0x555555944f50, 2, 2;
L_0x55555593c340 .cmp/eq 2, L_0x55555593c2a0, L_0x7f0cc7e896d8;
L_0x55555593c5e0 .part L_0x555555944f50, 2, 2;
L_0x55555593c680 .cmp/eq 2, L_0x55555593c5e0, L_0x7f0cc7e89720;
L_0x55555593c9d0 .cmp/eq 4, L_0x555555944f50, L_0x7f0cc7e89768;
L_0x55555593cce0 .array/port v0x555555713d60, v0x55555570e550_0;
L_0x55555593ce20 .array/port v0x555555713f00, v0x55555570e550_0;
L_0x55555593cec0 .cmp/gt 6, L_0x55555593ce20, L_0x55555593cce0;
L_0x55555593cd80 .array/port v0x555555713d60, v0x55555570e550_0;
L_0x55555593d180 .array/port v0x555555713f00, v0x55555570e550_0;
L_0x55555593d350 .concat [ 2 30 0 0], v0x55555561fc90_0, L_0x7f0cc7e897b0;
L_0x55555593d440 .cmp/eq 32, L_0x55555593d350, L_0x7f0cc7e897f8;
S_0x55555562ef40 .scope generate, "genblk1[0]" "genblk1[0]" 8 165, 8 165 0, S_0x55555562bc60;
 .timescale -12 -12;
P_0x555555636070 .param/l "ep_num" 1 8 165, +C4<00>;
E_0x555555636150/0 .event anyedge, v0x555555714040_0, v0x555555714040_1, v0x555555714040_2, v0x555555623390_0;
v0x555555713f00_0 .array/port v0x555555713f00, 0;
v0x555555713f00_1 .array/port v0x555555713f00, 1;
v0x555555713f00_2 .array/port v0x555555713f00, 2;
E_0x555555636150/1 .event anyedge, v0x555555747500_0, v0x555555713f00_0, v0x555555713f00_1, v0x555555713f00_2;
E_0x555555636150/2 .event anyedge, v0x55555561fb10_0, v0x55555570e550_0, v0x5555558d9bc0_0, v0x5555558d96e0_0;
E_0x555555636150/3 .event anyedge, v0x555555710700_0;
E_0x555555636150 .event/or E_0x555555636150/0, E_0x555555636150/1, E_0x555555636150/2, E_0x555555636150/3;
S_0x555555583db0 .scope generate, "genblk1[1]" "genblk1[1]" 8 165, 8 165 0, S_0x55555562bc60;
 .timescale -12 -12;
P_0x555555583f80 .param/l "ep_num" 1 8 165, +C4<01>;
S_0x555555584040 .scope generate, "genblk1[2]" "genblk1[2]" 8 165, 8 165 0, S_0x55555562bc60;
 .timescale -12 -12;
P_0x55555564c910 .param/l "ep_num" 1 8 165, +C4<010>;
S_0x5555558e3630 .scope module, "usb_fs_out_arb_inst" "usb_fs_out_arb" 6 116, 9 1 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "out_ep_req";
    .port_info 1 /OUTPUT 2 "out_ep_grant";
P_0x555555650a70 .param/l "NUM_OUT_EPS" 0 9 2, C4<00010>;
v0x5555558e38f0_0 .var "grant", 0 0;
v0x5555558e39d0_0 .var/i "i", 31 0;
v0x5555558e3ab0_0 .var "out_ep_grant", 1 0;
v0x5555558e3ba0_0 .net "out_ep_req", 1 0, L_0x555555947370;  alias, 1 drivers
E_0x5555558e3870 .event anyedge, v0x5555558e3ba0_0, v0x5555558e38f0_0;
S_0x5555558e3ce0 .scope module, "usb_fs_out_pe_inst" "usb_fs_out_pe" 6 158, 10 2 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 2 "out_ep_data_avail";
    .port_info 5 /OUTPUT 2 "out_ep_setup";
    .port_info 6 /INPUT 2 "out_ep_data_get";
    .port_info 7 /OUTPUT 8 "out_ep_data";
    .port_info 8 /INPUT 2 "out_ep_stall";
    .port_info 9 /OUTPUT 2 "out_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /INPUT 1 "rx_data_put";
    .port_info 18 /INPUT 8 "rx_data";
    .port_info 19 /OUTPUT 1 "tx_pkt_start";
    .port_info 20 /INPUT 1 "tx_pkt_end";
    .port_info 21 /OUTPUT 4 "tx_pid";
P_0x5555558e3ec0 .param/l "GETTING_PKT" 1 10 56, +C4<00000000000000000000000000000010>;
P_0x5555558e3f00 .param/l "IDLE" 1 10 66, +C4<00000000000000000000000000000000>;
P_0x5555558e3f40 .param/l "MAX_OUT_PACKET_SIZE" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x5555558e3f80 .param/l "NUM_OUT_EPS" 0 10 3, C4<00010>;
P_0x5555558e3fc0 .param/l "PUTTING_PKT" 1 10 55, +C4<00000000000000000000000000000001>;
P_0x5555558e4000 .param/l "RCVD_DATA_END" 1 10 69, +C4<00000000000000000000000000000011>;
P_0x5555558e4040 .param/l "RCVD_DATA_START" 1 10 68, +C4<00000000000000000000000000000010>;
P_0x5555558e4080 .param/l "RCVD_OUT" 1 10 67, +C4<00000000000000000000000000000001>;
P_0x5555558e40c0 .param/l "READY_FOR_PKT" 1 10 54, +C4<00000000000000000000000000000000>;
P_0x5555558e4100 .param/l "STALL" 1 10 57, +C4<00000000000000000000000000000011>;
L_0x55555593edf0 .functor BUFZ 2, L_0x55555593ed50, C4<00>, C4<00>, C4<00>;
L_0x55555593f510 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x55555593f8d0 .functor AND 1, L_0x55555593f510, L_0x55555593f730, C4<1>, C4<1>;
L_0x55555593fa30 .functor AND 1, L_0x55555593f8d0, L_0x55555593f990, C4<1>, C4<1>;
L_0x55555593fe10 .functor AND 1, L_0x55555593fa30, L_0x55555593fcd0, C4<1>, C4<1>;
L_0x55555593fc10 .functor AND 1, L_0x55555593fe10, L_0x555555940040, C4<1>, C4<1>;
L_0x5555559404d0 .functor AND 1, L_0x55555593fe10, L_0x555555940390, C4<1>, C4<1>;
L_0x5555559406d0 .functor AND 1, L_0x555555944c70, L_0x555555940590, C4<1>, C4<1>;
L_0x5555559407e0 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x555555940b40 .functor AND 1, L_0x5555559407e0, L_0x555555940920, C4<1>, C4<1>;
L_0x555555940cb0 .functor AND 1, L_0x555555944c70, L_0x5555559445c0, C4<1>, C4<1>;
L_0x555555940f00 .functor AND 1, L_0x555555940cb0, L_0x555555940d20, C4<1>, C4<1>;
L_0x555555941290 .functor XOR 1, L_0x555555941080, L_0x555555941120, C4<0>, C4<0>;
L_0x5555559413d0 .functor AND 1, L_0x555555940b40, L_0x555555941290, C4<1>, C4<1>;
L_0x555555941010 .functor OR 1, L_0x5555559417d0, L_0x555555941be0, C4<0>, C4<0>;
v0x5555558e63c0_0 .net *"_ivl_101", 0 0, L_0x5555559417d0;  1 drivers
v0x5555558e64a0_0 .net *"_ivl_103", 1 0, L_0x555555941910;  1 drivers
v0x5555558e6580_0 .net *"_ivl_105", 31 0, L_0x555555941aa0;  1 drivers
L_0x7f0cc7e89de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e6640_0 .net *"_ivl_108", 29 0, L_0x7f0cc7e89de0;  1 drivers
L_0x7f0cc7e89e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e6720_0 .net/2u *"_ivl_109", 31 0, L_0x7f0cc7e89e28;  1 drivers
v0x5555558e6800_0 .net *"_ivl_111", 0 0, L_0x555555941be0;  1 drivers
v0x5555558e68c0_0 .net *"_ivl_12", 4 0, L_0x55555593efa0;  1 drivers
v0x5555558e69a0_0 .net *"_ivl_15", 5 0, L_0x55555593f1b0;  1 drivers
v0x5555558e6a80_0 .net *"_ivl_18", 4 0, L_0x55555593f290;  1 drivers
v0x5555558e6b60_0 .net *"_ivl_22", 0 0, L_0x55555593f510;  1 drivers
v0x5555558e6c20_0 .net *"_ivl_24", 1 0, L_0x55555593f690;  1 drivers
L_0x7f0cc7e89b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5555558e6d00_0 .net/2u *"_ivl_25", 1 0, L_0x7f0cc7e89b58;  1 drivers
v0x5555558e6de0_0 .net *"_ivl_27", 0 0, L_0x55555593f730;  1 drivers
v0x5555558e6ea0_0 .net *"_ivl_30", 0 0, L_0x55555593f8d0;  1 drivers
v0x5555558e6f60_0 .net *"_ivl_31", 0 0, L_0x55555593f990;  1 drivers
v0x5555558e7020_0 .net *"_ivl_34", 0 0, L_0x55555593fa30;  1 drivers
v0x5555558e70e0_0 .net *"_ivl_35", 4 0, L_0x55555593fb70;  1 drivers
L_0x7f0cc7e89ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555558e71c0_0 .net *"_ivl_38", 0 0, L_0x7f0cc7e89ba0;  1 drivers
L_0x7f0cc7e89be8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x5555558e72a0_0 .net/2u *"_ivl_39", 4 0, L_0x7f0cc7e89be8;  1 drivers
v0x5555558e7380_0 .net *"_ivl_41", 0 0, L_0x55555593fcd0;  1 drivers
v0x5555558e7440_0 .net *"_ivl_46", 1 0, L_0x55555593ff20;  1 drivers
L_0x7f0cc7e89c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555558e7520_0 .net/2u *"_ivl_47", 1 0, L_0x7f0cc7e89c30;  1 drivers
v0x5555558e7600_0 .net *"_ivl_49", 0 0, L_0x555555940040;  1 drivers
v0x5555558e76c0_0 .net *"_ivl_5", 1 0, L_0x55555593ed50;  1 drivers
v0x5555558e77a0_0 .net *"_ivl_54", 1 0, L_0x555555940260;  1 drivers
L_0x7f0cc7e89c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5555558e7880_0 .net/2u *"_ivl_55", 1 0, L_0x7f0cc7e89c78;  1 drivers
v0x5555558e7960_0 .net *"_ivl_57", 0 0, L_0x555555940390;  1 drivers
v0x5555558e7a20_0 .net *"_ivl_62", 0 0, L_0x555555940590;  1 drivers
v0x5555558e7ae0_0 .net *"_ivl_66", 0 0, L_0x5555559407e0;  1 drivers
v0x5555558e7ba0_0 .net *"_ivl_68", 2 0, L_0x555555940850;  1 drivers
L_0x7f0cc7e89cc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555558e7c80_0 .net/2u *"_ivl_69", 2 0, L_0x7f0cc7e89cc0;  1 drivers
v0x5555558e7d60_0 .net *"_ivl_71", 0 0, L_0x555555940920;  1 drivers
v0x5555558e7e20_0 .net *"_ivl_76", 0 0, L_0x555555940cb0;  1 drivers
v0x5555558e7ee0_0 .net *"_ivl_78", 2 0, L_0x555555940630;  1 drivers
L_0x7f0cc7e89d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555558e7fc0_0 .net/2u *"_ivl_79", 2 0, L_0x7f0cc7e89d08;  1 drivers
v0x5555558e80a0_0 .net *"_ivl_81", 0 0, L_0x555555940d20;  1 drivers
v0x5555558e8160_0 .net *"_ivl_86", 0 0, L_0x555555941080;  1 drivers
v0x5555558e8240_0 .net *"_ivl_88", 0 0, L_0x555555941120;  1 drivers
v0x5555558e8320_0 .net *"_ivl_89", 0 0, L_0x555555941290;  1 drivers
v0x5555558e83e0_0 .net *"_ivl_9", 5 0, L_0x55555593eeb0;  1 drivers
v0x5555558e84c0_0 .net *"_ivl_93", 1 0, L_0x555555941560;  1 drivers
v0x5555558e85a0_0 .net *"_ivl_95", 31 0, L_0x555555941600;  1 drivers
L_0x7f0cc7e89d50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e8680_0 .net *"_ivl_98", 29 0, L_0x7f0cc7e89d50;  1 drivers
L_0x7f0cc7e89d98 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558e8760_0 .net/2u *"_ivl_99", 31 0, L_0x7f0cc7e89d98;  1 drivers
v0x5555558e8840_0 .net "bad_data_toggle", 0 0, L_0x5555559413d0;  1 drivers
v0x5555558e8900_0 .net "buffer_get_addr", 8 0, L_0x55555593f380;  1 drivers
v0x5555558e89e0_0 .net "buffer_put_addr", 8 0, L_0x55555593f0c0;  1 drivers
v0x5555558e8ac0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555558e8b60_0 .var "current_endp", 3 0;
v0x5555558e8c40_0 .net "current_ep_busy", 0 0, L_0x555555941010;  1 drivers
v0x5555558e8d00_0 .net "current_ep_state", 1 0, L_0x55555593edf0;  1 drivers
v0x5555558e8de0_0 .net "data_packet_received", 0 0, L_0x555555940b40;  1 drivers
v0x5555558e8ea0_0 .var "data_toggle", 1 0;
v0x5555558e8f80_0 .net "dev_addr", 6 0, v0x555555881ab0_0;  alias, 1 drivers
v0x5555558e9040 .array "ep_get_addr", 0 1, 5 0;
v0x5555558e9160 .array "ep_get_addr_next", 0 1, 5 0;
v0x5555558e9220_0 .var/i "ep_num_decoder", 31 0;
v0x5555558e9300 .array "ep_put_addr", 0 1, 5 0;
v0x5555558e9420 .array "ep_state", 0 1, 1 0;
v0x5555558e9540 .array "ep_state_next", 0 1, 1 0;
v0x5555558e9660_0 .var/i "i", 31 0;
v0x5555558e9740_0 .net "invalid_packet_received", 0 0, L_0x5555559406d0;  1 drivers
v0x5555558e9800_0 .var/i "j", 31 0;
v0x5555558e98e0_0 .var "nak_out_transfer", 0 0;
v0x5555558e99a0_0 .var "new_pkt_end", 0 0;
v0x5555558e9e50_0 .net "non_data_packet_received", 0 0, L_0x555555940f00;  1 drivers
v0x555555901fa0 .array "out_data_buffer", 0 63, 7 0;
v0x555555902040_0 .var "out_ep_acked", 1 0;
v0x5555559020e0_0 .var "out_ep_data", 7 0;
v0x555555902180_0 .net "out_ep_data_avail", 1 0, L_0x55555593e350;  alias, 1 drivers
v0x555555902220_0 .var "out_ep_data_avail_i", 1 0;
v0x5555559022e0_0 .var "out_ep_data_avail_j", 1 0;
v0x5555559023c0_0 .net "out_ep_data_get", 1 0, L_0x555555947af0;  alias, 1 drivers
v0x5555559024a0_0 .var "out_ep_num", 3 0;
v0x555555902580_0 .var "out_ep_setup", 1 0;
v0x555555902660_0 .net "out_ep_stall", 1 0, L_0x7f0cc7e8a410;  alias, 1 drivers
v0x555555902740_0 .net "out_token_received", 0 0, L_0x55555593fc10;  1 drivers
v0x555555902800_0 .var "out_xfr_start", 0 0;
v0x5555559028c0_0 .var "out_xfr_state", 1 0;
v0x5555559029a0_0 .var "out_xfr_state_next", 1 0;
v0x555555902a80_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
L_0x7f0cc7e89e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555902b70_0 .net "reset_ep", 1 0, L_0x7f0cc7e89e70;  1 drivers
v0x555555902c50_0 .var "rollback_data", 0 0;
v0x555555902d10_0 .net "rx_addr", 6 0, L_0x555555945120;  alias, 1 drivers
v0x555555902dd0_0 .net "rx_data", 7 0, L_0x555555945900;  alias, 1 drivers
v0x555555902e90_0 .net "rx_data_put", 0 0, L_0x555555945840;  alias, 1 drivers
v0x555555902f50_0 .net "rx_endp", 3 0, L_0x5555559451c0;  alias, 1 drivers
v0x555555903010_0 .net "rx_frame_num", 10 0, L_0x555555945350;  alias, 1 drivers
v0x5555559030e0_0 .net "rx_pid", 3 0, L_0x555555944f50;  alias, 1 drivers
v0x5555559031b0_0 .net "rx_pkt_end", 0 0, L_0x555555944c70;  alias, 1 drivers
v0x555555903280_0 .net "rx_pkt_start", 0 0, L_0x555555944960;  alias, 1 drivers
v0x555555903350_0 .net "rx_pkt_valid", 0 0, L_0x5555559445c0;  alias, 1 drivers
v0x555555903420_0 .net "setup_token_received", 0 0, L_0x5555559404d0;  1 drivers
v0x5555559034c0_0 .net "token_received", 0 0, L_0x55555593fe10;  1 drivers
v0x555555903560_0 .var "tx_pid", 3 0;
v0x555555903600_0 .net "tx_pkt_end", 0 0, L_0x555555947040;  alias, 1 drivers
v0x5555559036d0_0 .var "tx_pkt_start", 0 0;
E_0x5555558e4860/0 .event anyedge, v0x5555559028c0_0, v0x555555902740_0, v0x555555903420_0, v0x5555558d9a40_0;
E_0x5555558e4860/1 .event anyedge, v0x5555558e8840_0, v0x5555558e9740_0, v0x5555558e9e50_0, v0x5555558e8de0_0;
v0x5555558e9420_0 .array/port v0x5555558e9420, 0;
v0x5555558e9420_1 .array/port v0x5555558e9420, 1;
E_0x5555558e4860/2 .event anyedge, v0x5555558e8b60_0, v0x5555558e9420_0, v0x5555558e9420_1, v0x5555558e98e0_0;
E_0x5555558e4860 .event/or E_0x5555558e4860/0, E_0x5555558e4860/1, E_0x5555558e4860/2;
E_0x5555558e48a0 .event anyedge, v0x5555559023c0_0;
L_0x55555593e350 .concat8 [ 1 1 0 0], L_0x55555593dd60, L_0x55555593e710;
L_0x55555593ed50 .array/port v0x5555558e9420, v0x5555558e8b60_0;
L_0x55555593eeb0 .array/port v0x5555558e9300, v0x5555558e8b60_0;
L_0x55555593efa0 .part L_0x55555593eeb0, 0, 5;
L_0x55555593f0c0 .concat [ 5 4 0 0], L_0x55555593efa0, v0x5555558e8b60_0;
L_0x55555593f1b0 .array/port v0x5555558e9040, v0x5555559024a0_0;
L_0x55555593f290 .part L_0x55555593f1b0, 0, 5;
L_0x55555593f380 .concat [ 5 4 0 0], L_0x55555593f290, v0x5555559024a0_0;
L_0x55555593f690 .part L_0x555555944f50, 0, 2;
L_0x55555593f730 .cmp/eq 2, L_0x55555593f690, L_0x7f0cc7e89b58;
L_0x55555593f990 .cmp/eq 7, L_0x555555945120, v0x555555881ab0_0;
L_0x55555593fb70 .concat [ 4 1 0 0], L_0x5555559451c0, L_0x7f0cc7e89ba0;
L_0x55555593fcd0 .cmp/gt 5, L_0x7f0cc7e89be8, L_0x55555593fb70;
L_0x55555593ff20 .part L_0x555555944f50, 2, 2;
L_0x555555940040 .cmp/eq 2, L_0x55555593ff20, L_0x7f0cc7e89c30;
L_0x555555940260 .part L_0x555555944f50, 2, 2;
L_0x555555940390 .cmp/eq 2, L_0x555555940260, L_0x7f0cc7e89c78;
L_0x555555940590 .reduce/nor L_0x5555559445c0;
L_0x555555940850 .part L_0x555555944f50, 0, 3;
L_0x555555940920 .cmp/eq 3, L_0x555555940850, L_0x7f0cc7e89cc0;
L_0x555555940630 .part L_0x555555944f50, 0, 3;
L_0x555555940d20 .cmp/ne 3, L_0x555555940630, L_0x7f0cc7e89d08;
L_0x555555941080 .part L_0x555555944f50, 3, 1;
L_0x555555941120 .part/v v0x5555558e8ea0_0, L_0x5555559451c0, 1;
L_0x555555941560 .array/port v0x5555558e9420, v0x5555558e8b60_0;
L_0x555555941600 .concat [ 2 30 0 0], L_0x555555941560, L_0x7f0cc7e89d50;
L_0x5555559417d0 .cmp/eq 32, L_0x555555941600, L_0x7f0cc7e89d98;
L_0x555555941910 .array/port v0x5555558e9420, v0x5555558e8b60_0;
L_0x555555941aa0 .concat [ 2 30 0 0], L_0x555555941910, L_0x7f0cc7e89de0;
L_0x555555941be0 .cmp/eq 32, L_0x555555941aa0, L_0x7f0cc7e89e28;
S_0x5555558e4900 .scope generate, "genblk1[0]" "genblk1[0]" 10 154, 10 154 0, S_0x5555558e3ce0;
 .timescale -12 -12;
P_0x5555558e4b20 .param/l "ep_num" 1 10 154, +C4<00>;
L_0x55555593dd60 .functor AND 1, L_0x55555593dea0, L_0x55555593e100, C4<1>, C4<1>;
v0x5555558e4c40_0 .net *"_ivl_1", 31 0, L_0x55555593d870;  1 drivers
L_0x7f0cc7e89918 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558e4d40_0 .net/2u *"_ivl_10", 31 0, L_0x7f0cc7e89918;  1 drivers
v0x5555558e4e20_0 .net *"_ivl_12", 31 0, L_0x55555593dcc0;  1 drivers
v0x5555558e4f10_0 .net *"_ivl_14", 0 0, L_0x55555593dea0;  1 drivers
v0x5555558e4fd0_0 .net *"_ivl_17", 31 0, L_0x55555593e010;  1 drivers
L_0x7f0cc7e89960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e5100_0 .net *"_ivl_20", 29 0, L_0x7f0cc7e89960;  1 drivers
L_0x7f0cc7e899a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558e51e0_0 .net/2u *"_ivl_21", 31 0, L_0x7f0cc7e899a8;  1 drivers
v0x5555558e52c0_0 .net *"_ivl_23", 0 0, L_0x55555593e100;  1 drivers
v0x5555558e5380_0 .net *"_ivl_26", 0 0, L_0x55555593dd60;  1 drivers
L_0x7f0cc7e89888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e5440_0 .net *"_ivl_4", 25 0, L_0x7f0cc7e89888;  1 drivers
v0x5555558e5520_0 .net *"_ivl_6", 31 0, L_0x55555593d960;  1 drivers
L_0x7f0cc7e898d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e5600_0 .net *"_ivl_9", 25 0, L_0x7f0cc7e898d0;  1 drivers
E_0x5555558e4c00/0 .event anyedge, v0x5555558e9420_0, v0x5555558e9420_1, v0x555555902660_0, v0x555555902800_0;
E_0x5555558e4c00/1 .event anyedge, v0x5555558d96e0_0, v0x5555558e99a0_0, v0x5555558e8b60_0, v0x555555902c50_0;
v0x5555558e9040_0 .array/port v0x5555558e9040, 0;
v0x5555558e9040_1 .array/port v0x5555558e9040, 1;
v0x5555558e9300_0 .array/port v0x5555558e9300, 0;
v0x5555558e9300_1 .array/port v0x5555558e9300, 1;
E_0x5555558e4c00/2 .event anyedge, v0x5555558e9040_0, v0x5555558e9040_1, v0x5555558e9300_0, v0x5555558e9300_1;
v0x5555558e9540_0 .array/port v0x5555558e9540, 0;
v0x5555558e9540_1 .array/port v0x5555558e9540, 1;
E_0x5555558e4c00/3 .event anyedge, v0x555555903420_0, v0x5555558e9540_0, v0x5555558e9540_1, v0x5555559023c0_0;
E_0x5555558e4c00 .event/or E_0x5555558e4c00/0, E_0x5555558e4c00/1, E_0x5555558e4c00/2, E_0x5555558e4c00/3;
L_0x55555593d870 .concat [ 6 26 0 0], v0x5555558e9040_0, L_0x7f0cc7e89888;
L_0x55555593d960 .concat [ 6 26 0 0], v0x5555558e9300_0, L_0x7f0cc7e898d0;
L_0x55555593dcc0 .arith/sub 32, L_0x55555593d960, L_0x7f0cc7e89918;
L_0x55555593dea0 .cmp/gt 32, L_0x55555593dcc0, L_0x55555593d870;
L_0x55555593e010 .concat [ 2 30 0 0], v0x5555558e9420_0, L_0x7f0cc7e89960;
L_0x55555593e100 .cmp/eq 32, L_0x55555593e010, L_0x7f0cc7e899a8;
S_0x5555558e56e0 .scope generate, "genblk1[1]" "genblk1[1]" 10 154, 10 154 0, S_0x5555558e3ce0;
 .timescale -12 -12;
P_0x5555558e58b0 .param/l "ep_num" 1 10 154, +C4<01>;
L_0x55555593e710 .functor AND 1, L_0x55555593e850, L_0x55555593eab0, C4<1>, C4<1>;
v0x5555558e5970_0 .net *"_ivl_1", 31 0, L_0x55555593e490;  1 drivers
L_0x7f0cc7e89a80 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558e5a50_0 .net/2u *"_ivl_10", 31 0, L_0x7f0cc7e89a80;  1 drivers
v0x5555558e5b30_0 .net *"_ivl_12", 31 0, L_0x55555593e670;  1 drivers
v0x5555558e5bf0_0 .net *"_ivl_14", 0 0, L_0x55555593e850;  1 drivers
v0x5555558e5cb0_0 .net *"_ivl_17", 31 0, L_0x55555593e9c0;  1 drivers
L_0x7f0cc7e89ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e5de0_0 .net *"_ivl_20", 29 0, L_0x7f0cc7e89ac8;  1 drivers
L_0x7f0cc7e89b10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555558e5ec0_0 .net/2u *"_ivl_21", 31 0, L_0x7f0cc7e89b10;  1 drivers
v0x5555558e5fa0_0 .net *"_ivl_23", 0 0, L_0x55555593eab0;  1 drivers
v0x5555558e6060_0 .net *"_ivl_26", 0 0, L_0x55555593e710;  1 drivers
L_0x7f0cc7e899f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e6120_0 .net *"_ivl_4", 25 0, L_0x7f0cc7e899f0;  1 drivers
v0x5555558e6200_0 .net *"_ivl_6", 31 0, L_0x55555593e580;  1 drivers
L_0x7f0cc7e89a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e62e0_0 .net *"_ivl_9", 25 0, L_0x7f0cc7e89a38;  1 drivers
L_0x55555593e490 .concat [ 6 26 0 0], v0x5555558e9040_1, L_0x7f0cc7e899f0;
L_0x55555593e580 .concat [ 6 26 0 0], v0x5555558e9300_1, L_0x7f0cc7e89a38;
L_0x55555593e670 .arith/sub 32, L_0x55555593e580, L_0x7f0cc7e89a80;
L_0x55555593e850 .cmp/gt 32, L_0x55555593e670, L_0x55555593e490;
L_0x55555593e9c0 .concat [ 2 30 0 0], v0x5555558e9420_1, L_0x7f0cc7e89ac8;
L_0x55555593eab0 .cmp/eq 32, L_0x55555593e9c0, L_0x7f0cc7e89b10;
S_0x555555903a30 .scope module, "usb_fs_rx_inst" "usb_fs_rx" 6 189, 11 1 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dp";
    .port_info 4 /INPUT 1 "dn";
    .port_info 5 /OUTPUT 1 "bit_strobe";
    .port_info 6 /OUTPUT 1 "pkt_start";
    .port_info 7 /OUTPUT 1 "pkt_end";
    .port_info 8 /OUTPUT 4 "pid";
    .port_info 9 /OUTPUT 7 "addr";
    .port_info 10 /OUTPUT 4 "endp";
    .port_info 11 /OUTPUT 11 "frame_num";
    .port_info 12 /OUTPUT 1 "rx_data_put";
    .port_info 13 /OUTPUT 8 "rx_data";
    .port_info 14 /OUTPUT 1 "valid_packet";
P_0x555555903c60 .param/l "DJ" 1 11 77, C4<010>;
P_0x555555903ca0 .param/l "DK" 1 11 78, C4<001>;
P_0x555555903ce0 .param/l "DT" 1 11 76, C4<100>;
P_0x555555903d20 .param/l "SE0" 1 11 79, C4<000>;
P_0x555555903d60 .param/l "SE1" 1 11 80, C4<011>;
L_0x555555942610 .functor AND 1, v0x55555590a270_0, L_0x555555942530, C4<1>, C4<1>;
L_0x555555942810 .functor AND 1, L_0x555555942720, v0x55555590a470_0, C4<1>, C4<1>;
L_0x555555942ba0 .functor AND 1, v0x555555909a70_0, L_0x555555942ab0, C4<1>, C4<1>;
L_0x555555942e00 .functor NOT 4, L_0x555555942d60, C4<0000>, C4<0000>, C4<0000>;
L_0x555555943030 .functor XOR 1, v0x5555559095b0_0, L_0x555555943310, C4<0>, C4<0>;
L_0x555555943750 .functor XOR 1, v0x5555559095b0_0, L_0x555555943660, C4<0>, C4<0>;
L_0x555555943fc0 .functor AND 1, L_0x555555943940, L_0x555555943480, C4<1>, C4<1>;
L_0x5555559440d0 .functor OR 1, L_0x555555943e50, L_0x555555943fc0, C4<0>, C4<0>;
L_0x555555944230 .functor AND 1, L_0x5555559439e0, L_0x555555943140, C4<1>, C4<1>;
L_0x555555944340 .functor OR 1, L_0x5555559440d0, L_0x555555944230, C4<0>, C4<0>;
L_0x5555559444b0 .functor AND 1, L_0x555555942ef0, L_0x555555944340, C4<1>, C4<1>;
v0x5555559073e0_0 .net *"_ivl_10", 31 0, L_0x555555942280;  1 drivers
L_0x7f0cc7e89f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559074c0_0 .net *"_ivl_13", 29 0, L_0x7f0cc7e89f48;  1 drivers
L_0x7f0cc7e89f90 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555559075a0_0 .net/2u *"_ivl_14", 31 0, L_0x7f0cc7e89f90;  1 drivers
v0x555555907660_0 .net *"_ivl_19", 0 0, L_0x555555942530;  1 drivers
v0x555555907720_0 .net *"_ivl_2", 31 0, L_0x555555941f90;  1 drivers
v0x555555907850_0 .net *"_ivl_23", 0 0, L_0x555555942720;  1 drivers
L_0x7f0cc7e89fd8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555907910_0 .net/2u *"_ivl_26", 5 0, L_0x7f0cc7e89fd8;  1 drivers
v0x5555559079f0_0 .net *"_ivl_28", 0 0, L_0x555555942970;  1 drivers
v0x555555907ab0_0 .net *"_ivl_31", 0 0, L_0x555555942ab0;  1 drivers
v0x555555907b70_0 .net *"_ivl_35", 3 0, L_0x555555942c60;  1 drivers
v0x555555907c50_0 .net *"_ivl_37", 3 0, L_0x555555942d60;  1 drivers
v0x555555907d30_0 .net *"_ivl_38", 3 0, L_0x555555942e00;  1 drivers
L_0x7f0cc7e8a020 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555555907e10_0 .net/2u *"_ivl_44", 4 0, L_0x7f0cc7e8a020;  1 drivers
v0x555555907ef0_0 .net *"_ivl_49", 0 0, L_0x555555943310;  1 drivers
L_0x7f0cc7e89eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555907fd0_0 .net *"_ivl_5", 29 0, L_0x7f0cc7e89eb8;  1 drivers
L_0x7f0cc7e8a068 .functor BUFT 1, C4<1000000000001101>, C4<0>, C4<0>, C4<0>;
v0x5555559080b0_0 .net/2u *"_ivl_52", 15 0, L_0x7f0cc7e8a068;  1 drivers
v0x555555908190_0 .net *"_ivl_57", 0 0, L_0x555555943660;  1 drivers
L_0x7f0cc7e89f00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555908270_0 .net/2u *"_ivl_6", 31 0, L_0x7f0cc7e89f00;  1 drivers
v0x555555908350_0 .net *"_ivl_61", 1 0, L_0x5555559438a0;  1 drivers
L_0x7f0cc7e8a0b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555908430_0 .net/2u *"_ivl_62", 1 0, L_0x7f0cc7e8a0b0;  1 drivers
v0x555555908510_0 .net *"_ivl_67", 1 0, L_0x555555943ad0;  1 drivers
L_0x7f0cc7e8a0f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5555559085f0_0 .net/2u *"_ivl_68", 1 0, L_0x7f0cc7e8a0f8;  1 drivers
v0x5555559086d0_0 .net *"_ivl_73", 1 0, L_0x555555943cf0;  1 drivers
L_0x7f0cc7e8a140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555559087b0_0 .net/2u *"_ivl_74", 1 0, L_0x7f0cc7e8a140;  1 drivers
v0x555555908890_0 .net *"_ivl_79", 0 0, L_0x555555943fc0;  1 drivers
v0x555555908950_0 .net *"_ivl_81", 0 0, L_0x5555559440d0;  1 drivers
v0x555555908a10_0 .net *"_ivl_83", 0 0, L_0x555555944230;  1 drivers
v0x555555908ad0_0 .net *"_ivl_85", 0 0, L_0x555555944340;  1 drivers
v0x555555908b90_0 .net "addr", 6 0, L_0x555555945120;  alias, 1 drivers
v0x555555908c50_0 .var "addr_48", 6 0;
v0x555555908d30_0 .var "bit_phase", 1 0;
v0x555555908e10_0 .net "bit_strobe", 0 0, L_0x5555559423f0;  alias, 1 drivers
v0x555555908ed0_0 .var "bitstuff_history", 5 0;
v0x555555908fb0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555909050_0 .net "clk_48mhz", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x5555559090f0_0 .var "crc16", 15 0;
v0x5555559091d0_0 .net "crc16_invert", 0 0, L_0x555555943750;  1 drivers
v0x555555909290_0 .net "crc16_valid", 0 0, L_0x555555943480;  1 drivers
v0x555555909350_0 .var "crc5", 4 0;
v0x555555909430_0 .net "crc5_invert", 0 0, L_0x555555943030;  1 drivers
v0x5555559094f0_0 .net "crc5_valid", 0 0, L_0x555555943140;  1 drivers
v0x5555559095b0_0 .var "din", 0 0;
v0x555555909670_0 .net "dn", 0 0, v0x555555926170_0;  alias, 1 drivers
v0x555555909730_0 .net "dp", 0 0, v0x555555926580_0;  alias, 1 drivers
v0x5555559097f0_0 .net "dpair", 1 0, L_0x555555941ef0;  1 drivers
v0x5555559098d0_0 .var "dpair_q", 3 0;
v0x5555559099b0_0 .net "dvalid", 0 0, L_0x555555942ba0;  1 drivers
v0x555555909a70_0 .var "dvalid_raw", 0 0;
v0x555555909b30_0 .net "endp", 3 0, L_0x5555559451c0;  alias, 1 drivers
v0x555555909c40_0 .var "endp_48", 3 0;
v0x555555909d20_0 .net "frame_num", 10 0, L_0x555555945350;  alias, 1 drivers
v0x555555909e30_0 .var "frame_num_48", 10 0;
v0x555555909f10_0 .var "full_pid", 8 0;
v0x555555909ff0_0 .var "line_history", 5 0;
v0x55555590a0d0_0 .var "line_state", 2 0;
v0x55555590a1b0_0 .net "line_state_valid", 0 0, L_0x555555942110;  1 drivers
v0x55555590a270_0 .var "next_packet_valid", 0 0;
v0x55555590a330_0 .net "packet_end", 0 0, L_0x555555942810;  1 drivers
v0x55555590a3d0_0 .net "packet_start", 0 0, L_0x555555942610;  1 drivers
v0x55555590a470_0 .var "packet_valid", 0 0;
v0x55555590a510_0 .net "pid", 3 0, L_0x555555944f50;  alias, 1 drivers
v0x55555590a600_0 .net "pid_48", 3 0, L_0x5555559453f0;  1 drivers
v0x55555590a6e0_0 .net "pid_complete", 0 0, L_0x5555559430a0;  1 drivers
v0x55555590a7a0_0 .net "pid_valid", 0 0, L_0x555555942ef0;  1 drivers
v0x55555590a860_0 .net "pkt_end", 0 0, L_0x555555944c70;  alias, 1 drivers
v0x55555590ad10_0 .net "pkt_is_data", 0 0, L_0x555555943940;  1 drivers
v0x55555590add0_0 .net "pkt_is_handshake", 0 0, L_0x555555943e50;  1 drivers
v0x55555590ae90_0 .net "pkt_is_token", 0 0, L_0x5555559439e0;  1 drivers
v0x55555590af50_0 .net "pkt_start", 0 0, L_0x555555944960;  alias, 1 drivers
v0x55555590aff0_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
v0x55555590b090_0 .net "rx_data", 7 0, L_0x555555945900;  alias, 1 drivers
v0x55555590b1a0_0 .var "rx_data_buffer", 8 0;
v0x55555590b280_0 .net "rx_data_buffer_full", 0 0, L_0x555555945590;  1 drivers
v0x55555590b320_0 .net "rx_data_put", 0 0, L_0x555555945840;  alias, 1 drivers
v0x55555590b410_0 .var "token_payload", 11 0;
v0x55555590b4d0_0 .net "token_payload_done", 0 0, L_0x555555944660;  1 drivers
v0x55555590b590_0 .net "valid_packet", 0 0, L_0x5555559445c0;  alias, 1 drivers
v0x55555590b630_0 .net "valid_packet_48", 0 0, L_0x5555559444b0;  1 drivers
E_0x555555904170 .event anyedge, v0x555555909ff0_0, v0x55555590a470_0, v0x55555590a1b0_0;
E_0x5555559041d0 .event anyedge, v0x55555590a1b0_0, v0x55555590a470_0, v0x555555909ff0_0;
L_0x555555941ef0 .part v0x5555559098d0_0, 2, 2;
L_0x555555941f90 .concat [ 2 30 0 0], v0x555555908d30_0, L_0x7f0cc7e89eb8;
L_0x555555942110 .cmp/eq 32, L_0x555555941f90, L_0x7f0cc7e89f00;
L_0x555555942280 .concat [ 2 30 0 0], v0x555555908d30_0, L_0x7f0cc7e89f48;
L_0x5555559423f0 .cmp/eq 32, L_0x555555942280, L_0x7f0cc7e89f90;
L_0x555555942530 .reduce/nor v0x55555590a470_0;
L_0x555555942720 .reduce/nor v0x55555590a270_0;
L_0x555555942970 .cmp/eq 6, v0x555555908ed0_0, L_0x7f0cc7e89fd8;
L_0x555555942ab0 .reduce/nor L_0x555555942970;
L_0x555555942c60 .part v0x555555909f10_0, 1, 4;
L_0x555555942d60 .part v0x555555909f10_0, 5, 4;
L_0x555555942ef0 .cmp/eq 4, L_0x555555942c60, L_0x555555942e00;
L_0x5555559430a0 .part v0x555555909f10_0, 0, 1;
L_0x555555943140 .cmp/eq 5, v0x555555909350_0, L_0x7f0cc7e8a020;
L_0x555555943310 .part v0x555555909350_0, 4, 1;
L_0x555555943480 .cmp/eq 16, v0x5555559090f0_0, L_0x7f0cc7e8a068;
L_0x555555943660 .part v0x5555559090f0_0, 15, 1;
L_0x5555559438a0 .part v0x555555909f10_0, 1, 2;
L_0x5555559439e0 .cmp/eq 2, L_0x5555559438a0, L_0x7f0cc7e8a0b0;
L_0x555555943ad0 .part v0x555555909f10_0, 1, 2;
L_0x555555943940 .cmp/eq 2, L_0x555555943ad0, L_0x7f0cc7e8a0f8;
L_0x555555943cf0 .part v0x555555909f10_0, 1, 2;
L_0x555555943e50 .cmp/eq 2, L_0x555555943cf0, L_0x7f0cc7e8a140;
L_0x555555944660 .part v0x55555590b410_0, 0, 1;
L_0x555555944df0 .concat [ 11 4 7 4], v0x555555909e30_0, v0x555555909c40_0, v0x555555908c50_0, L_0x5555559453f0;
L_0x555555944f50 .part v0x5555559049b0_0, 22, 4;
L_0x555555945120 .part v0x5555559049b0_0, 15, 7;
L_0x5555559451c0 .part v0x5555559049b0_0, 11, 4;
L_0x555555945350 .part v0x5555559049b0_0, 0, 11;
L_0x5555559453f0 .part v0x555555909f10_0, 1, 4;
L_0x555555945590 .part v0x55555590b1a0_0, 0, 1;
L_0x555555945a00 .part v0x55555590b1a0_0, 1, 8;
S_0x555555904230 .scope module, "pkt_end_strobe" "strobe" 11 354, 12 1 0, S_0x555555903a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 26 "data_in";
    .port_info 5 /OUTPUT 26 "data_out";
P_0x55555570e7f0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55555570e830 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000011010>;
L_0x555555944c70 .functor XOR 1, L_0x555555944ae0, L_0x555555944b80, C4<0>, C4<0>;
v0x555555904660_0 .net *"_ivl_1", 0 0, L_0x555555944ae0;  1 drivers
v0x555555904760_0 .net *"_ivl_3", 0 0, L_0x555555944b80;  1 drivers
v0x555555904840_0 .net "clk_in", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x555555904910_0 .net "clk_out", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555559049b0_0 .var "data", 25 0;
v0x555555904ae0_0 .net "data_in", 25 0, L_0x555555944df0;  1 drivers
v0x555555904bc0_0 .net "data_out", 25 0, v0x5555559049b0_0;  1 drivers
v0x555555904ca0_0 .var "flag", 0 0;
v0x555555904d60_0 .var "prev_strobe", 0 0;
v0x555555904e20_0 .net "strobe_in", 0 0, L_0x555555942810;  alias, 1 drivers
v0x555555904ee0_0 .net "strobe_out", 0 0, L_0x555555944c70;  alias, 1 drivers
v0x555555904f80_0 .var "sync", 2 0;
E_0x5555559045e0 .event posedge, v0x555555904840_0;
L_0x555555944ae0 .part v0x555555904f80_0, 2, 1;
L_0x555555944b80 .part v0x555555904f80_0, 1, 1;
S_0x555555905160 .scope module, "pkt_start_strobe" "strobe" 11 346, 12 1 0, S_0x555555903a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x55555568bb90 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55555568bbd0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555944960 .functor XOR 1, L_0x5555559447d0, L_0x555555944870, C4<0>, C4<0>;
L_0x555555944a70 .functor BUFZ 1, v0x555555905800_0, C4<0>, C4<0>, C4<0>;
v0x5555559054a0_0 .net *"_ivl_1", 0 0, L_0x5555559447d0;  1 drivers
v0x555555905580_0 .net *"_ivl_3", 0 0, L_0x555555944870;  1 drivers
v0x555555905660_0 .net "clk_in", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x555555905760_0 .net "clk_out", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555905800_0 .var "data", 0 0;
o0x7f0cc7ed6ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559058f0_0 .net "data_in", 0 0, o0x7f0cc7ed6ab8;  0 drivers
v0x5555559059d0_0 .net "data_out", 0 0, L_0x555555944a70;  1 drivers
v0x555555905ab0_0 .var "flag", 0 0;
v0x555555905b70_0 .var "prev_strobe", 0 0;
v0x555555905c30_0 .net "strobe_in", 0 0, L_0x555555942610;  alias, 1 drivers
v0x555555905cf0_0 .net "strobe_out", 0 0, L_0x555555944960;  alias, 1 drivers
v0x555555905d90_0 .var "sync", 2 0;
L_0x5555559447d0 .part v0x555555905d90_0, 2, 1;
L_0x555555944870 .part v0x555555905d90_0, 1, 1;
S_0x555555905f70 .scope module, "rx_data_strobe" "strobe" 11 374, 12 1 0, S_0x555555903a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x5555558d5720 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x5555558d5760 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
L_0x555555945840 .functor XOR 1, L_0x555555945680, L_0x555555945720, C4<0>, C4<0>;
L_0x555555945900 .functor BUFZ 8, v0x5555559066d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555906350_0 .net *"_ivl_1", 0 0, L_0x555555945680;  1 drivers
v0x555555906430_0 .net *"_ivl_3", 0 0, L_0x555555945720;  1 drivers
v0x555555906510_0 .net "clk_in", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x555555906630_0 .net "clk_out", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555559066d0_0 .var "data", 7 0;
v0x5555559067e0_0 .net "data_in", 7 0, L_0x555555945a00;  1 drivers
v0x5555559068c0_0 .net "data_out", 7 0, L_0x555555945900;  alias, 1 drivers
v0x555555906980_0 .var "flag", 0 0;
v0x555555906a20_0 .var "prev_strobe", 0 0;
v0x555555906ae0_0 .net "strobe_in", 0 0, L_0x555555945590;  alias, 1 drivers
v0x555555906ba0_0 .net "strobe_out", 0 0, L_0x555555945840;  alias, 1 drivers
v0x555555906c40_0 .var "sync", 2 0;
L_0x555555945680 .part v0x555555906c40_0, 2, 1;
L_0x555555945720 .part v0x555555906c40_0, 1, 1;
S_0x555555906e00 .scope module, "valid_buffer" "dflip" 11 322, 12 51 0, S_0x555555903a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555907000_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555559070c0_0 .var "d", 2 0;
v0x5555559071a0_0 .net "in", 0 0, L_0x5555559444b0;  alias, 1 drivers
v0x555555907270_0 .net "out", 0 0, L_0x5555559445c0;  alias, 1 drivers
L_0x5555559445c0 .part v0x5555559070c0_0, 2, 1;
S_0x55555590b890 .scope module, "usb_fs_tx_inst" "usb_fs_tx" 6 221, 13 1 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "bit_strobe";
    .port_info 4 /OUTPUT 1 "oe";
    .port_info 5 /OUTPUT 1 "dp";
    .port_info 6 /OUTPUT 1 "dn";
    .port_info 7 /INPUT 1 "pkt_start";
    .port_info 8 /OUTPUT 1 "pkt_end";
    .port_info 9 /INPUT 4 "pid";
    .port_info 10 /INPUT 1 "tx_data_avail";
    .port_info 11 /OUTPUT 1 "tx_data_get";
    .port_info 12 /INPUT 8 "tx_data";
P_0x55555590ba70 .param/l "CRC16_1" 1 13 102, +C4<00000000000000000000000000000100>;
P_0x55555590bab0 .param/l "DATA_OR_CRC16_0" 1 13 101, +C4<00000000000000000000000000000011>;
P_0x55555590baf0 .param/l "EOP" 1 13 103, +C4<00000000000000000000000000000101>;
P_0x55555590bb30 .param/l "IDLE" 1 13 98, +C4<00000000000000000000000000000000>;
P_0x55555590bb70 .param/l "PID" 1 13 100, +C4<00000000000000000000000000000010>;
P_0x55555590bbb0 .param/l "SYNC" 1 13 99, +C4<00000000000000000000000000000001>;
L_0x555555946d60 .functor AND 1, L_0x5555559423f0, L_0x555555946c20, C4<1>, C4<1>;
L_0x5555559472b0 .functor XOR 1, L_0x5555559465a0, L_0x5555559471c0, C4<0>, C4<0>;
v0x55555590f300_0 .net *"_ivl_13", 1 0, L_0x555555946b30;  1 drivers
L_0x7f0cc7e8a1d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55555590f400_0 .net/2u *"_ivl_14", 1 0, L_0x7f0cc7e8a1d0;  1 drivers
v0x55555590f4e0_0 .net *"_ivl_16", 0 0, L_0x555555946c20;  1 drivers
v0x55555590f5b0_0 .net *"_ivl_21", 0 0, L_0x5555559471c0;  1 drivers
L_0x7f0cc7e8a188 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55555590f690_0 .net/2u *"_ivl_8", 5 0, L_0x7f0cc7e8a188;  1 drivers
v0x55555590f770_0 .var "bit_count", 2 0;
v0x55555590f850_0 .net "bit_history", 5 0, L_0x555555946840;  1 drivers
v0x55555590f930_0 .var "bit_history_q", 4 0;
v0x55555590fa10_0 .net "bit_strobe", 0 0, L_0x5555559423f0;  alias, 1 drivers
v0x55555590fb40_0 .net "bitstuff", 0 0, L_0x5555559469c0;  1 drivers
v0x55555590fbe0_0 .var "bitstuff_q", 0 0;
v0x55555590fca0_0 .var "bitstuff_qq", 0 0;
v0x55555590fd60_0 .var "bitstuff_qqq", 0 0;
v0x55555590fe20_0 .var "bitstuff_qqqq", 0 0;
v0x55555590fee0_0 .var "byte_strobe", 0 0;
v0x55555590ffa0_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x555555910040_0 .net "clk_48mhz", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x5555559100e0_0 .var "crc16", 15 0;
v0x5555559101c0_0 .net "crc16_invert", 0 0, L_0x5555559472b0;  1 drivers
v0x555555910280_0 .var "data_payload", 0 0;
v0x555555910340_0 .var "data_shift_reg", 7 0;
v0x555555910420_0 .var "dn", 0 0;
v0x5555559104e0_0 .var "dp", 0 0;
v0x5555559105a0_0 .var "dp_eop", 2 0;
v0x555555910680_0 .var "oe", 0 0;
v0x555555910740_0 .var "oe_shift_reg", 7 0;
v0x555555910820_0 .net "pid", 3 0, L_0x555555945cb0;  alias, 1 drivers
v0x555555910910_0 .net "pidq", 3 0, L_0x5555559460a0;  1 drivers
v0x5555559109e0_0 .net "pkt_end", 0 0, L_0x555555947040;  alias, 1 drivers
v0x555555910a80_0 .net "pkt_end_48", 0 0, L_0x555555946d60;  1 drivers
v0x555555910b50_0 .net "pkt_start", 0 0, L_0x555555945bb0;  alias, 1 drivers
v0x555555910c20_0 .net "pkt_start_48", 0 0, L_0x555555945fe0;  1 drivers
v0x555555910cf0_0 .var "pkt_state", 31 0;
v0x555555910d90_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
v0x555555910e30_0 .var "se0_shift_reg", 7 0;
v0x555555910ed0_0 .net "serial_tx_data", 0 0, L_0x5555559465a0;  1 drivers
v0x555555910f90_0 .net "serial_tx_oe", 0 0, L_0x555555946640;  1 drivers
v0x555555911050_0 .net "serial_tx_se0", 0 0, L_0x555555946740;  1 drivers
v0x555555911110_0 .net "tx_data", 7 0, v0x5555558d9d40_0;  alias, 1 drivers
v0x555555911200_0 .net "tx_data_avail", 0 0, L_0x55555593d800;  alias, 1 drivers
v0x5555559112a0_0 .net "tx_data_avail_48", 0 0, L_0x555555946160;  1 drivers
v0x555555911340_0 .net "tx_data_get", 0 0, L_0x5555559463e0;  alias, 1 drivers
v0x5555559113e0_0 .var "tx_data_get_48", 0 0;
L_0x5555559465a0 .part v0x555555910340_0, 0, 1;
L_0x555555946640 .part v0x555555910740_0, 0, 1;
L_0x555555946740 .part v0x555555910e30_0, 0, 1;
L_0x555555946840 .concat [ 5 1 0 0], v0x55555590f930_0, L_0x5555559465a0;
L_0x5555559469c0 .cmp/eq 6, L_0x555555946840, L_0x7f0cc7e8a188;
L_0x555555946b30 .part v0x555555910e30_0, 0, 2;
L_0x555555946c20 .cmp/eq 2, L_0x555555946b30, L_0x7f0cc7e8a1d0;
L_0x5555559471c0 .part v0x5555559100e0_0, 15, 1;
S_0x55555590bfb0 .scope module, "pkt_end_strobe" "strobe" 13 88, 12 1 0, S_0x55555590b890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x5555559061a0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x5555559061e0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555947040 .functor XOR 1, L_0x555555946eb0, L_0x555555946f50, C4<0>, C4<0>;
L_0x555555947150 .functor BUFZ 1, v0x55555590c730_0, C4<0>, C4<0>, C4<0>;
v0x55555590c3e0_0 .net *"_ivl_1", 0 0, L_0x555555946eb0;  1 drivers
v0x55555590c4e0_0 .net *"_ivl_3", 0 0, L_0x555555946f50;  1 drivers
v0x55555590c5c0_0 .net "clk_in", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x55555590c690_0 .net "clk_out", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x55555590c730_0 .var "data", 0 0;
o0x7f0cc7ed7f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590c7f0_0 .net "data_in", 0 0, o0x7f0cc7ed7f88;  0 drivers
v0x55555590c8d0_0 .net "data_out", 0 0, L_0x555555947150;  1 drivers
v0x55555590c9b0_0 .var "flag", 0 0;
v0x55555590ca70_0 .var "prev_strobe", 0 0;
v0x55555590cbc0_0 .net "strobe_in", 0 0, L_0x555555946d60;  alias, 1 drivers
v0x55555590cc80_0 .net "strobe_out", 0 0, L_0x555555947040;  alias, 1 drivers
v0x55555590cd20_0 .var "sync", 2 0;
L_0x555555946eb0 .part v0x55555590cd20_0, 2, 1;
L_0x555555946f50 .part v0x55555590cd20_0, 1, 1;
S_0x55555590cf00 .scope module, "pkt_start_strobe" "strobe" 13 34, 12 1 0, S_0x55555590b890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x55555590d100 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55555590d140 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000100>;
L_0x555555945fe0 .functor XOR 1, L_0x555555945e70, L_0x555555945f10, C4<0>, C4<0>;
L_0x5555559460a0 .functor BUFZ 4, v0x55555590d690_0, C4<0000>, C4<0000>, C4<0000>;
v0x55555590d360_0 .net *"_ivl_1", 0 0, L_0x555555945e70;  1 drivers
v0x55555590d440_0 .net *"_ivl_3", 0 0, L_0x555555945f10;  1 drivers
v0x55555590d520_0 .net "clk_in", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x55555590d5f0_0 .net "clk_out", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x55555590d690_0 .var "data", 3 0;
v0x55555590d7a0_0 .net "data_in", 3 0, L_0x555555945cb0;  alias, 1 drivers
v0x55555590d880_0 .net "data_out", 3 0, L_0x5555559460a0;  alias, 1 drivers
v0x55555590d960_0 .var "flag", 0 0;
v0x55555590da20_0 .var "prev_strobe", 0 0;
v0x55555590dae0_0 .net "strobe_in", 0 0, L_0x555555945bb0;  alias, 1 drivers
v0x55555590dba0_0 .net "strobe_out", 0 0, L_0x555555945fe0;  alias, 1 drivers
v0x55555590dc60_0 .var "sync", 2 0;
L_0x555555945e70 .part v0x55555590dc60_0, 2, 1;
L_0x555555945f10 .part v0x55555590dc60_0, 1, 1;
S_0x55555590de40 .scope module, "tx_data_avail_buffer" "dflip" 13 41, 12 51 0, S_0x55555590b890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x55555590e020_0 .net "clk", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x55555590e0e0_0 .var "d", 2 0;
v0x55555590e1c0_0 .net "in", 0 0, L_0x55555593d800;  alias, 1 drivers
v0x55555590e2c0_0 .net "out", 0 0, L_0x555555946160;  alias, 1 drivers
L_0x555555946160 .part v0x55555590e0e0_0, 2, 1;
S_0x55555590e3c0 .scope module, "tx_data_get_strobe" "strobe" 13 50, 12 1 0, S_0x55555590b890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x55555590e5a0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55555590e5e0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x5555559463e0 .functor XOR 1, L_0x555555946250, L_0x5555559462f0, C4<0>, C4<0>;
L_0x555555946530 .functor BUFZ 1, v0x55555590eb90_0, C4<0>, C4<0>, C4<0>;
v0x55555590e860_0 .net *"_ivl_1", 0 0, L_0x555555946250;  1 drivers
v0x55555590e940_0 .net *"_ivl_3", 0 0, L_0x5555559462f0;  1 drivers
v0x55555590ea20_0 .net "clk_in", 0 0, v0x555555924eb0_0;  alias, 1 drivers
v0x55555590eaf0_0 .net "clk_out", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x55555590eb90_0 .var "data", 0 0;
o0x7f0cc7ed8648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590eca0_0 .net "data_in", 0 0, o0x7f0cc7ed8648;  0 drivers
v0x55555590ed80_0 .net "data_out", 0 0, L_0x555555946530;  1 drivers
v0x55555590ee60_0 .var "flag", 0 0;
v0x55555590ef20_0 .var "prev_strobe", 0 0;
v0x55555590efe0_0 .net "strobe_in", 0 0, v0x5555559113e0_0;  1 drivers
v0x55555590f0a0_0 .net "strobe_out", 0 0, L_0x5555559463e0;  alias, 1 drivers
v0x55555590f140_0 .var "sync", 2 0;
L_0x555555946250 .part v0x55555590f140_0, 2, 1;
L_0x5555559462f0 .part v0x55555590f140_0, 1, 1;
S_0x5555559115c0 .scope module, "usb_fs_tx_mux_inst" "usb_fs_tx_mux" 6 207, 14 1 0, S_0x5555558d7b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in_tx_pkt_start";
    .port_info 1 /INPUT 4 "in_tx_pid";
    .port_info 2 /INPUT 1 "out_tx_pkt_start";
    .port_info 3 /INPUT 4 "out_tx_pid";
    .port_info 4 /OUTPUT 1 "tx_pkt_start";
    .port_info 5 /OUTPUT 4 "tx_pid";
L_0x555555945bb0 .functor OR 1, v0x5555558e3290_0, v0x5555559036d0_0, C4<0>, C4<0>;
v0x555555911840_0 .net "in_tx_pid", 3 0, v0x5555558e30f0_0;  alias, 1 drivers
v0x555555911950_0 .net "in_tx_pkt_start", 0 0, v0x5555558e3290_0;  alias, 1 drivers
v0x555555911a20_0 .net "out_tx_pid", 3 0, v0x555555903560_0;  alias, 1 drivers
v0x555555911b20_0 .net "out_tx_pkt_start", 0 0, v0x5555559036d0_0;  alias, 1 drivers
v0x555555911bf0_0 .net "tx_pid", 3 0, L_0x555555945cb0;  alias, 1 drivers
v0x555555911d30_0 .net "tx_pkt_start", 0 0, L_0x555555945bb0;  alias, 1 drivers
L_0x555555945cb0 .functor MUXZ 4, v0x5555558e30f0_0, v0x555555903560_0, v0x5555559036d0_0, C4<>;
S_0x555555914950 .scope module, "usb_spi_bridge_ep_inst" "usb_spi_bridge_ep" 3 166, 15 1 0, S_0x5555558b62c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out_ep_req";
    .port_info 3 /INPUT 1 "out_ep_grant";
    .port_info 4 /INPUT 1 "out_ep_data_avail";
    .port_info 5 /INPUT 1 "out_ep_setup";
    .port_info 6 /OUTPUT 1 "out_ep_data_get";
    .port_info 7 /INPUT 8 "out_ep_data";
    .port_info 8 /OUTPUT 1 "out_ep_stall";
    .port_info 9 /INPUT 1 "out_ep_acked";
    .port_info 10 /OUTPUT 1 "in_ep_req";
    .port_info 11 /INPUT 1 "in_ep_grant";
    .port_info 12 /INPUT 1 "in_ep_data_free";
    .port_info 13 /OUTPUT 1 "in_ep_data_put";
    .port_info 14 /OUTPUT 8 "in_ep_data";
    .port_info 15 /OUTPUT 1 "in_ep_data_done";
    .port_info 16 /OUTPUT 1 "in_ep_stall";
    .port_info 17 /INPUT 1 "in_ep_acked";
    .port_info 18 /OUTPUT 1 "spi_cs_b";
    .port_info 19 /OUTPUT 1 "spi_sck";
    .port_info 20 /OUTPUT 1 "spi_mosi";
    .port_info 21 /INPUT 1 "spi_miso";
    .port_info 22 /OUTPUT 1 "boot_to_user_design";
P_0x5555557d9e20 .param/l "CMD_DO_IN" 1 15 77, +C4<00000000000000000000000000001001>;
P_0x5555557d9e60 .param/l "CMD_DO_OUT" 1 15 76, +C4<00000000000000000000000000000111>;
P_0x5555557d9ea0 .param/l "CMD_IDLE" 1 15 67, +C4<00000000000000000000000000000000>;
P_0x5555557d9ee0 .param/l "CMD_OP_BOOT" 1 15 69, +C4<00000000000000000000000000000010>;
P_0x5555557d9f20 .param/l "CMD_PRE" 1 15 68, +C4<00000000000000000000000000000001>;
P_0x5555557d9f60 .param/l "CMD_SAVE_DIL_HI" 1 15 75, +C4<00000000000000000000000000000110>;
P_0x5555557d9fa0 .param/l "CMD_SAVE_DIL_LO" 1 15 74, +C4<00000000000000000000000000000101>;
P_0x5555557d9fe0 .param/l "CMD_SAVE_DOL_HI" 1 15 73, +C4<00000000000000000000000000000100>;
P_0x5555557da020 .param/l "CMD_SAVE_DOL_LO" 1 15 72, +C4<00000000000000000000000000000011>;
P_0x5555557da060 .param/l "SPI_END" 1 15 96, +C4<00000000000000000000000000000100>;
P_0x5555557da0a0 .param/l "SPI_GET_BIT" 1 15 95, +C4<00000000000000000000000000000011>;
P_0x5555557da0e0 .param/l "SPI_IDLE" 1 15 92, +C4<00000000000000000000000000000000>;
P_0x5555557da120 .param/l "SPI_SEND_BIT" 1 15 94, +C4<00000000000000000000000000000010>;
P_0x5555557da160 .param/l "SPI_START" 1 15 93, +C4<00000000000000000000000000000001>;
L_0x55555593a640 .functor AND 1, L_0x555555947460, L_0x555555947690, C4<1>, C4<1>;
L_0x55555593a750 .functor AND 1, L_0x555555948510, L_0x5555559485b0, C4<1>, C4<1>;
L_0x55555593a860 .functor BUFZ 1, L_0x555555947690, C4<0>, C4<0>, C4<0>;
L_0x55555593a920 .functor OR 1, v0x555555915dd0_0, v0x555555915c50_0, C4<0>, C4<0>;
L_0x55555593a990 .functor AND 1, L_0x55555593a920, L_0x555555947460, C4<1>, C4<1>;
L_0x55555593ad20 .functor AND 1, L_0x555555947460, L_0x555555947690, C4<1>, C4<1>;
v0x5555559155a0_0 .net *"_ivl_11", 0 0, L_0x55555593a920;  1 drivers
L_0x7f0cc7e89570 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x555555915680_0 .net/2u *"_ivl_18", 3 0, L_0x7f0cc7e89570;  1 drivers
v0x555555915760_0 .var "boot_to_user_design", 0 0;
v0x555555915830_0 .net "clk", 0 0, v0x555555924e10_0;  alias, 1 drivers
v0x5555559158d0_0 .var "cmd_state", 3 0;
v0x5555559159b0_0 .var "cmd_state_next", 3 0;
v0x555555915a90_0 .var "data_in_length", 15 0;
v0x555555915b70_0 .var "data_out_length", 15 0;
v0x555555915c50_0 .var "get_cmd_out_data", 0 0;
v0x555555915d10_0 .var "get_cmd_out_data_q", 0 0;
v0x555555915dd0_0 .var "get_spi_out_data", 0 0;
v0x555555915e90_0 .var "get_spi_out_data_q", 0 0;
v0x555555915f50_0 .net "in_ep_acked", 0 0, L_0x5555559492c0;  alias, 1 drivers
v0x555555916010_0 .net "in_ep_data", 7 0, L_0x55555593aaa0;  alias, 1 drivers
v0x5555559160f0_0 .var "in_ep_data_done", 0 0;
v0x5555559161b0_0 .var "in_ep_data_done_i", 0 0;
v0x555555916270_0 .var "in_ep_data_done_q", 0 0;
v0x555555916330_0 .net "in_ep_data_free", 0 0, L_0x5555559485b0;  alias, 1 drivers
v0x5555559163f0_0 .var "in_ep_data_put", 0 0;
v0x5555559164b0_0 .net "in_ep_grant", 0 0, L_0x555555948510;  alias, 1 drivers
v0x555555916570_0 .var "in_ep_req", 0 0;
v0x555555916630_0 .var "in_ep_req_i", 0 0;
v0x5555559166f0_0 .net "in_ep_stall", 0 0, L_0x7f0cc7e89528;  alias, 1 drivers
v0x5555559167b0_0 .net "out_data_ready", 0 0, L_0x55555593ad20;  1 drivers
v0x555555916870_0 .var "out_data_valid", 0 0;
v0x555555916930_0 .net "out_ep_acked", 0 0, L_0x555555947be0;  alias, 1 drivers
v0x5555559169f0_0 .net "out_ep_data", 7 0, v0x5555559020e0_0;  alias, 1 drivers
v0x555555916ab0_0 .net "out_ep_data_avail", 0 0, L_0x555555947690;  alias, 1 drivers
v0x555555916b70_0 .net "out_ep_data_get", 0 0, L_0x55555593a990;  alias, 1 drivers
v0x555555916c30_0 .net "out_ep_grant", 0 0, L_0x555555947460;  alias, 1 drivers
v0x555555916cf0_0 .net "out_ep_req", 0 0, L_0x55555593a860;  alias, 1 drivers
v0x555555916db0_0 .net "out_ep_setup", 0 0, L_0x555555947940;  alias, 1 drivers
v0x555555916e70_0 .net "out_ep_stall", 0 0, L_0x7f0cc7e894e0;  alias, 1 drivers
v0x555555917140_0 .var "put_spi_in_data", 0 0;
v0x555555917200_0 .net "reset", 0 0, v0x555555925920_0;  alias, 1 drivers
v0x5555559172a0_0 .var "reset_spi_bit_counter", 0 0;
v0x555555917360_0 .var "spi_bit_counter", 3 0;
v0x555555917440_0 .net "spi_byte_done", 0 0, L_0x55555593ac30;  1 drivers
v0x555555917500_0 .net "spi_byte_in_xfr_ready", 0 0, L_0x55555593a750;  1 drivers
v0x5555559175c0_0 .net "spi_byte_out_xfr_ready", 0 0, L_0x55555593a640;  1 drivers
v0x555555917680_0 .var "spi_cs_b", 0 0;
v0x555555917740_0 .var "spi_dir_transition", 0 0;
v0x555555917800_0 .var "spi_get_bit", 0 0;
v0x5555559178c0_0 .var "spi_get_bit_q", 0 0;
v0x555555917980_0 .var "spi_has_more_in_bytes", 0 0;
v0x555555917a40_0 .var "spi_has_more_out_bytes", 0 0;
v0x555555917b00_0 .var "spi_in_data", 8 0;
v0x555555917be0_0 .net "spi_miso", 0 0, L_0x5555559497b0;  alias, 1 drivers
v0x555555917ca0_0 .net "spi_mosi", 0 0, L_0x55555593ab90;  alias, 1 drivers
v0x555555917d60_0 .var "spi_out_data", 8 0;
v0x555555917e40_0 .var "spi_put_last_in_byte", 0 0;
v0x555555917f00_0 .var "spi_sck", 0 0;
v0x555555917fc0_0 .var "spi_send_bit", 0 0;
v0x555555918080_0 .var "spi_start_new_xfr", 0 0;
v0x555555918140_0 .var "spi_state", 2 0;
v0x555555918220_0 .var "spi_state_next", 2 0;
v0x555555918300_0 .var "update_spi_byte_counters", 0 0;
E_0x555555904500/0 .event anyedge, v0x555555918140_0, v0x555555918080_0, v0x555555917a40_0, v0x555555917980_0;
E_0x555555904500/1 .event anyedge, v0x555555917740_0, v0x555555917440_0, v0x5555559175c0_0, v0x555555917500_0;
E_0x555555904500/2 .event anyedge, v0x555555917e40_0;
E_0x555555904500 .event/or E_0x555555904500/0, E_0x555555904500/1, E_0x555555904500/2;
E_0x555555915520/0 .event anyedge, v0x5555559158d0_0, v0x5555559167b0_0, v0x555555916870_0, v0x555555859a00_0;
E_0x555555915520/1 .event anyedge, v0x555555915b70_0, v0x555555915a90_0;
E_0x555555915520 .event/or E_0x555555915520/0, E_0x555555915520/1;
L_0x55555593aaa0 .part v0x555555917b00_0, 0, 8;
L_0x55555593ab90 .part v0x555555917d60_0, 8, 1;
L_0x55555593ac30 .cmp/eq 4, v0x555555917360_0, L_0x7f0cc7e89570;
S_0x55555591c460 .scope task, "expect_usb_ack" "expect_usb_ack" 2 531, 2 531 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.expect_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555591d430_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x55555591d250;
    %join;
    %end;
S_0x55555591c640 .scope task, "expect_usb_data" "expect_usb_data" 2 549, 2 549 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591c870_0 .var "data", 1023 0;
v0x55555591c930_0 .var "length", 10 0;
v0x55555591ca10_0 .var "pid", 3 0;
TD_top_tb.expect_usb_data ;
    %load/vec4 v0x55555591c870_0;
    %pad/u 512;
    %store/vec4 v0x55555584dcd0_0, 0, 512;
    %load/vec4 v0x55555591c930_0;
    %store/vec4 v0x555555848fb0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x5555558b4270;
    %join;
    %load/vec4 v0x55555591ca10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555925840_0, 4, 4;
    %load/vec4 v0x55555591ca10_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555925840_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x55555591c870_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555925430_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555925840_0, 4, 1;
T_3.8 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %add;
    %addi 16, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_3.9 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555555925430_0;
    %store/vec4 v0x555555925840_0, 4, 1;
T_3.11 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_3.9;
T_3.10 ; for-loop exit label
    %fork TD_top_tb.get_usb_raw, S_0x55555591d930;
    %join;
    %load/vec4 v0x55555591db10_0;
    %store/vec4 v0x555555926780_0, 0, 1024;
    %load/vec4 v0x55555591dc10_0;
    %store/vec4 v0x555555926900_0, 0, 11;
    %load/vec4 v0x555555926900_0;
    %pad/u 32;
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 589 "$display", "%d ERROR (%m): %s. usb_tx_len != length + 24", $time, "data length" {0 0 0};
    %vpi_call 2 590 "$display", "    actual:   %x", v0x555555926900_0 {0 0 0};
    %load/vec4 v0x55555591c930_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %vpi_call 2 591 "$display", "    expected: %x", S<0,vec4,u32> {1 0 0};
T_3.12 ;
    %load/vec4 v0x555555926780_0;
    %load/vec4 v0x555555925840_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 590 "$display", "%d ERROR (%m): %s. usb_tx_data != raw_usb_data", $time, "data mismatch" {0 0 0};
    %vpi_call 2 591 "$display", "    actual:   %x", v0x555555926780_0 {0 0 0};
    %vpi_call 2 592 "$display", "    expected: %x", v0x555555925840_0 {0 0 0};
T_3.14 ;
    %load/vec4 v0x555555926900_0;
    %parti/s 3, 0, 2;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 591 "$display", "%d ERROR (%m): %s. usb_tx_len[2:0] != 3'b000", $time, "data packet lengths are a multiple of 8 bits" {0 0 0};
    %vpi_call 2 592 "$display", "    actual:   %x", &PV<v0x555555926900_0, 0, 3> {0 0 0};
    %vpi_call 2 593 "$display", "    expected: %x", 3'b000 {0 0 0};
T_3.16 ;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 592 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 593 "$display", "    actual:   %x", &PV<v0x555555926780_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 594 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_3.18 ;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55555591ca10_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 593 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "data pid mismatch" {0 0 0};
    %vpi_call 2 594 "$display", "    actual:   %x", &PV<v0x555555926780_0, 0, 4> {0 0 0};
    %vpi_call 2 595 "$display", "    expected: %x", v0x55555591ca10_0 {0 0 0};
T_3.20 ;
    %end;
S_0x55555591cad0 .scope task, "expect_usb_data0" "expect_usb_data0" 2 603, 2 603 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591ccb0_0 .var "data", 1023 0;
v0x55555591cdb0_0 .var "length", 10 0;
TD_top_tb.expect_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555591ca10_0, 0, 4;
    %load/vec4 v0x55555591ccb0_0;
    %store/vec4 v0x55555591c870_0, 0, 1024;
    %load/vec4 v0x55555591cdb0_0;
    %store/vec4 v0x55555591c930_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x55555591c640;
    %join;
    %end;
S_0x55555591ce90 .scope task, "expect_usb_data1" "expect_usb_data1" 2 595, 2 595 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591d070_0 .var "data", 1023 0;
v0x55555591d170_0 .var "length", 10 0;
TD_top_tb.expect_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55555591ca10_0, 0, 4;
    %load/vec4 v0x55555591d070_0;
    %store/vec4 v0x55555591c870_0, 0, 1024;
    %load/vec4 v0x55555591d170_0;
    %store/vec4 v0x55555591c930_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x55555591c640;
    %join;
    %end;
S_0x55555591d250 .scope task, "expect_usb_handshake" "expect_usb_handshake" 2 521, 2 521 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591d430_0 .var "pid", 3 0;
TD_top_tb.expect_usb_handshake ;
    %fork TD_top_tb.get_usb_raw, S_0x55555591d930;
    %join;
    %load/vec4 v0x55555591db10_0;
    %store/vec4 v0x555555926780_0, 0, 1024;
    %load/vec4 v0x55555591dc10_0;
    %store/vec4 v0x555555926900_0, 0, 11;
    %load/vec4 v0x555555926900_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_6.22, 6;
    %vpi_call 2 527 "$display", "%d ERROR (%m): %s. usb_tx_len != 8", $time, "handshake packets are 8 bits long" {0 0 0};
    %vpi_call 2 528 "$display", "    actual:   %x", v0x555555926900_0 {0 0 0};
    %vpi_call 2 529 "$display", "    expected: %x", 32'sb00000000000000000000000000001000 {0 0 0};
T_6.22 ;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55555591d430_0;
    %cmp/ne;
    %jmp/0xz  T_6.24, 6;
    %vpi_call 2 528 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "handshake pid mismatch" {0 0 0};
    %vpi_call 2 529 "$display", "    actual:   %x", &PV<v0x555555926780_0, 0, 4> {0 0 0};
    %vpi_call 2 530 "$display", "    expected: %x", v0x55555591d430_0 {0 0 0};
T_6.24 ;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_6.26, 6;
    %vpi_call 2 529 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 530 "$display", "    actual:   %x", &PV<v0x555555926780_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555926780_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 531 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_6.26 ;
    %end;
S_0x55555591d530 .scope task, "expect_usb_nak" "expect_usb_nak" 2 537, 2 537 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.expect_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55555591d430_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x55555591d250;
    %join;
    %end;
S_0x55555591d7a0 .scope task, "expect_usb_stall" "expect_usb_stall" 2 543, 2 543 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.expect_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55555591d430_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x55555591d250;
    %join;
    %end;
S_0x55555591d930 .scope task, "get_usb_raw" "get_usb_raw" 2 462, 2 462 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591db10_0 .var "data", 1023 0;
v0x55555591dc10_0 .var "length", 10 0;
TD_top_tb.get_usb_raw ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55555591dc10_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555926090_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555555925270_0, 0, 2;
T_9.28 ;
    %load/vec4 v0x555555926090_0;
    %cmpi/ne 84, 0, 8;
    %jmp/0xz T_9.29, 4;
    %load/vec4 v0x555555926090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555555926620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555926090_0, 0, 8;
    %load/vec4 v0x555555926620_0;
    %store/vec4 v0x555555925780_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.28;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925350_0, 0, 32;
T_9.30 ;
    %load/vec4 v0x555555925270_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz T_9.31, 4;
    %load/vec4 v0x555555926620_0;
    %load/vec4 v0x555555926210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555925270_0, 0, 2;
    %load/vec4 v0x555555925270_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.32, 4;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x555555925350_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x555555926620_0;
    %load/vec4 v0x555555925780_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call 2 490 "$display", "%d ERROR (%m): %s. (usb_p_tx != prev_usb_p_tx) == FALSE", $time, "one '0' must follow six '1's" {0 0 0};
T_9.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925350_0, 0, 32;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x55555591dc10_0;
    %addi 1, 0, 11;
    %store/vec4 v0x55555591dc10_0, 0, 11;
    %load/vec4 v0x555555926620_0;
    %load/vec4 v0x555555925780_0;
    %cmp/e;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55555591db10_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555591db10_0, 0, 1024;
    %load/vec4 v0x555555925350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925350_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55555591db10_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555591db10_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925350_0, 0, 32;
T_9.39 ;
T_9.35 ;
T_9.33 ;
    %load/vec4 v0x555555926620_0;
    %store/vec4 v0x555555925780_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.30;
T_9.31 ;
    %load/vec4 v0x555555926620_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.42, 4;
    %load/vec4 v0x555555926210_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %vpi_call 2 511 "$display", "%d ERROR (%m): %s. (usb_p_tx == 1'b0 && usb_n_tx == 1'b0) == FALSE", $time, "eop must have two se0 bits" {0 0 0};
T_9.40 ;
    %load/vec4 v0x55555591db10_0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x55555591dc10_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55555591db10_0, 0, 1024;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x5555559245f0;
    %join;
    %end;
S_0x55555591dcf0 .scope task, "prepare_spi_xfer" "prepare_spi_xfer" 2 118, 2 118 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591ded0_0 .var "new_length", 31 0;
v0x55555591dfd0_0 .var "new_miso_data", 8192 0;
v0x55555591e0b0_0 .var "new_mosi_data", 8192 0;
TD_top_tb.prepare_spi_xfer ;
    %load/vec4 v0x55555591e0b0_0;
    %store/vec4 v0x5555559256a0_0, 0, 8193;
    %load/vec4 v0x55555591dfd0_0;
    %store/vec4 v0x5555559255e0_0, 0, 8193;
    %load/vec4 v0x55555591ded0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555925ec0_0, 0;
    %load/vec4 v0x55555591ded0_0;
    %assign/vec4 v0x555555925cf0_0, 0;
    %end;
S_0x55555591e170 .scope task, "send_usb_ack" "send_usb_ack" 2 272, 2 272 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555591fc70_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x55555591fa90;
    %join;
    %end;
S_0x55555591e350 .scope task, "send_usb_address_device" "send_usb_address_device" 2 628, 2 628 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591e530_0 .var "new_addr", 7 0;
v0x55555591e630_0 .var "old_addr", 7 0;
TD_top_tb.send_usb_address_device ;
    %load/vec4 v0x55555591e630_0;
    %store/vec4 v0x55555591e8f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x55555591e530_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 8;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55555591e9f0_0, 0, 64;
    %fork TD_top_tb.send_usb_ctrl_xfer, S_0x55555591e710;
    %join;
    %load/vec4 v0x555555919f50_0;
    %cmpi/ne 30, 0, 7;
    %jmp/0xz  T_12.43, 6;
    %vpi_call 2 635 "$display", "%d ERROR (%m): %s. dut.dev_addr != 7'h1e", $time, "new device address" {0 0 0};
    %vpi_call 2 636 "$display", "    actual:   %x", v0x555555919f50_0 {0 0 0};
    %vpi_call 2 637 "$display", "    expected: %x", 7'b0011110 {0 0 0};
T_12.43 ;
    %end;
S_0x55555591e710 .scope task, "send_usb_ctrl_xfer" "send_usb_ctrl_xfer" 2 611, 2 611 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591e8f0_0 .var "addr", 7 0;
v0x55555591e9f0_0 .var "setup_data", 63 0;
TD_top_tb.send_usb_ctrl_xfer ;
    %load/vec4 v0x55555591e8f0_0;
    %pad/u 7;
    %store/vec4 v0x555555921d10_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555921e10_0, 0, 4;
    %fork TD_top_tb.send_usb_setup, S_0x555555921b30;
    %join;
    %load/vec4 v0x55555591e9f0_0;
    %pad/u 512;
    %store/vec4 v0x55555591f130_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x55555591f230_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x55555591ef50;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x55555591c460;
    %join;
    %load/vec4 v0x55555591e8f0_0;
    %pad/u 7;
    %store/vec4 v0x55555591ff50_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555920050_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x55555591fd70;
    %join;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x55555591d070_0, 0, 1024;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55555591d170_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x55555591ce90;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x55555591e170;
    %join;
    %end;
S_0x55555591ead0 .scope task, "send_usb_data" "send_usb_data" 2 390, 2 390 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591ecb0_0 .var "data", 511 0;
v0x55555591edb0_0 .var "length", 10 0;
v0x55555591ee90_0 .var "pid", 3 0;
TD_top_tb.send_usb_data ;
    %load/vec4 v0x55555591ecb0_0;
    %store/vec4 v0x55555584dcd0_0, 0, 512;
    %load/vec4 v0x55555591edb0_0;
    %store/vec4 v0x555555848fb0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x5555558b4270;
    %join;
    %load/vec4 v0x55555591ee90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555925840_0, 4, 4;
    %load/vec4 v0x55555591ee90_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555925840_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_14.45 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_14.46, 5;
    %load/vec4 v0x55555591ecb0_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555925430_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555925840_0, 4, 1;
T_14.47 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_14.45;
T_14.46 ; for-loop exit label
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555924f50_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55555591edb0_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555925840_0, 4, 1;
    %load/vec4 v0x555555925840_0;
    %store/vec4 v0x5555559214f0_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %load/vec4 v0x55555591edb0_0;
    %add;
    %addi 16, 0, 11;
    %store/vec4 v0x5555559213f0_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555921210;
    %join;
    %end;
S_0x55555591ef50 .scope task, "send_usb_data0" "send_usb_data0" 2 424, 2 424 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591f130_0 .var "data", 511 0;
v0x55555591f230_0 .var "length", 10 0;
TD_top_tb.send_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555591ee90_0, 0, 4;
    %load/vec4 v0x55555591f130_0;
    %store/vec4 v0x55555591ecb0_0, 0, 512;
    %load/vec4 v0x55555591f230_0;
    %store/vec4 v0x55555591edb0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x55555591ead0;
    %join;
    %end;
S_0x55555591f310 .scope task, "send_usb_data1" "send_usb_data1" 2 432, 2 432 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591f4f0_0 .var "data", 511 0;
v0x55555591f5f0_0 .var "length", 10 0;
TD_top_tb.send_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55555591ee90_0, 0, 4;
    %load/vec4 v0x55555591f4f0_0;
    %store/vec4 v0x55555591ecb0_0, 0, 512;
    %load/vec4 v0x55555591f5f0_0;
    %store/vec4 v0x55555591edb0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x55555591ead0;
    %join;
    %end;
S_0x55555591f6d0 .scope task, "send_usb_data2" "send_usb_data2" 2 440, 2 440 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591f8b0_0 .var "data", 511 0;
v0x55555591f9b0_0 .var "length", 10 0;
TD_top_tb.send_usb_data2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55555591ee90_0, 0, 4;
    %load/vec4 v0x55555591f8b0_0;
    %store/vec4 v0x55555591ecb0_0, 0, 512;
    %load/vec4 v0x55555591f9b0_0;
    %store/vec4 v0x55555591edb0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x55555591ead0;
    %join;
    %end;
S_0x55555591fa90 .scope task, "send_usb_handshake" "send_usb_handshake" 2 265, 2 265 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591fc70_0 .var "pid", 3 0;
TD_top_tb.send_usb_handshake ;
    %load/vec4 v0x55555591fc70_0;
    %inv;
    %load/vec4 v0x55555591fc70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x5555559214f0_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x5555559213f0_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555921210;
    %join;
    %end;
S_0x55555591fd70 .scope task, "send_usb_in" "send_usb_in" 2 324, 2 324 0, S_0x555555830a30;
 .timescale -12 -12;
v0x55555591ff50_0 .var "addr", 6 0;
v0x555555920050_0 .var "endp", 3 0;
TD_top_tb.send_usb_in ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555555922690_0, 0, 4;
    %load/vec4 v0x555555920050_0;
    %load/vec4 v0x55555591ff50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555922590_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555559223b0;
    %join;
    %end;
S_0x555555920130 .scope task, "send_usb_j" "send_usb_j" 2 189, 2 189 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_j ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555921890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559217b0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555559215d0;
    %join;
    %end;
S_0x555555920310 .scope task, "send_usb_k" "send_usb_k" 2 183, 2 183 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_k ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555921890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559217b0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555559215d0;
    %join;
    %end;
S_0x5555559204f0 .scope task, "send_usb_mdata" "send_usb_mdata" 2 448, 2 448 0, S_0x555555830a30;
 .timescale -12 -12;
v0x5555559206d0_0 .var "data", 511 0;
v0x5555559207d0_0 .var "length", 10 0;
TD_top_tb.send_usb_mdata ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555591ee90_0, 0, 4;
    %load/vec4 v0x5555559206d0_0;
    %store/vec4 v0x55555591ecb0_0, 0, 512;
    %load/vec4 v0x5555559207d0_0;
    %store/vec4 v0x55555591edb0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x55555591ead0;
    %join;
    %end;
S_0x5555559208b0 .scope task, "send_usb_nak" "send_usb_nak" 2 278, 2 278 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55555591fc70_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x55555591fa90;
    %join;
    %end;
S_0x555555920a90 .scope task, "send_usb_nyet" "send_usb_nyet" 2 290, 2 290 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_nyet ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55555591fc70_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x55555591fa90;
    %join;
    %end;
S_0x555555920c70 .scope task, "send_usb_out" "send_usb_out" 2 332, 2 332 0, S_0x555555830a30;
 .timescale -12 -12;
v0x555555920e50_0 .var "addr", 6 0;
v0x555555920f50_0 .var "endp", 3 0;
TD_top_tb.send_usb_out ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555922690_0, 0, 4;
    %load/vec4 v0x555555920f50_0;
    %load/vec4 v0x555555920e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555922590_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555559223b0;
    %join;
    %end;
S_0x555555921030 .scope task, "send_usb_port_reset" "send_usb_port_reset" 2 201, 2 201 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_port_reset ;
    %fork TD_top_tb.send_usb_se0, S_0x555555921950;
    %join;
    %delay 1250000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555925920_0, 0, 1;
    %fork TD_top_tb.send_usb_j, S_0x555555920130;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555925920_0, 0, 1;
    %end;
S_0x555555921210 .scope task, "send_usb_raw" "send_usb_raw" 2 214, 2 214 0, S_0x555555830a30;
 .timescale -12 -12;
v0x5555559213f0_0 .var "length", 10 0;
v0x5555559214f0_0 .var "payload", 1023 0;
TD_top_tb.send_usb_raw ;
    %fork TD_top_tb.send_usb_k, S_0x555555920310;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555920130;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555920310;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555920130;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555920310;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555920130;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555920310;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555920310;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555925aa0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555559259c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
T_27.48 ; Top of for-loop 
    %load/vec4 v0x555555925430_0;
    %load/vec4 v0x5555559213f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_27.49, 5;
    %load/vec4 v0x5555559214f0_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x555555925aa0_0;
    %nor/r;
    %store/vec4 v0x555555925aa0_0, 0, 1;
T_27.51 ;
    %load/vec4 v0x555555925aa0_0;
    %store/vec4 v0x555555921890_0, 0, 1;
    %load/vec4 v0x555555925aa0_0;
    %nor/r;
    %store/vec4 v0x5555559217b0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555559215d0;
    %join;
    %load/vec4 v0x5555559214f0_0;
    %load/vec4 v0x555555925430_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.53, 8;
    %load/vec4 v0x5555559259c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559259c0_0, 0, 32;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559259c0_0, 0, 32;
T_27.54 ;
    %load/vec4 v0x5555559259c0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559259c0_0, 0, 32;
    %load/vec4 v0x555555925aa0_0;
    %nor/r;
    %store/vec4 v0x555555925aa0_0, 0, 1;
    %load/vec4 v0x555555925aa0_0;
    %store/vec4 v0x555555921890_0, 0, 1;
    %load/vec4 v0x555555925aa0_0;
    %nor/r;
    %store/vec4 v0x5555559217b0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555559215d0;
    %join;
T_27.55 ;
T_27.50 ; for-loop step statement
    %load/vec4 v0x555555925430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555925430_0, 0, 32;
    %jmp T_27.48;
T_27.49 ; for-loop exit label
    %fork TD_top_tb.send_usb_se0, S_0x555555921950;
    %join;
    %fork TD_top_tb.send_usb_se0, S_0x555555921950;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555920130;
    %join;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x5555559245f0;
    %join;
    %end;
S_0x5555559215d0 .scope task, "send_usb_raw_bit" "send_usb_raw_bit" 2 173, 2 173 0, S_0x555555830a30;
 .timescale -12 -12;
v0x5555559217b0_0 .var "usbn", 0 0;
v0x555555921890_0 .var "usbp", 0 0;
TD_top_tb.send_usb_raw_bit ;
    %load/vec4 v0x555555921890_0;
    %assign/vec4 v0x555555926580_0, 0;
    %load/vec4 v0x5555559217b0_0;
    %assign/vec4 v0x555555926170_0, 0;
    %delay 83328, 0;
    %end;
S_0x555555921950 .scope task, "send_usb_se0" "send_usb_se0" 2 195, 2 195 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_se0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555921890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559217b0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555559215d0;
    %join;
    %end;
S_0x555555921b30 .scope task, "send_usb_setup" "send_usb_setup" 2 340, 2 340 0, S_0x555555830a30;
 .timescale -12 -12;
v0x555555921d10_0 .var "addr", 6 0;
v0x555555921e10_0 .var "endp", 3 0;
TD_top_tb.send_usb_setup ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555555922690_0, 0, 4;
    %load/vec4 v0x555555921e10_0;
    %load/vec4 v0x555555921d10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555922590_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555559223b0;
    %join;
    %end;
S_0x555555921ef0 .scope task, "send_usb_sof" "send_usb_sof" 2 348, 2 348 0, S_0x555555830a30;
 .timescale -12 -12;
v0x5555559220d0_0 .var "frame", 10 0;
TD_top_tb.send_usb_sof ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555555922690_0, 0, 4;
    %load/vec4 v0x5555559220d0_0;
    %store/vec4 v0x555555922590_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555559223b0;
    %join;
    %end;
S_0x5555559221d0 .scope task, "send_usb_stall" "send_usb_stall" 2 284, 2 284 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.send_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55555591fc70_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x55555591fa90;
    %join;
    %end;
S_0x5555559223b0 .scope task, "send_usb_token" "send_usb_token" 2 315, 2 315 0, S_0x555555830a30;
 .timescale -12 -12;
v0x555555922590_0 .var "data", 10 0;
v0x555555922690_0 .var "pid", 3 0;
TD_top_tb.send_usb_token ;
    %load/vec4 v0x555555922590_0;
    %store/vec4 v0x555555819070_0, 0, 11;
    %fork TD_top_tb.calc_crc5, S_0x5555558b5df0;
    %join;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 1, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559250d0_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555922590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555922690_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555922690_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x5555559214f0_0, 0, 1024;
    %pushi/vec4 24, 0, 11;
    %store/vec4 v0x5555559213f0_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555921210;
    %join;
    %end;
S_0x555555922770 .scope module, "vtg" "vlog_tap_generator" 2 42, 16 19 0, S_0x555555830a30;
 .timescale -12 -12;
P_0x55555573a100 .param/l "MAX_FILENAME_LEN" 0 16 23, +C4<00000000000000000000010000000000>;
P_0x55555573a140 .param/l "MAX_STRING_LEN" 0 16 22, +C4<00000000000000000000000001010000>;
P_0x55555573a180 .param/l "NUM_TESTS" 0 16 21, +C4<00000000000000000000000000000000>;
P_0x55555573a1c0 .param/str "TAPFILE" 0 16 20, "test.tap";
v0x555555923a50_0 .var/i "cur_tc", 31 0;
v0x555555923b50_0 .var/i "f", 31 0;
v0x555555923c30_0 .var/i "numtests", 31 0;
v0x555555923cf0_0 .var "tapfile", 8191 0;
S_0x555555922ab0 .scope task, "nok" "nok" 16 89, 16 89 0, S_0x555555922770;
 .timescale -12 -12;
v0x555555922cb0_0 .var "description", 639 0;
TD_top_tb.vtg.nok ;
    %load/vec4 v0x555555922cb0_0;
    %store/vec4 v0x555555923890_0, 0, 640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555923990_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555923660;
    %join;
    %end;
S_0x555555922db0 .scope task, "ok" "ok" 16 82, 16 82 0, S_0x555555922770;
 .timescale -12 -12;
v0x555555922fb0_0 .var "description", 639 0;
TD_top_tb.vtg.ok ;
    %load/vec4 v0x555555922fb0_0;
    %store/vec4 v0x555555923890_0, 0, 640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555923990_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555923660;
    %join;
    %end;
S_0x555555923090 .scope task, "set_file" "set_file" 16 37, 16 37 0, S_0x555555922770;
 .timescale -12 -12;
v0x5555559232a0_0 .var "f", 8191 0;
TD_top_tb.vtg.set_file ;
    %load/vec4 v0x555555923a50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %vpi_call 16 41 "$display", "Error: Can't change file. Already started writing to %0s", v0x555555923cf0_0 {0 0 0};
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0x5555559232a0_0;
    %store/vec4 v0x555555923cf0_0, 0, 8192;
T_36.58 ;
    %end;
S_0x555555923380 .scope task, "set_numtests" "set_numtests" 16 47, 16 47 0, S_0x555555922770;
 .timescale -12 -12;
v0x555555923560_0 .var/i "i", 31 0;
TD_top_tb.vtg.set_numtests ;
    %load/vec4 v0x555555923a50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.59, 4;
    %vpi_call 16 51 "$display", "Error: Can't change number of tests. Already started writing to %0s", v0x555555923cf0_0 {0 0 0};
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x555555923560_0;
    %store/vec4 v0x555555923c30_0, 0, 32;
T_37.60 ;
    %end;
S_0x555555923660 .scope task, "write_tc" "write_tc" 16 57, 16 57 0, S_0x555555922770;
 .timescale -12 -12;
v0x555555923890_0 .var "description", 639 0;
v0x555555923990_0 .var "ok_i", 0 0;
TD_top_tb.vtg.write_tc ;
    %load/vec4 v0x555555923b50_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_38.61, 6;
    %load/vec4 v0x555555923cf0_0;
    %cmpi/e 0, 0, 8192;
    %jmp/0xz  T_38.63, 4;
    %vpi_call 16 63 "$display", "No TAP file specified" {0 0 0};
    %jmp T_38.64;
T_38.63 ;
    %load/vec4 v0x555555923c30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.65, 4;
    %vpi_call 16 65 "$display", "Number of tests must be specified" {0 0 0};
    %jmp T_38.66;
T_38.65 ;
    %vpi_func 16 67 "$fopen" 32, v0x555555923cf0_0, "w" {0 0 0};
    %store/vec4 v0x555555923b50_0, 0, 32;
    %vpi_call 16 68 "$fwrite", v0x555555923b50_0, "1..%0d\012", v0x555555923c30_0 {0 0 0};
T_38.66 ;
T_38.64 ;
T_38.61 ;
    %load/vec4 v0x555555923b50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x555555923a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555923a50_0, 0, 32;
    %load/vec4 v0x555555923990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %vpi_call 16 76 "$fwrite", v0x555555923b50_0, "not " {0 0 0};
T_38.69 ;
    %vpi_call 16 77 "$fwrite", v0x555555923b50_0, "ok %0d - %0s\012", v0x555555923a50_0, v0x555555923890_0 {0 0 0};
T_38.67 ;
    %end;
S_0x555555923dd0 .scope module, "vtu" "vlog_tb_utils" 2 32, 17 19 0, S_0x555555830a30;
 .timescale -12 -12;
P_0x55555591d710 .param/l "CHAR_WIDTH" 1 17 21, +C4<00000000000000000000000000001000>;
P_0x55555591d750 .param/l "MAX_STRING_LEN" 0 17 20, +C4<00000000000000000000000010000000>;
v0x555555924140_0 .var "heartbeat", 63 0;
v0x555555924240_0 .var "testcase", 1023 0;
v0x555555924320_0 .var "timeout", 63 0;
S_0x555555924410 .scope task, "wait_usb_eop" "wait_usb_eop" 2 165, 2 165 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.wait_usb_eop ;
T_39.71 ;
    %load/vec4 v0x555555926860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.72, 8;
    %delay 83328, 0;
    %jmp T_39.71;
T_39.72 ;
T_39.73 ;
    %load/vec4 v0x555555926860_0;
    %flag_set/vec4 8;
    %jmp/0xz T_39.74, 8;
    %delay 83328, 0;
    %jmp T_39.73;
T_39.74 ;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x5555559245f0;
    %join;
    %end;
S_0x5555559245f0 .scope task, "wait_usb_interpacket_delay" "wait_usb_interpacket_delay" 2 154, 2 154 0, S_0x555555830a30;
 .timescale -12 -12;
TD_top_tb.wait_usb_interpacket_delay ;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %end;
    .scope S_0x555555923dd0;
T_41 ;
    %vpi_func 17 26 "$value$plusargs" 32, "timeout=%d", v0x555555924320_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x555555924320_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 27 "$display", "Timeout: Forcing end of simulation" {0 0 0};
    %vpi_call 17 28 "$finish" {0 0 0};
T_41.0 ;
    %end;
    .thread T_41;
    .scope S_0x555555923dd0;
T_42 ;
    %vpi_func 17 35 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_func 17 36 "$value$plusargs" 32, "testcase=%s", v0x555555924240_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555555924240_0;
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 17 37 "$dumpfile", S<0,vec4,u1056> {1 0 0};
    %jmp T_42.3;
T_42.2 ;
    %vpi_call 17 39 "$dumpfile", "testlog.vcd" {0 0 0};
T_42.3 ;
    %vpi_call 17 40 "$dumpvars" {0 0 0};
T_42.0 ;
    %end;
    .thread T_42;
    .scope S_0x555555923dd0;
T_43 ;
    %vpi_func 17 47 "$value$plusargs" 32, "heartbeat=%d", v0x555555924140_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
T_43.2 ;
    %load/vec4 v0x555555924140_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 48 "$display", "Heartbeat : Time=%0t", $time {0 0 0};
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %end;
    .thread T_43;
    .scope S_0x555555922770;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555923a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555923c30_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x555555922770;
T_45 ;
    %vpi_func 16 33 "$value$plusargs" 32, "tapfile=%s", v0x555555923cf0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3905611496, 0, 8161;
    %concati/vec4 779379056, 0, 31;
    %store/vec4 v0x555555923cf0_0, 0, 8192;
T_45.0 ;
    %end;
    .thread T_45;
    .scope S_0x5555558afd40;
T_46 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555558b0e30_0;
    %assign/vec4 v0x5555558b0ed0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5555558305a0;
T_47 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555558cc3a0_0;
    %assign/vec4 v0x5555558cb4d0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55555582f6c0;
T_48 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555806380_0;
    %assign/vec4 v0x5555558d16d0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5555558413a0;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555891250_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555881ab0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555858c40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555558981c0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555580a160_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555580a590_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555580a240_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555884460_0, 0, 7;
    %end;
    .thread T_49;
    .scope S_0x5555558413a0;
T_50 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555859ae0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x555555857c50_0;
    %and;
T_50.0;
    %assign/vec4 v0x555555858c40_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5555558413a0;
T_51 ;
    %wait E_0x555555634c70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555589efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555588fc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555585cad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555807df0_0, 0;
    %load/vec4 v0x555555891250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %jmp T_51.7;
T_51.0 ;
    %load/vec4 v0x55555589ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.9 ;
    %jmp T_51.7;
T_51.1 ;
    %load/vec4 v0x555555815bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555589efd0_0, 0;
    %load/vec4 v0x55555587f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x55555585c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555807df0_0, 0;
T_51.15 ;
T_51.13 ;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.11 ;
    %jmp T_51.7;
T_51.2 ;
    %load/vec4 v0x55555587bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555588fc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555585cad0_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x55555587e340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.20, 9;
    %load/vec4 v0x5555558b7d30_0;
    %and;
T_51.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555588fc20_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.7;
T_51.3 ;
    %load/vec4 v0x55555585c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.21, 8;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555807df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555588fc20_0, 0;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.22 ;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x55555587e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.23, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555585cad0_0, 0;
    %jmp T_51.24;
T_51.23 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.24 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x55555585c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.25, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555585cad0_0, 0;
    %jmp T_51.26;
T_51.25 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55555588fb40_0, 0;
T_51.26 ;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5555558413a0;
T_52 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555580a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555891250_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55555588fb40_0;
    %assign/vec4 v0x555555891250_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5555558413a0;
T_53 ;
    %wait E_0x5555556346b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555587bdd0_0, 0;
    %load/vec4 v0x555555856bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x555555858c40_0;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x555555859a00_0;
    %pad/u 10;
    %load/vec4 v0x555555807eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558147e0, 0, 4;
    %load/vec4 v0x555555807eb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555807eb0_0, 0;
T_53.0 ;
    %load/vec4 v0x55555589efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x5555558b7dd0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.5 ;
    %load/vec4 v0x555555890390_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 67, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.17;
T_53.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555587bdd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
    %jmp T_53.13;
T_53.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555580a240_0, 0;
    %load/vec4 v0x555555890390_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x555555884460_0, 0;
    %jmp T_53.13;
T_53.7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
T_53.3 ;
    %load/vec4 v0x555555891250_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_53.22, 4;
    %load/vec4 v0x5555558843a0_0;
    %and;
T_53.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.21, 10;
    %load/vec4 v0x55555587ce50_0;
    %and;
T_53.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x55555587ddb0_0;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0x55555580a590_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %load/vec4 v0x5555558981c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555558981c0_0, 0;
T_53.18 ;
    %load/vec4 v0x55555585cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.23, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555807eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555558981c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555580a160_0, 0;
    %load/vec4 v0x55555580a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555580a240_0, 0;
    %load/vec4 v0x555555884460_0;
    %assign/vec4 v0x555555881ab0_0, 0;
T_53.25 ;
T_53.23 ;
    %load/vec4 v0x55555580a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.27, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555881ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555807eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555580a240_0, 0;
T_53.27 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5555558413a0;
T_54 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558809d0, 0, 4;
    %end;
    .thread T_54;
    .scope S_0x555555914950;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555916570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559163f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559160f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555915760_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555915b70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555915a90_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555917d60_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555559158d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555559159b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555915c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555915d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555917980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555918080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555918140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555918220_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555915dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555917140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555918300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555917360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555917e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555916630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559161b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555916270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555916870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555917740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555915e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559178c0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x555555914950;
T_56 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555917980_0;
    %flag_set/vec4 8;
    %jmp/1 T_56.1, 8;
    %load/vec4 v0x555555917e40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.1;
    %flag_get/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0x555555916330_0;
    %and;
T_56.0;
    %assign/vec4 v0x555555916630_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555555914950;
T_57 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555916630_0;
    %assign/vec4 v0x555555916570_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555555914950;
T_58 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555917140_0;
    %assign/vec4 v0x5555559163f0_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555555914950;
T_59 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555559161b0_0;
    %assign/vec4 v0x555555916270_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555555914950;
T_60 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555916270_0;
    %assign/vec4 v0x5555559160f0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555555914950;
T_61 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555916870_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555555914950;
T_62 ;
    %wait E_0x555555915520;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555915c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555915760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559161b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555918080_0, 0;
    %load/vec4 v0x5555559158d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.9;
T_62.0 ;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555915c50_0, 0;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0x5555559169f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.11;
T_62.10 ;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.15, 9;
    %load/vec4 v0x5555559169f0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.14;
T_62.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
T_62.14 ;
T_62.11 ;
    %jmp T_62.9;
T_62.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555915760_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555915c50_0, 0;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.17;
T_62.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
T_62.17 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555915c50_0, 0;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.19;
T_62.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555915c50_0, 0;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.21;
T_62.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
T_62.21 ;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x555555916870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555918080_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %load/vec4 v0x5555559167b0_0;
    %assign/vec4 v0x555555915c50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
T_62.23 ;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x555555915b70_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.24, 4;
    %load/vec4 v0x555555915a90_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %jmp T_62.27;
T_62.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917740_0, 0;
T_62.27 ;
    %jmp T_62.25;
T_62.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917a40_0, 0;
T_62.25 ;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x555555915a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559161b0_0, 0;
    %jmp T_62.29;
T_62.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5555559159b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917980_0, 0;
T_62.29 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555555914950;
T_63 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555559159b0_0;
    %assign/vec4 v0x5555559158d0_0, 0;
    %load/vec4 v0x555555915c50_0;
    %assign/vec4 v0x555555915d10_0, 0;
    %load/vec4 v0x555555915d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x5555559158d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %jmp T_63.6;
T_63.2 ;
    %load/vec4 v0x5555559169f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555915b70_0, 4, 5;
    %jmp T_63.6;
T_63.3 ;
    %load/vec4 v0x5555559169f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555915b70_0, 4, 5;
    %jmp T_63.6;
T_63.4 ;
    %load/vec4 v0x5555559169f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555915a90_0, 4, 5;
    %jmp T_63.6;
T_63.5 ;
    %load/vec4 v0x5555559169f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555915a90_0, 4, 5;
    %jmp T_63.6;
T_63.6 ;
    %pop/vec4 1;
T_63.0 ;
    %load/vec4 v0x555555918300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x5555559158d0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x555555915b70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555915b70_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x555555915a90_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555915a90_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.7 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555555914950;
T_64 ;
    %wait E_0x555555904500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555915dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559172a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555918300_0, 0;
    %load/vec4 v0x555555918140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.6;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %load/vec4 v0x555555918080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559172a0_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %load/vec4 v0x555555917a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555915dd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v0x555555917980_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.13, 8;
    %load/vec4 v0x555555917740_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.13;
    %jmp/0xz  T_64.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.12;
T_64.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.12 ;
T_64.10 ;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917fc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917800_0, 0;
    %load/vec4 v0x555555917440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555918300_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.15 ;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555917680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559172a0_0, 0;
    %load/vec4 v0x555555917a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v0x5555559175c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %load/vec4 v0x555555917740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v0x555555917980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %load/vec4 v0x555555917500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.25;
T_64.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.25 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x555555917e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x555555917500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555917140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.29 ;
    %jmp T_64.27;
T_64.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555918220_0, 0;
T_64.27 ;
T_64.23 ;
T_64.21 ;
T_64.17 ;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555555914950;
T_65 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555915dd0_0;
    %assign/vec4 v0x555555915e90_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555555914950;
T_66 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555917800_0;
    %assign/vec4 v0x5555559178c0_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555555914950;
T_67 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555918220_0;
    %assign/vec4 v0x555555918140_0, 0;
    %load/vec4 v0x5555559178c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555555917b00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555555917be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555917b00_0, 0;
    %load/vec4 v0x555555917360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555917360_0, 0;
T_67.0 ;
    %load/vec4 v0x5555559172a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555917360_0, 0;
T_67.2 ;
    %load/vec4 v0x555555917fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x555555915e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5555559169f0_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555917d60_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x555555917d60_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555917d60_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x555555915e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x5555559169f0_0;
    %pad/u 9;
    %assign/vec4 v0x555555917d60_0, 0;
T_67.8 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5555558c8a10;
T_68 ;
    %wait E_0x555555634900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555562d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555581d110_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555562d470_0, 0, 32;
T_68.0 ; Top of for-loop 
    %load/vec4 v0x55555562d470_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55555562d470_0;
    %assign/vec4/off/d v0x55555562d640_0, 4, 5;
    %load/vec4 v0x55555562bb00_0;
    %load/vec4 v0x55555562d470_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.5, 9;
    %load/vec4 v0x55555562d3b0_0;
    %nor/r;
    %and;
T_68.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55555562d470_0;
    %assign/vec4/off/d v0x55555562d640_0, 4, 5;
    %load/vec4 v0x55555562d560_0;
    %load/vec4 v0x55555562d470_0;
    %muli 8, 0, 32;
    %part/s 8;
    %assign/vec4 v0x55555581d110_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555562d3b0_0, 0, 1;
T_68.3 ;
T_68.2 ; for-loop step statement
    %load/vec4 v0x55555562d470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555562d470_0, 0, 32;
    %jmp T_68.0;
T_68.1 ; for-loop exit label
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5555558e3630;
T_69 ;
    %wait E_0x5555558e3870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558e38f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558e39d0_0, 0, 32;
T_69.0 ; Top of for-loop 
    %load/vec4 v0x5555558e39d0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555558e39d0_0;
    %assign/vec4/off/d v0x5555558e3ab0_0, 4, 5;
    %load/vec4 v0x5555558e3ba0_0;
    %load/vec4 v0x5555558e39d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.5, 9;
    %load/vec4 v0x5555558e38f0_0;
    %nor/r;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555558e39d0_0;
    %assign/vec4/off/d v0x5555558e3ab0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555558e38f0_0, 0, 1;
T_69.3 ;
T_69.2 ; for-loop step statement
    %load/vec4 v0x5555558e39d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555558e39d0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ; for-loop exit label
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55555562ef40;
T_70 ;
    %wait E_0x555555636150;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %load/vec4 v0x555555623390_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_70.7;
T_70.3 ;
    %load/vec4 v0x555555747500_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_70.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.10;
    %jmp/0xz  T_70.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_70.9;
T_70.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_70.9 ;
    %jmp T_70.7;
T_70.4 ;
    %load/vec4 v0x55555561fb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.13, 9;
    %load/vec4 v0x55555570e550_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %jmp T_70.12;
T_70.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_70.12 ;
    %jmp T_70.7;
T_70.5 ;
    %load/vec4 v0x5555558d9bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x5555558d96e0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_70.15;
T_70.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_70.15 ;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
T_70.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555710700_0, 4, 1;
    %load/vec4 v0x555555710700_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_70.17, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555556230f0_0, 4, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55555562ef40;
T_71 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555561fef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x5555558d9480_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555747100, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %jmp T_71.7;
T_71.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
    %jmp T_71.7;
T_71.4 ;
    %load/vec4 v0x5555556231d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %addi 1, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
T_71.8 ;
    %jmp T_71.7;
T_71.5 ;
    %jmp T_71.7;
T_71.6 ;
    %jmp T_71.7;
T_71.7 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x555555583db0;
T_72 ;
    %wait E_0x555555636150;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %load/vec4 v0x555555623390_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_72.7;
T_72.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x555555747500_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_72.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.10;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_72.9;
T_72.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_72.9 ;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x55555561fb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x55555570e550_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_72.12 ;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x5555558d9bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.16, 9;
    %load/vec4 v0x5555558d96e0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_72.15 ;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555710700_0, 4, 1;
    %load/vec4 v0x555555710700_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555556230f0_0, 4, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555555583db0;
T_73 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555561fef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.2, 8;
    %load/vec4 v0x5555558d9480_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.2;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555747100, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %jmp T_73.7;
T_73.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v0x5555556231d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %addi 1, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
T_73.8 ;
    %jmp T_73.7;
T_73.5 ;
    %jmp T_73.7;
T_73.6 ;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x555555584040;
T_74 ;
    %wait E_0x555555636150;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %load/vec4 v0x555555623390_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_74.7;
T_74.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v0x555555747500_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_74.10, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.10;
    %jmp/0xz  T_74.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_74.9;
T_74.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_74.9 ;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v0x55555561fb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.13, 9;
    %load/vec4 v0x55555570e550_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555747360_0, 4, 5;
    %jmp T_74.12;
T_74.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_74.12 ;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v0x5555558d9bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.16, 9;
    %load/vec4 v0x5555558d96e0_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555747100, 0, 4;
T_74.15 ;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555710700_0, 4, 1;
    %load/vec4 v0x555555710700_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555556230f0_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x555555584040;
T_75 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555561fef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x5555558d9480_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555747100, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %jmp T_75.7;
T_75.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x5555556231d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555713f00, 4;
    %addi 1, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
T_75.8 ;
    %jmp T_75.7;
T_75.5 ;
    %jmp T_75.7;
T_75.6 ;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55555562bc60;
T_76 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555556230f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555747360_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555570e550_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555561fc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555561fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555561fb10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555710560_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555557471c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555557107c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555710700_0, 0, 3;
    %end;
    .thread T_76;
    .scope S_0x55555562bc60;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555557471c0_0, 0, 32;
T_77.0 ; Top of for-loop 
    %load/vec4 v0x5555557471c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x5555557471c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713f00, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x5555557471c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713d60, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x5555557471c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555714040, 0, 4;
T_77.2 ; for-loop step statement
    %load/vec4 v0x5555557471c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555557471c0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ; for-loop exit label
    %end;
    .thread T_77;
    .scope S_0x55555562bc60;
T_78 ;
    %wait E_0x5555555a7140;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555556232b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555713e20_0, 0, 32;
T_78.0 ; Top of for-loop 
    %load/vec4 v0x555555713e20_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_78.1, 5;
    %load/vec4 v0x5555556231d0_0;
    %load/vec4 v0x555555713e20_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x555555713e20_0;
    %pad/s 4;
    %assign/vec4 v0x5555556232b0_0, 0;
T_78.3 ;
T_78.2 ; for-loop step statement
    %load/vec4 v0x555555713e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555713e20_0, 0, 32;
    %jmp T_78.0;
T_78.1 ; for-loop exit label
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55555562bc60;
T_79 ;
    %wait E_0x5555556346b0;
    %ix/getv 4, v0x5555556232b0_0;
    %load/vec4a v0x555555714040, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5555556231d0_0;
    %load/vec4 v0x5555556232b0_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %ix/getv 4, v0x5555556232b0_0;
    %load/vec4a v0x555555713f00, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x555555747440_0;
    %ix/getv 3, v0x55555570e3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555557472a0, 0, 4;
T_79.2 ;
    %jmp T_79.1;
T_79.1 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55555562bc60;
T_80 ;
    %wait E_0x555555890450;
    %load/vec4 v0x55555561fc90_0;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555561fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555561fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e3290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d9540_0, 0;
    %load/vec4 v0x55555561fc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %jmp T_80.4;
T_80.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d9540_0, 0;
    %load/vec4 v0x555555623470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
T_80.6 ;
    %jmp T_80.4;
T_80.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e3290_0, 0;
    %ix/getv 4, v0x55555570e550_0;
    %load/vec4a v0x555555714040, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_80.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5555558e30f0_0, 0;
    %jmp T_80.8;
T_80.7 ;
    %ix/getv 4, v0x55555570e550_0;
    %load/vec4a v0x555555714040, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_80.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %load/vec4 v0x555555710560_0;
    %load/vec4 v0x55555570e550_0;
    %part/u 1;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x5555558e30f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555561fbd0_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5555558e30f0_0, 0;
T_80.10 ;
T_80.8 ;
    %jmp T_80.4;
T_80.2 ;
    %load/vec4 v0x555555634180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
T_80.12 ;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x5555556edce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555561fb10_0, 0;
    %jmp T_80.14;
T_80.13 ;
    %load/vec4 v0x555555623470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d9540_0, 0;
    %jmp T_80.16;
T_80.15 ;
    %load/vec4 v0x5555558d9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d9540_0, 0;
    %jmp T_80.18;
T_80.17 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555561fd70_0, 0;
T_80.18 ;
T_80.16 ;
T_80.14 ;
    %jmp T_80.4;
T_80.4 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55555562bc60;
T_81 ;
    %wait E_0x5555556346b0;
    %ix/getv 4, v0x5555556edda0_0;
    %load/vec4a v0x5555557472a0, 4;
    %assign/vec4 v0x5555558d9d40_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55555562bc60;
T_82 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555561fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555561fc90_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x55555561fd70_0;
    %assign/vec4 v0x55555561fc90_0, 0;
    %load/vec4 v0x5555558d9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5555558d96e0_0;
    %assign/vec4/off/d v0x555555710560_0, 4, 5;
T_82.2 ;
    %load/vec4 v0x555555623470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x5555558d96e0_0;
    %assign/vec4 v0x55555570e550_0, 0;
T_82.4 ;
    %load/vec4 v0x5555558d9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x55555570e550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713d60, 0, 4;
T_82.6 ;
    %load/vec4 v0x55555561fc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %jmp T_82.12;
T_82.8 ;
    %jmp T_82.12;
T_82.9 ;
    %jmp T_82.12;
T_82.10 ;
    %load/vec4 v0x5555558e3030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.15, 9;
    %load/vec4 v0x5555558e2f70_0;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %ix/getv 4, v0x55555570e550_0;
    %load/vec4a v0x555555713d60, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x55555570e550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713d60, 0, 4;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %load/vec4 v0x5555556edce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.16, 8;
    %load/vec4 v0x555555710560_0;
    %load/vec4 v0x55555570e550_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55555570e550_0;
    %assign/vec4/off/d v0x555555710560_0, 4, 5;
T_82.16 ;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
T_82.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555561fe50_0, 0, 32;
T_82.18 ; Top of for-loop 
    %load/vec4 v0x55555561fe50_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_82.19, 5;
    %load/vec4 v0x55555561fef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.23, 8;
    %load/vec4 v0x5555558d9480_0;
    %load/vec4 v0x55555561fe50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.23;
    %jmp/0xz  T_82.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55555561fe50_0;
    %assign/vec4/off/d v0x555555710560_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x55555561fe50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555713d60, 0, 4;
T_82.21 ;
T_82.20 ; for-loop step statement
    %load/vec4 v0x55555561fe50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555561fe50_0, 0, 32;
    %jmp T_82.18;
T_82.19 ; for-loop exit label
    %jmp T_82;
    .thread T_82;
    .scope S_0x5555558e4900;
T_83 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9420, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9040, 4, 0;
    %end;
    .thread T_83;
    .scope S_0x5555558e4900;
T_84 ;
    %wait E_0x5555558e4c00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9420, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %load/vec4 v0x555555902660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.1;
T_84.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9420, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.7;
T_84.2 ;
    %load/vec4 v0x555555902800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.10, 9;
    %load/vec4 v0x555555902f50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.9;
T_84.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_84.9 ;
    %jmp T_84.7;
T_84.3 ;
    %load/vec4 v0x5555558e99a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v0x5555558e8b60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0x555555902c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x5555558e8b60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.15;
T_84.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_84.15 ;
T_84.12 ;
    %jmp T_84.7;
T_84.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9300, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_84.18 ;
    %jmp T_84.7;
T_84.5 ;
    %load/vec4 v0x555555903420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v0x555555902f50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_84.20;
T_84.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_84.20 ;
    %jmp T_84.7;
T_84.7 ;
    %pop/vec4 1;
T_84.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %jmp T_84.23;
T_84.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.26, 4;
    %load/vec4 v0x5555559023c0_0;
    %parti/s 1, 0, 2;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %addi 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %jmp T_84.25;
T_84.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
T_84.25 ;
T_84.23 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x5555558e4900;
T_85 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555902a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0x555555902b70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9420, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9420, 0, 4;
T_85.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9160, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9040, 0, 4;
    %jmp T_85;
    .thread T_85;
    .scope S_0x5555558e56e0;
T_86 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9420, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9040, 4, 0;
    %end;
    .thread T_86;
    .scope S_0x5555558e56e0;
T_87 ;
    %wait E_0x5555558e4c00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9420, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %load/vec4 v0x555555902660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9420, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.7;
T_87.2 ;
    %load/vec4 v0x555555902800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.10, 9;
    %load/vec4 v0x555555902f50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/vec4 v0x5555558e99a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.13, 9;
    %load/vec4 v0x5555558e8b60_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.12;
T_87.11 ;
    %load/vec4 v0x555555902c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.16, 9;
    %load/vec4 v0x5555558e8b60_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_87.15 ;
T_87.12 ;
    %jmp T_87.7;
T_87.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9300, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_87.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.18;
T_87.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_87.18 ;
    %jmp T_87.7;
T_87.5 ;
    %load/vec4 v0x555555903420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.21, 9;
    %load/vec4 v0x555555902f50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
    %jmp T_87.20;
T_87.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9540, 4, 0;
T_87.20 ;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
T_87.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %jmp T_87.23;
T_87.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.26, 4;
    %load/vec4 v0x5555559023c0_0;
    %parti/s 1, 1, 2;
    %and;
T_87.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.24, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %addi 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
    %jmp T_87.25;
T_87.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9040, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555558e9160, 4, 0;
T_87.25 ;
T_87.23 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x5555558e56e0;
T_88 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555902a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.2, 8;
    %load/vec4 v0x555555902b70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.2;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9420, 0, 4;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9540, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9420, 0, 4;
T_88.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e9160, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9040, 0, 4;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5555558e3ce0;
T_89 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555902040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555559028c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558e99a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555902c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555902220_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555559022e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558e98e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555558e8ea0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555558e8b60_0, 0, 4;
    %end;
    .thread T_89;
    .scope S_0x5555558e3ce0;
T_90 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555902a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555902580_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555555903420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555902f50_0;
    %assign/vec4/off/d v0x555555902580_0, 4, 5;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x555555902740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555902f50_0;
    %assign/vec4/off/d v0x555555902580_0, 4, 5;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558e9660_0, 0, 32;
T_90.6 ; Top of for-loop 
    %load/vec4 v0x5555558e9660_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.7, 5;
    %load/vec4 v0x555555902b70_0;
    %load/vec4 v0x5555558e9660_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555558e9660_0;
    %assign/vec4/off/d v0x555555902580_0, 4, 5;
T_90.9 ;
T_90.8 ; for-loop step statement
    %load/vec4 v0x5555558e9660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555558e9660_0, 0, 32;
    %jmp T_90.6;
T_90.7 ; for-loop exit label
    %jmp T_90;
    .thread T_90;
    .scope S_0x5555558e3ce0;
T_91 ;
    %wait E_0x5555556346b0;
    %ix/getv 4, v0x5555558e8900_0;
    %load/vec4a v0x555555901fa0, 4;
    %assign/vec4 v0x5555559020e0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5555558e3ce0;
T_92 ;
    %wait E_0x5555558e48a0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555559024a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558e9220_0, 0, 32;
T_92.0 ; Top of for-loop 
    %load/vec4 v0x5555558e9220_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x5555559023c0_0;
    %load/vec4 v0x5555558e9220_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.3, 8;
    %load/vec4 v0x5555558e9220_0;
    %pad/s 4;
    %assign/vec4 v0x5555559024a0_0, 0;
T_92.3 ;
T_92.2 ; for-loop step statement
    %load/vec4 v0x5555558e9220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555558e9220_0, 0, 32;
    %jmp T_92.0;
T_92.1 ; for-loop exit label
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x5555558e3ce0;
T_93 ;
    %wait E_0x5555558e4860;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555902040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555902800_0, 0;
    %load/vec4 v0x5555559028c0_0;
    %assign/vec4 v0x5555559029a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559036d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555903560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555902c50_0, 0;
    %load/vec4 v0x5555559028c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %jmp T_93.5;
T_93.0 ;
    %load/vec4 v0x555555902740_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x555555903420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555902800_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
T_93.7 ;
    %jmp T_93.5;
T_93.1 ;
    %load/vec4 v0x555555903280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %jmp T_93.10;
T_93.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
T_93.10 ;
    %jmp T_93.5;
T_93.2 ;
    %load/vec4 v0x5555558e8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555902c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559036d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555903560_0, 0;
    %jmp T_93.12;
T_93.11 ;
    %load/vec4 v0x5555558e9740_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.15, 8;
    %load/vec4 v0x5555558e9e50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.15;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555902c50_0, 0;
    %jmp T_93.14;
T_93.13 ;
    %load/vec4 v0x5555558e8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %jmp T_93.17;
T_93.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
T_93.17 ;
T_93.14 ;
T_93.12 ;
    %jmp T_93.5;
T_93.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559029a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559036d0_0, 0;
    %ix/getv 4, v0x5555558e8b60_0;
    %load/vec4a v0x5555558e9420, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_93.18, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555903560_0, 0;
    %jmp T_93.19;
T_93.18 ;
    %load/vec4 v0x5555558e98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.20, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555903560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555902c50_0, 0;
    %jmp T_93.21;
T_93.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555903560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5555558e8b60_0;
    %assign/vec4/off/d v0x555555902040_0, 4, 5;
T_93.21 ;
T_93.19 ;
    %jmp T_93.5;
T_93.5 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x5555558e3ce0;
T_94 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555902a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559028c0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5555559029a0_0;
    %assign/vec4 v0x5555559028c0_0, 0;
    %load/vec4 v0x555555902800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555555902f50_0;
    %assign/vec4 v0x5555558e8b60_0, 0;
T_94.2 ;
    %load/vec4 v0x5555558e99a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x5555558e8ea0_0;
    %load/vec4 v0x5555558e8b60_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5555558e8b60_0;
    %assign/vec4/off/d v0x5555558e8ea0_0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555555903420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555902f50_0;
    %assign/vec4/off/d v0x5555558e8ea0_0, 4, 5;
T_94.6 ;
    %load/vec4 v0x5555559028c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %jmp T_94.12;
T_94.8 ;
    %jmp T_94.12;
T_94.9 ;
    %load/vec4 v0x5555558e8c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e98e0_0, 0;
    %jmp T_94.14;
T_94.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e98e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x5555558e8b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9300, 0, 4;
T_94.14 ;
    %jmp T_94.12;
T_94.10 ;
    %load/vec4 v0x5555558e98e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.18, 10;
    %load/vec4 v0x555555902e90_0;
    %and;
T_94.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.17, 9;
    %ix/getv 4, v0x5555558e8b60_0;
    %load/vec4a v0x5555558e9300, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_94.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %load/vec4 v0x555555902dd0_0;
    %ix/getv 3, v0x5555558e89e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555901fa0, 0, 4;
T_94.15 ;
    %load/vec4 v0x5555558e98e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.21, 9;
    %load/vec4 v0x555555902e90_0;
    %and;
T_94.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.19, 8;
    %ix/getv 4, v0x5555558e8b60_0;
    %load/vec4a v0x5555558e9300, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x5555558e8b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9300, 0, 4;
T_94.19 ;
    %jmp T_94.12;
T_94.11 ;
    %jmp T_94.12;
T_94.12 ;
    %pop/vec4 1;
T_94.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558e9800_0, 0, 32;
T_94.22 ; Top of for-loop 
    %load/vec4 v0x5555558e9800_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_94.23, 5;
    %load/vec4 v0x555555902a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.27, 8;
    %load/vec4 v0x555555902b70_0;
    %load/vec4 v0x5555558e9800_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.27;
    %jmp/0xz  T_94.25, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555558e9800_0;
    %assign/vec4/off/d v0x5555558e8ea0_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x5555558e9800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e9300, 0, 4;
T_94.25 ;
T_94.24 ; for-loop step statement
    %load/vec4 v0x5555558e9800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555558e9800_0, 0, 32;
    %jmp T_94.22;
T_94.23 ; for-loop exit label
    %jmp T_94;
    .thread T_94;
    .scope S_0x555555906e00;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555559070c0_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x555555906e00;
T_96 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x5555559070c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5555559071a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555559070c0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555555905160;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555905ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555905b70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555905d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555905800_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x555555905160;
T_98 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555905ab0_0;
    %load/vec4 v0x555555905c30_0;
    %xor;
    %assign/vec4 v0x555555905ab0_0, 0;
    %load/vec4 v0x555555905c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x5555559058f0_0;
    %assign/vec4 v0x555555905800_0, 0;
T_98.0 ;
    %load/vec4 v0x555555905c30_0;
    %assign/vec4 v0x555555905b70_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555555905160;
T_99 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555905d90_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555905ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555905d90_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555555904230;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555904ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555904d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555904f80_0, 0, 3;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5555559049b0_0, 0, 26;
    %end;
    .thread T_100;
    .scope S_0x555555904230;
T_101 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555904ca0_0;
    %load/vec4 v0x555555904e20_0;
    %xor;
    %assign/vec4 v0x555555904ca0_0, 0;
    %load/vec4 v0x555555904e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x555555904ae0_0;
    %assign/vec4 v0x5555559049b0_0, 0;
T_101.0 ;
    %load/vec4 v0x555555904e20_0;
    %assign/vec4 v0x555555904d60_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555555904230;
T_102 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555904f80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555904ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555904f80_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555555905f70;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555906980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555906a20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555906c40_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559066d0_0, 0, 8;
    %end;
    .thread T_103;
    .scope S_0x555555905f70;
T_104 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555906980_0;
    %load/vec4 v0x555555906ae0_0;
    %xor;
    %assign/vec4 v0x555555906980_0, 0;
    %load/vec4 v0x555555906ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x5555559067e0_0;
    %assign/vec4 v0x5555559066d0_0, 0;
T_104.0 ;
    %load/vec4 v0x555555906ae0_0;
    %assign/vec4 v0x555555906a20_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555555905f70;
T_105 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x555555906c40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555906980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555906c40_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555555903a30;
T_106 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555559098d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590a0d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555908d30_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555909ff0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590a470_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555908ed0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555909f10_0, 0, 9;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555909350_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555559090f0_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55555590b410_0, 0, 12;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555590b1a0_0, 0, 9;
    %end;
    .thread T_106;
    .scope S_0x555555903a30;
T_107 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x5555559098d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555909730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555909670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555559098d0_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555555903a30;
T_108 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a0d0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
    %jmp T_108.6;
T_108.0 ;
    %load/vec4 v0x5555559097f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %jmp T_108.11;
T_108.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
    %jmp T_108.11;
T_108.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
    %jmp T_108.11;
T_108.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
    %jmp T_108.11;
T_108.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
    %jmp T_108.11;
T_108.11 ;
    %pop/vec4 1;
    %jmp T_108.6;
T_108.1 ;
    %load/vec4 v0x5555559097f0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_108.12, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
T_108.12 ;
    %jmp T_108.6;
T_108.2 ;
    %load/vec4 v0x5555559097f0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_108.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
T_108.14 ;
    %jmp T_108.6;
T_108.3 ;
    %load/vec4 v0x5555559097f0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_108.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
T_108.16 ;
    %jmp T_108.6;
T_108.4 ;
    %load/vec4 v0x5555559097f0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_108.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555590a0d0_0, 0;
T_108.18 ;
    %jmp T_108.6;
T_108.6 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555555903a30;
T_109 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a0d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555908d30_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555555908d30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555555908d30_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555555903a30;
T_110 ;
    %wait E_0x5555559041d0;
    %load/vec4 v0x55555590a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x55555590a470_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x555555909ff0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555590a270_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x55555590a470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.7, 9;
    %load/vec4 v0x555555909ff0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555590a270_0, 0;
    %jmp T_110.6;
T_110.5 ;
    %load/vec4 v0x55555590a470_0;
    %assign/vec4 v0x55555590a270_0, 0;
T_110.6 ;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55555590a470_0;
    %assign/vec4 v0x55555590a270_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x555555903a30;
T_111 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x555555909ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555590a470_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x55555590a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x555555909ff0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55555590a0d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555909ff0_0, 0;
T_111.2 ;
T_111.1 ;
    %load/vec4 v0x55555590a270_0;
    %assign/vec4 v0x55555590a470_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555555903a30;
T_112 ;
    %wait E_0x555555904170;
    %load/vec4 v0x555555909ff0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559095b0_0, 0;
    %jmp T_112.5;
T_112.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559095b0_0, 0;
    %jmp T_112.5;
T_112.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559095b0_0, 0;
    %jmp T_112.5;
T_112.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559095b0_0, 0;
    %jmp T_112.5;
T_112.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559095b0_0, 0;
    %jmp T_112.5;
T_112.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55555590a470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.8, 9;
    %load/vec4 v0x55555590a1b0_0;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x555555909ff0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
    %jmp T_112.14;
T_112.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
    %jmp T_112.14;
T_112.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
    %jmp T_112.14;
T_112.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
    %jmp T_112.14;
T_112.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
    %jmp T_112.14;
T_112.14 ;
    %pop/vec4 1;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555909a70_0, 0;
T_112.7 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555555903a30;
T_113 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590aff0_0;
    %flag_set/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v0x55555590a330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_113.2;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555908ed0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555555909a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.3, 8;
    %load/vec4 v0x555555908ed0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x5555559095b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555908ed0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555555903a30;
T_114 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555909f10_0, 0;
T_114.0 ;
    %load/vec4 v0x5555559099b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v0x55555590a6e0_0;
    %nor/r;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x5555559095b0_0;
    %load/vec4 v0x555555909f10_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555909f10_0, 0;
T_114.2 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555555903a30;
T_115 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555555909350_0, 0;
T_115.0 ;
    %load/vec4 v0x5555559099b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x55555590a6e0_0;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x555555909350_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555909350_0, 4, 5;
    %load/vec4 v0x555555909350_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555909350_0, 4, 5;
    %load/vec4 v0x555555909350_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555909430_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555909350_0, 4, 5;
    %load/vec4 v0x555555909350_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555909350_0, 4, 5;
    %load/vec4 v0x555555909430_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555909350_0, 4, 5;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555555903a30;
T_116 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x5555559090f0_0, 0;
T_116.0 ;
    %load/vec4 v0x5555559099b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.4, 9;
    %load/vec4 v0x55555590a6e0_0;
    %and;
T_116.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555559091d0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555559091d0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559090f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
    %load/vec4 v0x5555559091d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559090f0_0, 4, 5;
T_116.2 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555555903a30;
T_117 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x55555590b410_0, 0;
T_117.0 ;
    %load/vec4 v0x5555559099b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_117.6, 11;
    %load/vec4 v0x55555590a6e0_0;
    %and;
T_117.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.5, 10;
    %load/vec4 v0x55555590ae90_0;
    %and;
T_117.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.4, 9;
    %load/vec4 v0x55555590b4d0_0;
    %nor/r;
    %and;
T_117.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x5555559095b0_0;
    %load/vec4 v0x55555590b410_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590b410_0, 0;
T_117.2 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555555903a30;
T_118 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590b4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x55555590ae90_0;
    %and;
T_118.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x55555590b410_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x555555908c50_0, 0;
    %load/vec4 v0x55555590b410_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x555555909c40_0, 0;
    %load/vec4 v0x55555590b410_0;
    %parti/s 11, 1, 2;
    %assign/vec4 v0x555555909e30_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555555903a30;
T_119 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590a3d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.2, 8;
    %load/vec4 v0x55555590b280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.2;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x55555590b1a0_0, 0;
T_119.0 ;
    %load/vec4 v0x5555559099b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.6, 10;
    %load/vec4 v0x55555590a6e0_0;
    %and;
T_119.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.5, 9;
    %load/vec4 v0x55555590ad10_0;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v0x5555559095b0_0;
    %load/vec4 v0x55555590b1a0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590b1a0_0, 0;
T_119.3 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55555590cf00;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590d960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590da20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590dc60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555590d690_0, 0, 4;
    %end;
    .thread T_120;
    .scope S_0x55555590cf00;
T_121 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555590d960_0;
    %load/vec4 v0x55555590dae0_0;
    %xor;
    %assign/vec4 v0x55555590d960_0, 0;
    %load/vec4 v0x55555590dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x55555590d7a0_0;
    %assign/vec4 v0x55555590d690_0, 0;
T_121.0 ;
    %load/vec4 v0x55555590dae0_0;
    %assign/vec4 v0x55555590da20_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55555590cf00;
T_122 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590dc60_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555590d960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590dc60_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x55555590de40;
T_123 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590e0e0_0, 0, 3;
    %end;
    .thread T_123;
    .scope S_0x55555590de40;
T_124 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590e0e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555590e1c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590e0e0_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x55555590e3c0;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590ef20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590f140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590eb90_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x55555590e3c0;
T_126 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590ee60_0;
    %load/vec4 v0x55555590efe0_0;
    %xor;
    %assign/vec4 v0x55555590ee60_0, 0;
    %load/vec4 v0x55555590efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x55555590eca0_0;
    %assign/vec4 v0x55555590eb90_0, 0;
T_126.0 ;
    %load/vec4 v0x55555590efe0_0;
    %assign/vec4 v0x55555590ef20_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55555590e3c0;
T_127 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555590f140_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555590ee60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590f140_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55555590bfb0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590c9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590ca70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590cd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590c730_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x55555590bfb0;
T_129 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590c9b0_0;
    %load/vec4 v0x55555590cbc0_0;
    %xor;
    %assign/vec4 v0x55555590c9b0_0, 0;
    %load/vec4 v0x55555590cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x55555590c7f0_0;
    %assign/vec4 v0x55555590c730_0, 0;
T_129.0 ;
    %load/vec4 v0x55555590cbc0_0;
    %assign/vec4 v0x55555590ca70_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55555590bfb0;
T_130 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555590cd20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555590c9b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555590cd20_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x55555590b890;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555910680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559104e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555910420_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555910340_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555910740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555910e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590fee0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555590f770_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555590f930_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590fbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590fca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555590fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555910280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555910cf0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555559100e0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555559105a0_0, 0, 3;
    %end;
    .thread T_131;
    .scope S_0x55555590b890;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559113e0_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x55555590b890;
T_133 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x55555590fb40_0;
    %assign/vec4 v0x55555590fbe0_0, 0;
    %load/vec4 v0x55555590fbe0_0;
    %assign/vec4 v0x55555590fca0_0, 0;
    %load/vec4 v0x55555590fca0_0;
    %assign/vec4 v0x55555590fd60_0, 0;
    %load/vec4 v0x55555590fd60_0;
    %assign/vec4 v0x55555590fe20_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55555590b890;
T_134 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555910cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %jmp T_134.6;
T_134.0 ;
    %load/vec4 v0x555555910c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
T_134.7 ;
    %jmp T_134.6;
T_134.1 ;
    %load/vec4 v0x55555590fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.9, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555555910340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
T_134.9 ;
    %jmp T_134.6;
T_134.2 ;
    %load/vec4 v0x55555590fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.11, 8;
    %load/vec4 v0x555555910910_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_134.13, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %jmp T_134.14;
T_134.13 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
T_134.14 ;
    %load/vec4 v0x555555910910_0;
    %inv;
    %load/vec4 v0x555555910910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555910340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
T_134.11 ;
    %jmp T_134.6;
T_134.3 ;
    %load/vec4 v0x55555590fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.15, 8;
    %load/vec4 v0x5555559112a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555910280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559113e0_0, 0;
    %load/vec4 v0x555555911110_0;
    %assign/vec4 v0x555555910340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
    %jmp T_134.18;
T_134.17 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555910280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559113e0_0, 0;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555910340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
T_134.18 ;
    %jmp T_134.16;
T_134.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559113e0_0, 0;
T_134.16 ;
    %jmp T_134.6;
T_134.4 ;
    %load/vec4 v0x55555590fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.19, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555910340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
T_134.19 ;
    %jmp T_134.6;
T_134.5 ;
    %load/vec4 v0x55555590fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555910cf0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555910740_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555910e30_0, 0;
T_134.21 ;
    %jmp T_134.6;
T_134.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55555590fa10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.25, 9;
    %load/vec4 v0x55555590fb40_0;
    %nor/r;
    %and;
T_134.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.23, 8;
    %load/vec4 v0x55555590f770_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55555590fee0_0, 0;
    %jmp T_134.24;
T_134.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555590fee0_0, 0;
T_134.24 ;
    %load/vec4 v0x555555910c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555590f770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555590f930_0, 0;
    %jmp T_134.27;
T_134.26 ;
    %load/vec4 v0x55555590fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.28, 8;
    %load/vec4 v0x55555590fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.30, 8;
    %load/vec4 v0x55555590f850_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x55555590f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555910340_0, 4, 5;
    %jmp T_134.31;
T_134.30 ;
    %load/vec4 v0x55555590f770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55555590f770_0, 0;
    %load/vec4 v0x555555910340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555910340_0, 0;
    %load/vec4 v0x555555910740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555910740_0, 0;
    %load/vec4 v0x555555910e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555910e30_0, 0;
    %load/vec4 v0x55555590f850_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x55555590f930_0, 0;
T_134.31 ;
T_134.28 ;
T_134.27 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x55555590b890;
T_135 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555910c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x5555559100e0_0, 0;
T_135.0 ;
    %load/vec4 v0x55555590fa10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_135.6, 11;
    %load/vec4 v0x555555910280_0;
    %and;
T_135.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_135.5, 10;
    %load/vec4 v0x55555590fe20_0;
    %nor/r;
    %and;
T_135.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_135.4, 9;
    %load/vec4 v0x555555910c20_0;
    %nor/r;
    %and;
T_135.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555559101c0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555559101c0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559100e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
    %load/vec4 v0x5555559101c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559100e0_0, 4, 5;
T_135.2 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55555590b890;
T_136 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555910c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559104e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555910420_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555559105a0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x55555590fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x555555910f90_0;
    %assign/vec4 v0x555555910680_0, 0;
    %load/vec4 v0x555555911050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x5555559105a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5555559104e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555910420_0, 0;
    %load/vec4 v0x5555559105a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5555559105a0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0x555555910ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v0x5555559104e0_0;
    %nor/r;
    %assign/vec4 v0x5555559104e0_0, 0;
    %load/vec4 v0x555555910420_0;
    %nor/r;
    %assign/vec4 v0x555555910420_0, 0;
T_136.7 ;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x5555558b62c0;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555591a4b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555591a9e0_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555591a730_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555591bfb0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559192e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555591a370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555591a2d0_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x5555558b62c0;
T_138 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555591a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555591a730_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x55555591a730_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55555591a730_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x5555558b62c0;
T_139 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555591c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55555591bfb0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x55555591a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x55555591bfb0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55555591bfb0_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x5555558b62c0;
T_140 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555591c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x5555559192e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x55555591a4b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_140.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559192e0_0, 0;
    %jmp T_140.5;
T_140.4 ;
    %load/vec4 v0x55555591a4b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55555591a4b0_0, 0;
T_140.5 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x55555591a4b0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_140.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555559192e0_0, 0;
    %jmp T_140.7;
T_140.6 ;
    %load/vec4 v0x55555591a4b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555591a4b0_0, 0;
T_140.7 ;
T_140.3 ;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x5555558b62c0;
T_141 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555591a9e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555591a9e0_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x5555558b62c0;
T_142 ;
    %wait E_0x5555556346b0;
    %load/vec4 v0x55555591b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555591a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555591a2d0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x55555591a370_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555591a370_0, 0;
T_142.1 ;
    %load/vec4 v0x55555591a370_0;
    %cmpi/u 196000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555591a2d0_0, 0;
T_142.2 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555555830a30;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555924e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555925920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555926580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555926170_0, 0, 1;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x5555559256a0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x5555559255e0_0, 0, 8193;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555925cf0_0, 0, 32;
    %end;
    .thread T_143;
    .scope S_0x555555830a30;
T_144 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555924eb0_0, 0;
T_144.0 ;
    %delay 10416, 0;
    %load/vec4 v0x555555924eb0_0;
    %nor/r;
    %assign/vec4 v0x555555924eb0_0, 0;
    %jmp T_144.0;
T_144.1 ;
    %end;
    .thread T_144;
    .scope S_0x555555830a30;
T_145 ;
    %wait E_0x5555559045e0;
    %load/vec4 v0x555555924e10_0;
    %nor/r;
    %assign/vec4 v0x555555924e10_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x555555830a30;
T_146 ;
    %wait E_0x555555634420;
    %load/vec4 v0x555555925b60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_146.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555925cf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_146.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555555925cf0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555925cf0_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555555830a30;
T_147 ;
    %wait E_0x5555556348c0;
    %load/vec4 v0x555555925b60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_147.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555925ec0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555555925dd0_0;
    %load/vec4 v0x5555559256a0_0;
    %load/vec4 v0x555555925ec0_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_147.3, 6;
    %vpi_call 2 142 "$display", "%d ERROR (%m): %s. spi_mosi != mosi_data[spi_mosi_length]", $time, "SPI MOSI data" {0 0 0};
    %vpi_call 2 143 "$display", "    actual:   %x", v0x555555925dd0_0 {0 0 0};
    %vpi_call 2 144 "$display", "    expected: %x", &PV<v0x5555559256a0_0, v0x555555925ec0_0, 1> {0 0 0};
T_147.3 ;
    %load/vec4 v0x555555925ec0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555925ec0_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555555830a30;
T_148 ;
    %pushi/vec4 3405691582, 0, 8065;
    %concati/vec4 0, 0, 128;
    %store/vec4 v0x55555591e0b0_0, 0, 8193;
    %pushi/vec4 2164359682, 0, 8104;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2282260745, 0, 32;
    %concati/vec4 18093334, 0, 25;
    %store/vec4 v0x55555591dfd0_0, 0, 8193;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x55555591ded0_0, 0, 32;
    %fork TD_top_tb.prepare_spi_xfer, S_0x55555591dcf0;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555920e50_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555920f50_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555920c70;
    %join;
    %pushi/vec4 1025, 0, 512;
    %store/vec4 v0x55555591f130_0, 0, 512;
    %pushi/vec4 16, 0, 11;
    %store/vec4 v0x55555591f230_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x55555591ef50;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x55555591c460;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555920e50_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555920f50_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555920c70;
    %join;
    %pushi/vec4 3199925962, 0, 488;
    %concati/vec4 4096, 0, 24;
    %store/vec4 v0x55555591f4f0_0, 0, 512;
    %pushi/vec4 56, 0, 11;
    %store/vec4 v0x55555591f5f0_0, 0, 11;
    %fork TD_top_tb.send_usb_data1, S_0x55555591f310;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x55555591c460;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555591ff50_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555920050_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x55555591fd70;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x55555591d530;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555591ff50_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555920050_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x55555591fd70;
    %join;
    %pushi/vec4 2963841176, 0, 931;
    %concati/vec4 2424864840, 0, 32;
    %concati/vec4 2154848336, 0, 33;
    %concati/vec4 67305985, 0, 28;
    %store/vec4 v0x55555591ccb0_0, 0, 1024;
    %pushi/vec4 128, 0, 11;
    %store/vec4 v0x55555591cdb0_0, 0, 11;
    %fork TD_top_tb.expect_usb_data0, S_0x55555591cad0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x55555591e170;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555591ff50_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555920050_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x55555591fd70;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x55555591d530;
    %join;
    %vpi_call 18 30 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_148;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "../top_tb_header.vh";
    "../../common/tinyfpga_bootloader.v";
    "../../common/usb_serial_ctrl_ep.v";
    "../../common/edge_detect.v";
    "../../common/usb_fs_pe.v";
    "../../common/usb_fs_in_arb.v";
    "../../common/usb_fs_in_pe.v";
    "../../common/usb_fs_out_arb.v";
    "../../common/usb_fs_out_pe.v";
    "../../common/usb_fs_rx.v";
    "../../common/strobe.v";
    "../../common/usb_fs_tx.v";
    "../../common/usb_fs_tx_mux.v";
    "../../common/usb_spi_bridge_ep.v";
    "../vlog_tb_utils/vlog_tap_generator.v";
    "../vlog_tb_utils/vlog_tb_utils.v";
    "test.v";
