Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a2973206297415a89241aaf197cec39 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_singlecycle_processor_behav xil_defaultlib.tb_singlecycle_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab4/Repositorio/lab4-g03-lab4/Microcontrolador/Modulos/modules_Procesador_Mono_Ciclo/top_singlecycle_processor.sv:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.module_main_decoder
Compiling module xil_defaultlib.module_alu_decoder
Compiling module xil_defaultlib.module_controller
Compiling module xil_defaultlib.module_flopr(WIDTH=32)
Compiling module xil_defaultlib.module_adder
Compiling module xil_defaultlib.module_mux2a1(WIDTH=32)
Compiling module xil_defaultlib.module_regfile
Compiling module xil_defaultlib.module_extend
Compiling module xil_defaultlib.module_mux3a1(WIDTH=32)
Compiling module xil_defaultlib.module_alu
Compiling module xil_defaultlib.module_datapath
Compiling module xil_defaultlib.module_single_cycle_processor
Compiling module xil_defaultlib.module_memoria
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.top_singlecycle_processor
Compiling module xil_defaultlib.tb_singlecycle_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_singlecycle_processor_behav
