; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_abs_add_div_exp_log_mul_sub_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %9 = shl i32 %8, 7, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 127, !dbg !12
  %12 = or disjoint i32 %9, %11, !dbg !13
  %13 = icmp slt i32 %12, 256, !dbg !14
  %14 = sdiv i32 %12, 64, !dbg !15
  %15 = srem i32 %12, 16, !dbg !16
  %16 = srem i32 %12, 4, !dbg !17
  %17 = sext i32 %12 to i64, !dbg !18
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !18
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 %13) #2, !dbg !19
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #2, !dbg !20
  %21 = bitcast i32 %20 to float, !dbg !20
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #2, !dbg !21
  %23 = shl nsw i32 %14, 4, !dbg !22
  %24 = add nsw i32 %23, %15, !dbg !23
  %25 = sext i32 %24 to i64, !dbg !24
  %26 = getelementptr float, ptr addrspace(1) %3, i64 %25, !dbg !24
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %13) #2, !dbg !25
  %28 = sext i32 %16 to i64, !dbg !26
  %29 = getelementptr float, ptr addrspace(1) %4, i64 %28, !dbg !26
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %13) #2, !dbg !27
  %31 = fmul float %21, 0x3FF7154760000000, !dbg !28
  %32 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %31) #2, !dbg !28
  %33 = fadd float %32, 1.000000e+00, !dbg !29
  %34 = fcmp olt float %33, 0x3810000000000000, !dbg !30
  %35 = fmul float %33, 0x4160000000000000, !dbg !30
  %.02.i = select i1 %34, float %35, float %33, !dbg !30
  %i.i.0.i = select i1 %34, float -2.300000e+01, float 0.000000e+00, !dbg !30
  %36 = bitcast float %.02.i to i32, !dbg !30
  %37 = add i32 %36, -1059760811, !dbg !30
  %38 = and i32 %37, -8388608, !dbg !30
  %39 = sub i32 %36, %38, !dbg !30
  %40 = bitcast i32 %39 to float, !dbg !30
  %41 = sitofp i32 %38 to float, !dbg !30
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not.i = icmp eq i32 %42, 0, !dbg !30
  %43 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %41, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !30
  %44 = tail call float @llvm.nvvm.fma.rn.f(float %41, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !30
  %.08.i = select i1 %.not.i, float %44, float %43, !dbg !30
  %45 = fadd float %40, -1.000000e+00, !dbg !30
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not1.i = icmp eq i32 %46, 0, !dbg !30
  %47 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %45, float 0x3FC2073EC0000000) #2, !dbg !30
  %48 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %45, float 0x3FC2073EC0000000) #2, !dbg !30
  %.010.i = select i1 %.not1.i, float %48, float %47, !dbg !30
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not2.i = icmp eq i32 %49, 0, !dbg !30
  %50 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %45, float 0xBFBF19B980000000) #2, !dbg !30
  %51 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %45, float 0xBFBF19B980000000) #2, !dbg !30
  %.011.i = select i1 %.not2.i, float %51, float %50, !dbg !30
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not3.i = icmp eq i32 %52, 0, !dbg !30
  %53 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %45, float 0x3FC1E52AA0000000) #2, !dbg !30
  %54 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %45, float 0x3FC1E52AA0000000) #2, !dbg !30
  %.012.i = select i1 %.not3.i, float %54, float %53, !dbg !30
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not4.i = icmp eq i32 %55, 0, !dbg !30
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %45, float 0xBFC55B1720000000) #2, !dbg !30
  %57 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %45, float 0xBFC55B1720000000) #2, !dbg !30
  %.09.i = select i1 %.not4.i, float %57, float %56, !dbg !30
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not5.i = icmp eq i32 %58, 0, !dbg !30
  %59 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %45, float 0x3FC99DA160000000) #2, !dbg !30
  %60 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %45, float 0x3FC99DA160000000) #2, !dbg !30
  %.05.i = select i1 %.not5.i, float %60, float %59, !dbg !30
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not6.i = icmp eq i32 %61, 0, !dbg !30
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %45, float 0xBFCFFFE440000000) #2, !dbg !30
  %63 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %45, float 0xBFCFFFE440000000) #2, !dbg !30
  %.01.i = select i1 %.not6.i, float %63, float %62, !dbg !30
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not7.i = icmp eq i32 %64, 0, !dbg !30
  %65 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %45, float 0x3FD5554F00000000) #2, !dbg !30
  %66 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %45, float 0x3FD5554F00000000) #2, !dbg !30
  %.0.i = select i1 %.not7.i, float %66, float %65, !dbg !30
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not8.i = icmp eq i32 %67, 0, !dbg !30
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %45, float -5.000000e-01) #2, !dbg !30
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %45, float -5.000000e-01) #2, !dbg !30
  %.07.i = select i1 %.not8.i, float %69, float %68, !dbg !30
  %70 = fmul float %45, %.07.i, !dbg !30
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not9.i = icmp eq i32 %71, 0, !dbg !30
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %70, float %45, float %45) #2, !dbg !30
  %73 = tail call float @llvm.nvvm.fma.rn.f(float %70, float %45, float %45) #2, !dbg !30
  %.06.i = select i1 %.not9.i, float %73, float %72, !dbg !30
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not10.i = icmp eq i32 %74, 0, !dbg !30
  %75 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !30
  %76 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !30
  %.04.i = select i1 %.not10.i, float %76, float %75, !dbg !30
  %77 = icmp ugt i32 %36, 2139095039, !dbg !30
  br i1 %77, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !30

__nv_fmaf_rn.exit.i.i:                            ; preds = %7
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !30
  %.not11.i = icmp eq i32 %78, 0, !dbg !30
  %79 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !30
  %80 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !30
  %.03.i = select i1 %.not11.i, float %80, float %79, !dbg !30
  br label %__nv_logf.exit, !dbg !30

__nv_logf.exit:                                   ; preds = %7, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %7 ], !dbg !30
  %81 = bitcast i32 %30 to float, !dbg !27
  %82 = bitcast i32 %27 to float, !dbg !25
  %83 = bitcast i32 %22 to float, !dbg !21
  %84 = bitcast i32 %19 to float, !dbg !19
  %85 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !30
  %r.i.1.i = select i1 %85, float 0xFFF0000000000000, float %r.i.0.i, !dbg !30
  %86 = tail call float @llvm.fabs.f32(float %83), !dbg !31
  %87 = fsub float %r.i.1.i, %86, !dbg !32
  %88 = fadd float %86, %82, !dbg !33
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %87, float %88) #2, !dbg !34
  %90 = fsub float %84, %81, !dbg !35
  %91 = fmul float %90, %89, !dbg !36
  %92 = fadd float %91, %84, !dbg !37
  %93 = getelementptr float, ptr addrspace(1) %5, i64 %17, !dbg !38
  %94 = bitcast float %92 to i32, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %94, ptr addrspace(1) %93, i1 %13) #2, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ck54mogighltmkrknqfrmp2oy7mcxx7wd3psruo6rhae64lupuzq.py", directory: "inductor_cache/k5")
!4 = !{ptr @triton_poi_fused_abs_add_div_exp_log_mul_sub_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_abs_add_div_exp_log_mul_sub_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_abs_add_div_exp_log_mul_sub_1", linkageName: "triton_poi_fused_abs_add_div_exp_log_mul_sub_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 30, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 31, column: 19, scope: !7)
!22 = !DILocation(line: 33, column: 39, scope: !7)
!23 = !DILocation(line: 33, column: 36, scope: !7)
!24 = !DILocation(line: 33, column: 31, scope: !7)
!25 = !DILocation(line: 33, column: 44, scope: !7)
!26 = !DILocation(line: 34, column: 31, scope: !7)
!27 = !DILocation(line: 34, column: 36, scope: !7)
!28 = !DILocation(line: 35, column: 23, scope: !7)
!29 = !DILocation(line: 37, column: 18, scope: !7)
!30 = !DILocation(line: 38, column: 23, scope: !7)
!31 = !DILocation(line: 39, column: 23, scope: !7)
!32 = !DILocation(line: 40, column: 19, scope: !7)
!33 = !DILocation(line: 41, column: 19, scope: !7)
!34 = !DILocation(line: 42, column: 20, scope: !7)
!35 = !DILocation(line: 43, column: 19, scope: !7)
!36 = !DILocation(line: 44, column: 20, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 25, scope: !7)
!39 = !DILocation(line: 46, column: 37, scope: !7)
!40 = !DILocation(line: 46, column: 4, scope: !7)
