# LAB 06-display_driver


### Link to GitHub repository
[GitHub repository](https://github.com/amwellius/Digital-electronics-1)


## Part 1: Preparation tasks

### Timing diagram figure for displaying value `3.142`
#### Code JavaScript
 ```js
 {
  signal:
  [
    ['Digit position',
      {name: 'Common anode: AN(3)', wave: 'xx01..01..01'},
      {name: 'AN(2)', wave: 'xx101..01..0'},
      {name: 'AN(1)', wave: 'xx1.01..01..'},
      {name: 'AN(0)', wave: 'xx1..01..01.'},
    ],
    ['Seven-segment data',
      {name: '4-digit value to display', wave: 'xx3333555599', data: ['3','1','4','2','3','1','4','2','3','1']},
      {name: 'Cathod A: CA', wave: 'xx01.0.1.0.1'},
      {name: 'CB', wave: 'xx0.........'},
      {name: 'CC', wave: 'xx0..10..10.'},
      {name: 'CD', wave: 'xx01.0.1.0.1'},
      {name: 'CE', wave: 'xx1..01..01.'},
      {name: 'CF', wave: 'xx1.01..01..'},
      {name: 'CG', wave: 'xx010..10..1'},
    ],
    {name: 'Decimal point: DP', wave: 'xx01..01..01'},
  ],
  head:
  {
    text: '                    4ms   4ms   4ms   4ms   4ms   4ms   4ms   4ms   4ms   4ms',
  },
}
 ```
   
#### Signals: <br/>
![ScreenShot](images/1_1.png)
#### Used Schema: <br/>
![ScreenShot](images/1_2.png)

## Part 2: Display driver
### Listing of VHDL code of the process `p_mux` with syntax highlighting
### VHDL CODE 
```vhdl
  p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
        case s_cnt is
            when "11" =>
                s_hex <= data3_i;
                dp_o  <= dp_i(3);
                dig_o <= "0111";

            when "10" =>
                s_hex <= data2_i;
                dp_o  <= dp_i(2);
                dig_o <= "1011";

            when "01" =>
                s_hex <= data1_i;
                dp_o  <= dp_i(1);
                dig_o <= "1101";

            when others =>
                s_hex <= data0_i;
                dp_o  <= dp_i(0);
                dig_o <= "1110";
        end case;
        
    end process p_mux;

end architecture Behavioral;
```

### Listing of VHDL testbench file `tb_driver_7seg_4digits` with syntax highlighting and asserts
### VHDL CODE
```vhdl
  
```

### Screenshot with simulated time waveforms; always display all inputs and outputs
![ScreenShot](images/2_1.PNG)  
![ScreenShot](images/2_2.PNG) 

### Listing of VHDL architecture of the top layer
```vhdl
  library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
    
    Port ( 
     CLK100MHZ :    in STD_LOGIC;
     BTNC :         in STD_LOGIC;
     SW :           in STD_LOGIC_VECTOR (16 - 1 downto 0);
     CA :           out STD_LOGIC;
     CB :           out STD_LOGIC;
     CC :           out STD_LOGIC;
     CD :           out STD_LOGIC;
     CE :           out STD_LOGIC;
     CF :           out STD_LOGIC;
     CG :           out STD_LOGIC;
     DP :           out STD_LOGIC;
     AN :           out STD_LOGIC_VECTOR (8 - 1  downto 0)
     
     );
     
end top;

------------------------------------------------------------------------
-- Architecture body for top level
------------------------------------------------------------------------
architecture Behavioral of top is
    -- No internal signals
begin

    --------------------------------------------------------------------
    -- Instance (copy) of driver_7seg_4digits entity
    driver_seg_4 : entity work.driver_7seg_4digits
        port map(
            clk        => CLK100MHZ,
            reset      => BTNC,
            data0_i(3) => SW(3),
            data0_i(2) => SW(2),
            data0_i(1) => SW(1),
            data0_i(0) => SW(0),
            --- WRITE YOUR CODE HERE
            
            data1_i(3)  => SW(7),
            data1_i(2)  => SW(6),
            data1_i(1)  => SW(5),
            data1_i(0)  => SW(4),
            
            data2_i(3)  => SW(11),
            data2_i(2)  => SW(10),
            data2_i(1)  => SW(9),
            data2_i(0)  => SW(8),
            
            data3_i(3)  => SW(15),
            data3_i(2)  => SW(14),
            data3_i(1)  => SW(13),
            data3_i(0)  => SW(12),
            
           dig_o   => AN(4 - 1 downto 0),
            
            seg_o(6)    => CA,
            seg_o(5)    => CB,
            seg_o(4)    => CC,
            seg_o(3)    => CD,
            seg_o(2)    => CE,
            seg_o(1)    => CF,
            seg_o(0)    => CG,
           
            dp_i => "0111",
        --- WRITE YOUR CODE HERE
            dp_o        => DP

        );

    -- Disconnect the top four digits of the 7-segment display
    AN(7 downto 4) <= b"1111";

end architecture Behavioral;
```

## Part 3: Eight-digit driver
### Image of the driver schematic. The image can be drawn on a computer or by hand

### MAP using RTL Analysis in VIVADO
![ScreenShot](images/3_1.PNG)




