
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1;
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "layer_5_2_5_9";
layer_5_2_5_9
set SRC_FILE "layer_5_2_5_9.sv";
layer_5_2_5_9.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./layer_5_2_5_9.sv
Compiling source file ./layer_5_2_5_9.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./layer_5_2_5_9.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:82: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:83: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:84: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:85: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'layer_5_2_5_9'.
Information: Building the design 'memory' instantiated from design 'layer_5_2_5_9' with
	the parameters "9,2,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH9_SIZE2_LOGSIZE2 line 99 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_W_rom_0'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:452: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 450 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           451            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_W_rom_0 line 450 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 510 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           511            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_B_rom_0 line 510 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_W_rom_1'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:464: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 462 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           463            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_W_rom_1 line 462 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_B_rom_1'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:523: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 521 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           522            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_B_rom_1 line 521 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_W_rom_2'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:476: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:477: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 474 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           475            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_W_rom_2 line 474 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 532 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           533            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_B_rom_2 line 532 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_W_rom_3'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:488: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:489: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 486 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           487            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_W_rom_3 line 486 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 543 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           544            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_B_rom_3 line 543 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_W_rom_4'. (HDL-193)

Statistics for case statements in always block at line 498 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           499            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_W_rom_4 line 498 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_5_9_B_rom_4'. (HDL-193)
Warning:  ./layer_5_2_5_9.sv:556: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 554 in file
	'./layer_5_2_5_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           555            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_5_9_B_rom_4 line 554 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath' instantiated from design 'layer_5_2_5_9' with
	the parameters "5,2,9,5". (HDL-193)
Warning:  ./layer_5_2_5_9.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:157: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine datapath_M5_N2_T9_P5 line 122 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datapath_M5_N2_T9_P5 line 132 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datapath_M5_N2_T9_P5 line 144 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datapath_M5_N2_T9_P5 line 149 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ctrlpath' instantiated from design 'layer_5_2_5_9' with
	the parameters "5,2,9,5". (HDL-193)
Warning:  ./layer_5_2_5_9.sv:216: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:295: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:303: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:311: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:319: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:327: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:350: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:393: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:400: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_5_9.sv:417: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 204 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 213 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 224 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 236 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 247 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 258 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 269 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 280 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 292 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 300 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 308 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 316 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 324 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 332 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 338 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 343 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 347 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrlpath_M5_N2_T9_P5 line 355 in file
		'./layer_5_2_5_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ctrlpath_M5_N2_T9_P5'
Information: Added key list 'DesignWare' to design 'ctrlpath_M5_N2_T9_P5'. (DDB-72)
Information: The register 'addr_w2_4_reg[2]' will be removed. (OPT-1207)
Information: The register 'addr_w2_3_reg[2]' will be removed. (OPT-1207)
Information: The register 'addr_w2_2_reg[2]' will be removed. (OPT-1207)
Information: The register 'addr_w2_1_reg[2]' will be removed. (OPT-1207)
Information: The register 'addr_w2_0_reg[2]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[0]' will be removed. (OPT-1207)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'datapath_M5_N2_T9_P5_0'
  Processing 'layer_5_2_5_9_B_rom_4'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_W_rom_4'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_B_rom_3'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_W_rom_3'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_B_rom_2'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_W_rom_2'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_B_rom_1'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_W_rom_1'
  Processing 'layer_5_2_5_9_B_rom_0'
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer_5_2_5_9_W_rom_0'
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH9_SIZE2_LOGSIZE2'
  Processing 'layer_5_2_5_9'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'datapath_M5_N2_T9_P5_1_DW_cmp_0'
  Processing 'datapath_M5_N2_T9_P5_1_DW01_add_0'
  Mapping 'datapath_M5_N2_T9_P5_2_DW_cmp_0'
  Processing 'datapath_M5_N2_T9_P5_2_DW01_add_0'
  Mapping 'datapath_M5_N2_T9_P5_3_DW_cmp_0'
  Processing 'datapath_M5_N2_T9_P5_3_DW01_add_0'
  Mapping 'datapath_M5_N2_T9_P5_4_DW_cmp_0'
  Processing 'datapath_M5_N2_T9_P5_4_DW01_add_0'
  Mapping 'datapath_M5_N2_T9_P5_0_DW_cmp_0'
  Processing 'datapath_M5_N2_T9_P5_0_DW01_add_0'
  Mapping 'datapath_M5_N2_T9_P5_4_DW_mult_tc_0'
  Mapping 'datapath_M5_N2_T9_P5_3_DW_mult_tc_0'
  Mapping 'datapath_M5_N2_T9_P5_2_DW_mult_tc_0'
  Mapping 'datapath_M5_N2_T9_P5_1_DW_mult_tc_0'
  Mapping 'datapath_M5_N2_T9_P5_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'datapath_M5_N2_T9_P5_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_M5_N2_T9_P5_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_M5_N2_T9_P5_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_M5_N2_T9_P5_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_M5_N2_T9_P5_0'. (DDB-72)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    3184.6      0.50       7.1      12.1                          
    0:00:02    3182.7      0.50       7.3      12.1                          
    0:00:02    3182.7      0.50       7.3      12.1                          
    0:00:02    3183.2      0.50       7.2      12.1                          
    0:00:02    3183.2      0.50       7.2      12.1                          
    0:00:02    2742.7      0.50       6.4       0.0                          
    0:00:02    2747.0      0.49       6.3       0.0                          
    0:00:02    2750.7      0.49       6.2       0.0                          
    0:00:02    2749.9      0.49       6.2       0.0                          
    0:00:02    2754.4      0.48       6.1       0.0                          
    0:00:02    2765.9      0.48       5.9       0.0                          
    0:00:02    2776.5      0.48       5.8       0.0                          
    0:00:02    2778.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:02    2782.6      0.48       5.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    2782.6      0.48       5.8       0.0                          
    0:00:03    2784.2      0.44       5.6       0.0 d_1/f_reg[8]/D           
    0:00:03    2786.3      0.43       5.5       0.0 d_0/f_reg[8]/D           
    0:00:03    2793.3      0.41       5.8       0.0 d_3/f_reg[8]/D           
    0:00:03    2797.0      0.37       5.4       0.0 d_2/f_reg[8]/D           
    0:00:03    2804.7      0.35       5.3       0.0 d_1/f_reg[8]/D           
    0:00:03    2815.6      0.34       5.0       0.0 d_3/f_reg[8]/D           
    0:00:03    2826.2      0.33       5.0       0.0 d_4/f_reg[8]/D           
    0:00:03    2835.6      0.33       4.9       0.0 d_3/f_reg[8]/D           
    0:00:03    2841.9      0.32       4.8       0.0 d_1/f_reg[8]/D           
    0:00:03    2847.8      0.31       4.7       0.0 d_4/f_reg[8]/D           
    0:00:03    2849.1      0.31       4.7       0.0 d_1/f_reg[8]/D           
    0:00:03    2850.2      0.31       4.7       0.0 d_2/f_reg[8]/D           
    0:00:03    2853.4      0.30       4.8       0.0 d_0/f_reg[8]/D           
    0:00:03    2863.2      0.30       4.8       0.0 d_0/f_reg[8]/D           
    0:00:03    2871.5      0.30       4.7       0.0 d_0/f_reg[8]/D           
    0:00:03    2880.5      0.30       4.7       0.0 d_2/f_reg[8]/D           
    0:00:03    2885.3      0.29       4.6       0.0 d_0/f_reg[8]/D           
    0:00:03    2886.6      0.29       4.6       0.0 d_2/f_reg[8]/D           
    0:00:03    2883.2      0.29       4.6       0.0 d_0/f_reg[8]/D           
    0:00:03    2884.0      0.28       4.5       0.0 d_1/f_reg[8]/D           
    0:00:03    2897.8      0.28       4.4       0.0 d_2/f_reg[8]/D           
    0:00:03    2900.2      0.28       4.4       0.0 d_2/f_reg[8]/D           
    0:00:04    2901.0      0.28       4.4       0.0 d_4/f_reg[8]/D           
    0:00:04    2903.1      0.28       4.4       0.0 d_3/f_reg[8]/D           
    0:00:04    2910.6      0.28       4.3       0.0 d_3/f_reg[8]/D           
    0:00:04    2910.8      0.27       4.2       0.0 d_3/f_reg[8]/D           
    0:00:04    2911.9      0.27       4.2       0.0 d_1/f_reg[8]/D           
    0:00:04    2916.2      0.27       4.2       0.0 d_2/f_reg[8]/D           
    0:00:04    2917.0      0.27       4.2       0.0 d_3/f_reg[8]/D           
    0:00:04    2917.8      0.27       4.2       0.0 d_1/f_reg[8]/D           
    0:00:04    2920.4      0.27       4.2       0.0 d_3/f_reg[8]/D           
    0:00:04    2923.1      0.27       4.2       0.0 d_2/f_reg[8]/D           
    0:00:04    2928.1      0.26       4.1       0.0 d_3/f_reg[8]/D           
    0:00:04    2934.8      0.26       4.1       0.0                          
    0:00:05    2918.0      0.26       4.1       0.0                          
    0:00:05    2906.3      0.26       4.1       0.0                          
    0:00:05    2914.8      0.26       4.0       0.0 d_4/f_reg[8]/D           
    0:00:05    2917.0      0.26       4.0       0.0 d_4/f_reg[8]/D           
    0:00:05    2922.0      0.25       4.0       0.0 d_3/f_reg[8]/D           
    0:00:05    2927.6      0.25       4.0       0.0 d_3/f_reg[8]/D           
    0:00:05    2931.3      0.25       3.9       0.0 d_4/f_reg[8]/D           
    0:00:05    2935.3      0.25       3.9       0.0 d_3/f_reg[8]/D           
    0:00:05    2936.6      0.25       3.9       0.0 d_4/f_reg[8]/D           
    0:00:05    2937.4      0.24       3.9       0.0 d_3/f_reg[8]/D           
    0:00:05    2938.2      0.24       3.9       0.0                          
    0:00:05    2941.7      0.24       3.9       0.0                          
    0:00:05    2943.6      0.24       3.8       0.0                          
    0:00:06    2944.1      0.24       3.8       0.0                          
    0:00:06    2946.5      0.24       3.8       0.0                          
    0:00:06    2951.3      0.24       3.8       0.0                          
    0:00:06    2954.5      0.24       3.7       0.0                          
    0:00:06    2955.0      0.24       3.7       0.0                          
    0:00:06    2957.9      0.24       3.7       0.0                          
    0:00:06    2958.5      0.24       3.7       0.0                          
    0:00:06    2957.7      0.24       3.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    2957.7      0.24       3.7       0.0                          
    0:00:06    2957.7      0.24       3.7       0.0                          
    0:00:06    2948.3      0.24       3.7       0.0                          
    0:00:06    2946.7      0.25       3.9       0.0                          
    0:00:06    2946.7      0.25       3.9       0.0                          
    0:00:06    2946.7      0.25       3.9       0.0                          
    0:00:06    2946.7      0.25       3.9       0.0                          
    0:00:06    2947.5      0.24       3.8       0.0                          
    0:00:06    2949.1      0.24       3.7       0.0                          
    0:00:06    2950.2      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2947.5      0.24       3.7       0.0                          
    0:00:06    2948.3      0.24       3.7       0.0 d_3/f_reg[8]/D           
    0:00:06    2940.9      0.24       3.7       0.0                          
    0:00:06    2935.8      0.24       3.6       0.0                          
    0:00:06    2935.8      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2935.3      0.24       3.6       0.0                          
    0:00:06    2936.6      0.24       3.6       0.0 d_3/f_reg[8]/D           
    0:00:07    2936.4      0.24       3.6       0.0                          
    0:00:07    2939.0      0.24       3.5       0.0                          
    0:00:07    2939.3      0.24       3.5       0.0                          
    0:00:07    2938.2      0.24       3.5       0.0                          
    0:00:07    2937.4      0.24       3.5       0.0                          
    0:00:07    2938.2      0.24       3.5       0.0                          
    0:00:07    2937.2      0.24       3.5       0.0                          
    0:00:07    2937.2      0.24       3.5       0.0                          
    0:00:07    2938.0      0.24       3.4       0.0                          
    0:00:07    2939.3      0.24       3.4       0.0 d_3/f_reg[8]/D           
    0:00:07    2940.1      0.24       3.4       0.0 d_4/f_reg[8]/D           
    0:00:07    2940.9      0.23       3.5       0.0 d_3/f_reg[8]/D           
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area
 
****************************************
Report : area
Design : layer_5_2_5_9
Version: J-2014.09-SP5-2
Date   : Wed Dec  7 18:14:38 2016
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           24
Number of nets:                           220
Number of cells:                           55
Number of combinational cells:             38
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          6
Number of references:                      25

Combinational area:               1916.795999
Buf/Inv area:                      181.678000
Noncombinational area:            1024.099965
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  2940.895964
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : layer_5_2_5_9
Version: J-2014.09-SP5-2
Date   : Wed Dec  7 18:14:38 2016
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
layer_5_2_5_9          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.6661 mW   (79%)
  Net Switching Power  = 452.1119 uW   (21%)
                         ---------
Total Dynamic Power    =   2.1183 mW  (100%)

Cell Leakage Power     =  60.5965 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2972e+03          100.1465        1.7734e+04        1.4151e+03  (  64.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    368.9731          351.9660        4.2863e+04          763.8011  (  35.06%)
--------------------------------------------------------------------------------------------------
Total          1.6661e+03 uW       452.1125 uW     6.0597e+04 nW     2.1789e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : layer_5_2_5_9
Version: J-2014.09-SP5-2
Date   : Wed Dec  7 18:14:38 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mem_x/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: d_4/f_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  layer_5_2_5_9      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_x/data_out_reg[4]/CK (SDFF_X1)                      0.00       0.00 r
  mem_x/data_out_reg[4]/Q (SDFF_X1)                       0.10       0.10 r
  mem_x/data_out[4] (memory_WIDTH9_SIZE2_LOGSIZE2)        0.00       0.10 r
  d_4/data_out_x[4] (datapath_M5_N2_T9_P5_1)              0.00       0.10 r
  d_4/mult_140/a[4] (datapath_M5_N2_T9_P5_1_DW_mult_tc_0)
                                                          0.00       0.10 r
  d_4/mult_140/U196/ZN (INV_X1)                           0.04       0.14 f
  d_4/mult_140/U238/ZN (NOR2_X1)                          0.05       0.19 r
  d_4/mult_140/U37/S (HA_X1)                              0.08       0.27 r
  d_4/mult_140/U35/S (FA_X1)                              0.11       0.38 f
  d_4/mult_140/U34/S (FA_X1)                              0.12       0.50 f
  d_4/mult_140/U152/ZN (NAND2_X1)                         0.04       0.54 r
  d_4/mult_140/U145/ZN (NAND3_X1)                         0.04       0.58 f
  d_4/mult_140/U168/ZN (NAND2_X1)                         0.03       0.61 r
  d_4/mult_140/U135/ZN (NAND3_X1)                         0.04       0.65 f
  d_4/mult_140/U160/ZN (NAND2_X1)                         0.03       0.68 r
  d_4/mult_140/U163/ZN (NAND3_X1)                         0.03       0.72 f
  d_4/mult_140/U203/ZN (XNOR2_X1)                         0.06       0.77 f
  d_4/mult_140/U198/ZN (XNOR2_X1)                         0.05       0.82 r
  d_4/mult_140/U195/ZN (XNOR2_X1)                         0.06       0.88 r
  d_4/mult_140/U194/ZN (XNOR2_X1)                         0.06       0.94 r
  d_4/mult_140/U197/ZN (XNOR2_X1)                         0.06       1.00 r
  d_4/mult_140/product[8] (datapath_M5_N2_T9_P5_1_DW_mult_tc_0)
                                                          0.00       1.00 r
  d_4/U73/ZN (INV_X1)                                     0.02       1.02 f
  d_4/U72/ZN (OAI22_X1)                                   0.05       1.08 r
  d_4/add_141/A[8] (datapath_M5_N2_T9_P5_1_DW01_add_0)
                                                          0.00       1.08 r
  d_4/add_141/U21/ZN (XNOR2_X1)                           0.06       1.14 r
  d_4/add_141/SUM[8] (datapath_M5_N2_T9_P5_1_DW01_add_0)
                                                          0.00       1.14 r
  d_4/U70/ZN (NAND2_X1)                                   0.03       1.17 f
  d_4/U67/ZN (NAND2_X1)                                   0.03       1.19 r
  d_4/f_reg[8]/D (DFF_X2)                                 0.01       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  d_4/f_reg[8]/CK (DFF_X2)                                0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/zli/ese507work/proj3/part2/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 9 nets to module datapath_M5_N2_T9_P5_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 9 nets to module datapath_M5_N2_T9_P5_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 9 nets to module datapath_M5_N2_T9_P5_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 9 nets to module datapath_M5_N2_T9_P5_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 9 nets to module datapath_M5_N2_T9_P5_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 21 nets to module layer_5_2_5_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
