

================================================================
== Vivado HLS Report for 'Padding_1'
================================================================
* Date:           Fri May 24 00:15:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2533|  2533|  2533|  2533|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2532|  2532|       422|          -|          -|     6|    no    |
        | + Loop 1.1      |   420|   420|        30|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    28|    28|         2|          -|          -|    14|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    189|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     168|    303|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |idx_4_fu_282_p2             |     +    |      0|  0|  13|          11|           1|
    |idx_5_fu_187_p2             |     +    |      0|  0|  13|          11|           8|
    |indvars_iv_next3_fu_288_p2  |     +    |      0|  0|  13|          11|           4|
    |indvars_iv_next_fu_241_p2   |     +    |      0|  0|  13|          11|           8|
    |next_mul_fu_169_p2          |     +    |      0|  0|  13|          11|           8|
    |tmp_105_fu_272_p2           |     +    |      0|  0|  12|          12|          12|
    |tmp_52_fu_235_p2            |     +    |      0|  0|  13|          11|           4|
    |tmp_fu_263_p2               |     +    |      0|  0|  15|           9|           9|
    |x_1_fu_257_p2               |     +    |      0|  0|  13|           4|           1|
    |y_1_fu_199_p2               |     +    |      0|  0|  13|           4|           1|
    |z_1_fu_181_p2               |     +    |      0|  0|  12|           3|           1|
    |tmp_s_fu_229_p2             |     -    |      0|  0|  15|           9|           9|
    |exitcond4_fu_193_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond5_fu_175_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_251_p2          |   icmp   |      0|  0|  13|          11|          11|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 189|         125|          83|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  33|          6|    1|          6|
    |idx_1_reg_122        |   9|          2|   11|         22|
    |idx_2_reg_144        |   9|          2|   11|         22|
    |idx_reg_77           |   9|          2|   11|         22|
    |indvars_iv2_reg_111  |   9|          2|   11|         22|
    |indvars_iv_reg_65    |   9|          2|   11|         22|
    |phi_mul_reg_100      |   9|          2|   11|         22|
    |x_reg_154            |   9|          2|    4|          8|
    |y_reg_133            |   9|          2|    4|          8|
    |z_reg_89             |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 114|         24|   78|        160|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |idx_1_reg_122         |  11|   0|   11|          0|
    |idx_2_reg_144         |  11|   0|   11|          0|
    |idx_4_reg_366         |  11|   0|   11|          0|
    |idx_5_reg_320         |  11|   0|   11|          0|
    |idx_reg_77            |  11|   0|   11|          0|
    |indvars_iv2_reg_111   |  11|   0|   11|          0|
    |indvars_iv_reg_65     |  11|   0|   11|          0|
    |next_mul_reg_307      |  11|   0|   11|          0|
    |phi_mul_cast_reg_302  |  11|   0|   12|          1|
    |phi_mul_reg_100       |  11|   0|   11|          0|
    |tmp_105_reg_356       |  12|   0|   12|          0|
    |tmp_52_reg_338        |  11|   0|   11|          0|
    |tmp_s_reg_333         |   8|   0|    9|          1|
    |x_1_reg_351           |   4|   0|    4|          0|
    |x_reg_154             |   4|   0|    4|          0|
    |y_1_reg_328           |   4|   0|    4|          0|
    |y_reg_133             |   4|   0|    4|          0|
    |z_1_reg_315           |   3|   0|    3|          0|
    |z_reg_89              |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 168|   0|  170|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Padding.1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Padding.1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Padding.1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Padding.1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Padding.1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Padding.1  | return value |
|out_V_address0  | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   16|  ap_memory |     out_V    |     array    |
|in_V_address0   | out |   11|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   16|  ap_memory |     in_V     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

