Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Apr 17 09:30:06 2024


Cell Usage:
GTP_DFF_C                    31 uses
GTP_DFF_CE                   25 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     18 uses
GTP_LUT3                      8 uses
GTP_LUT4                      5 uses
GTP_LUT5                     23 uses
GTP_LUT5CARRY                16 uses
GTP_LUT5M                     2 uses

I/O ports: 4
GTP_INBUF                   3 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 72 of 22560 (0.32%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 72
Total Registers: 57 of 33840 (0.17%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 4 of 226 (1.77%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                32
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                25
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file uart_loopback_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_loopback        | 72      | 57     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 4      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_uart_rx          | 38      | 34     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_tx          | 34      | 23     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 uart_loopback|sys_clk    1000.0000    {0.0000 500.0000}   Declared         57           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               uart_loopback|sys_clk                     
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 uart_loopback|sys_clk       1.0000 MHz    248.3855 MHz      1000.0000         4.0260        995.974
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 uart_loopback|sys_clk  uart_loopback|sys_clk      995.974       0.000              0             81
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 uart_loopback|sys_clk  uart_loopback|sys_clk        0.740       0.000              0             81
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 uart_loopback|sys_clk                             499.380       0.000              0             57
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rx_data[0]/CE (GTP_DFF_CE)
Path Group  : uart_loopback|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_uart_rx/baud_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_uart_rx/baud_cnt [0]
                                                                                   u_uart_rx/N112_13/I0 (GTP_LUT5)
                                   td                    0.309       5.746 f       u_uart_rx/N112_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.210         u_uart_rx/_N167  
                                                                                   u_uart_rx/N112_14/I4 (GTP_LUT5)
                                   td                    0.185       6.395 r       u_uart_rx/N112_14/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.036         u_uart_rx/N112   
                                                                                   u_uart_rx/N14/I0 (GTP_LUT5)
                                   td                    0.172       7.208 f       u_uart_rx/N14/Z (GTP_LUT5)
                                   net (fanout=10)       0.641       7.849         u_uart_rx/N14    
                                                                           f       u_uart_rx/uart_rx_data[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.849         Logic Levels: 3  
                                                                                   Logic: 0.995ns(28.975%), Route: 2.439ns(71.025%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rx_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rx_data[1]/CE (GTP_DFF_CE)
Path Group  : uart_loopback|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_uart_rx/baud_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_uart_rx/baud_cnt [0]
                                                                                   u_uart_rx/N112_13/I0 (GTP_LUT5)
                                   td                    0.309       5.746 f       u_uart_rx/N112_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.210         u_uart_rx/_N167  
                                                                                   u_uart_rx/N112_14/I4 (GTP_LUT5)
                                   td                    0.185       6.395 r       u_uart_rx/N112_14/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.036         u_uart_rx/N112   
                                                                                   u_uart_rx/N14/I0 (GTP_LUT5)
                                   td                    0.172       7.208 f       u_uart_rx/N14/Z (GTP_LUT5)
                                   net (fanout=10)       0.641       7.849         u_uart_rx/N14    
                                                                           f       u_uart_rx/uart_rx_data[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.849         Logic Levels: 3  
                                                                                   Logic: 0.995ns(28.975%), Route: 2.439ns(71.025%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rx_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rx_data[2]/CE (GTP_DFF_CE)
Path Group  : uart_loopback|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/baud_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_uart_rx/baud_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_uart_rx/baud_cnt [0]
                                                                                   u_uart_rx/N112_13/I0 (GTP_LUT5)
                                   td                    0.309       5.746 f       u_uart_rx/N112_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.210         u_uart_rx/_N167  
                                                                                   u_uart_rx/N112_14/I4 (GTP_LUT5)
                                   td                    0.185       6.395 r       u_uart_rx/N112_14/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.036         u_uart_rx/N112   
                                                                                   u_uart_rx/N14/I0 (GTP_LUT5)
                                   td                    0.172       7.208 f       u_uart_rx/N14/Z (GTP_LUT5)
                                   net (fanout=10)       0.641       7.849         u_uart_rx/N14    
                                                                           f       u_uart_rx/uart_rx_data[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.849         Logic Levels: 3  
                                                                                   Logic: 0.995ns(28.975%), Route: 2.439ns(71.025%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rx_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/uart_rxd_d0/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rxd_d1/D (GTP_DFF_C)
Path Group  : uart_loopback|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rxd_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_uart_rx/uart_rxd_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_uart_rx/uart_rxd_d0
                                                                           f       u_uart_rx/uart_rxd_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rxd_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_t[0]/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rx_data[0]/D (GTP_DFF_CE)
Path Group  : uart_loopback|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/rx_data_t[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_uart_rx/rx_data_t[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_uart_rx/rx_data_t [0]
                                                                           f       u_uart_rx/uart_rx_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rx_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_t[1]/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rx_data[1]/D (GTP_DFF_CE)
Path Group  : uart_loopback|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/rx_data_t[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_uart_rx/rx_data_t[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_uart_rx/rx_data_t [1]
                                                                           f       u_uart_rx/uart_rx_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rx_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_tx/uart_txd/CLK (GTP_DFF_P)
Endpoint    : uart_txd (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock uart_loopback|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_tx/uart_txd/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       u_uart_tx/uart_txd/Q (GTP_DFF_P)
                                   net (fanout=1)        1.091       5.829         nt_uart_txd      
                                                                                   uart_txd_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       uart_txd_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         uart_txd         
 uart_txd                                                                  f       uart_txd (port)  

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_rx/baud_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_uart_rx/N4/I (GTP_INV)
                                   td                    0.000       1.312 r       u_uart_rx/N4/Z (GTP_INV)
                                   net (fanout=57)       1.437       2.749         u_uart_rx/N4     
                                                                           r       u_uart_rx/baud_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.749         Logic Levels: 2  
                                                                                   Logic: 1.312ns(47.726%), Route: 1.437ns(52.274%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_rx/baud_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_uart_rx/N4/I (GTP_INV)
                                   td                    0.000       1.312 r       u_uart_rx/N4/Z (GTP_INV)
                                   net (fanout=57)       1.437       2.749         u_uart_rx/N4     
                                                                           r       u_uart_rx/baud_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.749         Logic Levels: 2  
                                                                                   Logic: 1.312ns(47.726%), Route: 1.437ns(52.274%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rxd (port)
Endpoint    : u_uart_rx/uart_rxd_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rxd                                                0.000       0.000 r       uart_rxd (port)  
                                   net (fanout=1)        0.000       0.000         uart_rxd         
                                                                                   uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_uart_rxd      
                                                                           r       u_uart_rx/uart_rxd_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_rx/baud_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_uart_rx/N4/I (GTP_INV)
                                   td                    0.000       1.211 f       u_uart_rx/N4/Z (GTP_INV)
                                   net (fanout=57)       1.437       2.648         u_uart_rx/N4     
                                                                           f       u_uart_rx/baud_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.648         Logic Levels: 2  
                                                                                   Logic: 1.211ns(45.733%), Route: 1.437ns(54.267%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_rx/baud_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_uart_rx/N4/I (GTP_INV)
                                   td                    0.000       1.211 f       u_uart_rx/N4/Z (GTP_INV)
                                   net (fanout=57)       1.437       2.648         u_uart_rx/N4     
                                                                           f       u_uart_rx/baud_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.648         Logic Levels: 2  
                                                                                   Logic: 1.211ns(45.733%), Route: 1.437ns(54.267%)
====================================================================================================

{uart_loopback|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_uart_rx/baud_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_uart_rx/baud_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_uart_rx/baud_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/compile/uart_loopback_comp.adf               
|            | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/uart_loopback.fdc                            
| Output     | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/synthesize/uart_loopback_syn.adf             
|            | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/synthesize/uart_loopback_syn.vm              
|            | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/synthesize/uart_loopback_controlsets.txt     
|            | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/synthesize/snr.db                            
|            | C:/Users/VIDEO/Desktop/19_uart_loopback/prj/synthesize/uart_loopback.snr                 
+--------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 242 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:7s
