##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for MIDI1_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
		5.3::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 3.00 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 46.45 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz   | 
Clock: MIDI1_UART_IntClock                   | Frequency: 53.19 MHz  | Target: 0.25 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            CyBUS_CLK            41666.7          20137       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            MIDI1_UART_IntClock  41666.7          24307       N/A              N/A         N/A              N/A         N/A              N/A         
MIDI1_UART_IntClock  MIDI1_UART_IntClock  4e+006           3981199     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                 Clock to Out  Clock Name:Phase       
------------------------  ------------  ---------------------  
MIDI_OUT1(0)_PAD          23653         MIDI1_UART_IntClock:R  
OSC1_Square_Out(0)_PAD    23198         CyBUS_CLK:R            
OSC1_Square_Out_2(0)_PAD  24088         CyBUS_CLK:R            
OSC1_Square_Out_3(0)_PAD  24964         CyBUS_CLK:R            
Pin_1(0)_PAD              24037         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.45 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17300
-------------------------------------   ----- 
End-of-path arrival time (ps)           17300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4160   8870  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17300  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17300  20137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for MIDI1_UART_IntClock
*************************************************
Clock: MIDI1_UART_IntClock
Frequency: 53.19 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3981199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell5    6525   7775  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell5    3350  11125  3981199  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13441  3981199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17300
-------------------------------------   ----- 
End-of-path arrival time (ps)           17300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4160   8870  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17300  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17300  20137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell13        2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_0         macrocell6      5235   8231  24307  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell6      3350  11581  24307  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13890  24307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3981199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell5    6525   7775  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell5    3350  11125  3981199  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13441  3981199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17300
-------------------------------------   ----- 
End-of-path arrival time (ps)           17300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4160   8870  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17300  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17300  20137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17113
-------------------------------------   ----- 
End-of-path arrival time (ps)           17113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3973   8683  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13813  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13813  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17113  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17113  20323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16992
-------------------------------------   ----- 
End-of-path arrival time (ps)           16992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3852   8562  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13692  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13692  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16992  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16992  20445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16982
-------------------------------------   ----- 
End-of-path arrival time (ps)           16982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3842   8552  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13682  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13682  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  16982  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  16982  20455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock          datapathcell15      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14000
-------------------------------------   ----- 
End-of-path arrival time (ps)           14000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4160   8870  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14000  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14000  23437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13813
-------------------------------------   ----- 
End-of-path arrival time (ps)           13813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3973   8683  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13813  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13813  23623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13692
-------------------------------------   ----- 
End-of-path arrival time (ps)           13692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3852   8562  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13692  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13692  23745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13682
-------------------------------------   ----- 
End-of-path arrival time (ps)           13682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3842   8552  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13682  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13682  23755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock          datapathcell14      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell13        2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_0         macrocell6      5235   8231  24307  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell6      3350  11581  24307  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13890  24307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4160   8870  26737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3973   8683  26923  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3973   8683  26923  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3972   8682  26924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3852   8562  27045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3842   8552  27055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell14   3842   8552  27055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock          datapathcell14      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:status_tc\/main_1         macrocell9      3248   7958  27548  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:status_tc\/q              macrocell9      3350  11308  27548  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2311  13619  27548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3246   7956  27650  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   3232   7942  27665  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:status_tc\/main_1         macrocell10      3059   7769  27740  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:status_tc\/q              macrocell10      3350  11119  27740  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2308  13427  27740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/clock            statusicell5        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   3053   7763  27843  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell1      2904   7614  27907  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell1      3350  10964  27907  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2296  13260  27907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2903   7613  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell11      2794   7504  28001  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell11      3350  10854  28001  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2311  13165  28001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20455  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell15   2760   7470  28137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock          datapathcell15      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 28978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_0  macrocell29   6182   9178  28978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 29018p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_0  macrocell28   6143   9139  29018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 29018p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell30   6143   9139  29018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 29892p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell25   5269   8265  29892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 29892p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                     iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell31   5269   8265  29892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 29925p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell13      2996   2996  24307  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell22   5235   8231  29925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1600/main_1
Capture Clock  : Net_1600/clock_0
Path slack     : 30186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20137  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20137  RISE       1
Net_1600/main_1                                       macrocell33     3261   7971  30186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23588  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   4209   5419  30188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23588  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   4175   5385  30222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24984  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   4047   5257  30349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1576/main_1
Capture Clock  : Net_1576/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20445  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20445  RISE       1
Net_1576/main_1                                       macrocell34      2941   7651  30506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 30527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7630
-------------------------------------   ---- 
End-of-path arrival time (ps)           7630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  20323  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  20323  RISE       1
Net_138/main_1                                      macrocell13     2920   7630  30527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  25079  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell15   3755   4965  30641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\/clock          datapathcell15      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25498  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3696   4906  30701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25498  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3692   4902  30705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23588  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3258   4468  31139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24984  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2812   4022  31584  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24984  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2791   4001  31605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  25079  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell13   2718   3928  31679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\/clock          datapathcell13      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  25079  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell14   2699   3909  31697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\/clock          datapathcell14      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 32098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25498  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2298   3508  32098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 32878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  24984  RISE       1
Net_138/main_0                                                 macrocell13    4068   5278  32878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_133/main_0
Capture Clock  : Net_133/clock_0
Path slack     : 33120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_138/q       macrocell13   1250   1250  33120  RISE       1
Net_133/main_0  macrocell14   3786   5036  33120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_133/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1600/main_0
Capture Clock  : Net_1600/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  25498  RISE       1
Net_1600/main_0                                                  macrocell33    3665   4875  33282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1576/main_0
Capture Clock  : Net_1576/clock_0
Path slack     : 33657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  23588  RISE       1
Net_1576/main_0                                                  macrocell34    3289   4499  33657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1600/q
Path End       : cy_tff_4/main_0
Capture Clock  : cy_tff_4/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1600/q       macrocell33   1250   1250  34619  RISE       1
cy_tff_4/main_0  macrocell15   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_4/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1576/q
Path End       : Net_1567/main_0
Capture Clock  : Net_1567/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1576/q       macrocell34   1250   1250  34619  RISE       1
Net_1567/main_0  macrocell32   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1567/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3981199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell5    6525   7775  3981199  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell5    3350  11125  3981199  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13441  3981199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981436p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell17     1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell2      5452   6702  3981436  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      3350  10052  3981436  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2321  12374  3981436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3984312p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3984312  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell7      2299   5879  3984312  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell7      3350   9229  3984312  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell3    5958  15188  3984312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3985645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell21     1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   7095   8345  3985645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3986094p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3986094  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_3                 macrocell3      4165   7745  3986094  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell3      3350  11095  3986094  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell2    2311  13406  3986094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell17     1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6016   7266  3986724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986826p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7164
-------------------------------------   ---- 
End-of-path arrival time (ps)           7164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell18     1250   1250  3981544  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5914   7164  3986826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell23   7102   8352  3988138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell25   7102   8352  3988138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988241p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell26     1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4499   5749  3988241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3988612  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell23   5938   7878  3988612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3988612  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell25   5938   7878  3988612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3988704p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell30   6536   7786  3988704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3988715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell22   6525   7775  3988715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell24   6525   7775  3988715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7764
-------------------------------------   ---- 
End-of-path arrival time (ps)           7764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3986094  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3                  macrocell18     4184   7764  3988726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988774p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell22     1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3966   5216  3988774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3988980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell27   6260   7510  3988980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_1643/main_2
Capture Clock  : Net_1643/clock_0
Path slack     : 3989228p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3989228  RISE       1
Net_1643/main_2                              macrocell16     2892   7262  3989228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  3982193  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell18   5977   7227  3989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3989263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q      macrocell19   1250   1250  3982193  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_3  macrocell20   5977   7227  3989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989280p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell27   5960   7210  3989280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_1643/main_3
Capture Clock  : Net_1643/clock_0
Path slack     : 3989288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell19   1250   1250  3982193  RISE       1
Net_1643/main_3                  macrocell16   5952   7202  3989288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  3982193  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell17   5952   7202  3989288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell27   5911   7161  3989329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell30   5700   6950  3989540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989902p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell30   5338   6588  3989902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3988612  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell22   4532   6472  3990018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3988612  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell24   4532   6472  3990018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3990160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990160  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell26   4390   6330  3990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3990160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990160  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_1        macrocell28   4390   6330  3990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990182p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell22   5058   6308  3990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990182p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell24   5058   6308  3990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990573p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell30   4667   5917  3990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990613p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  3990613  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_5  macrocell18   4627   5877  3990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990723p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985155  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2               macrocell19     5577   5767  3990723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985155  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2               macrocell18     5576   5766  3990724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985155  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_2                macrocell20     5576   5766  3990724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell23   4512   5762  3990728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell25   4512   5762  3990728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3990734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990160  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_1        macrocell29   3816   5756  3990734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991033p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2957
-------------------------------------   ---- 
End-of-path arrival time (ps)           2957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985155  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   2767   2957  3991033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell26   1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell23   4088   5338  3991152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell25   4088   5338  3991152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  3990613  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_5  macrocell19   4083   5333  3991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991460p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  3982193  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell19   3780   5030  3991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991473p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991473  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_2        macrocell29   3077   5017  3991473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991473  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell26   3057   4997  3991493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991473  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_2        macrocell28   3057   4997  3991493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991542p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell22   3698   4948  3991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991542p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell24   3698   4948  3991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991656p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell18   3584   4834  3991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991656p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q      macrocell17   1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0  macrocell20   3584   4834  3991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991657p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3991657  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell26   2893   4833  3991657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_1643/main_1
Capture Clock  : Net_1643/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell18   1250   1250  3981544  RISE       1
Net_1643/main_1                  macrocell16   3547   4797  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  3981544  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell17   3547   4797  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  3981544  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell19   3544   4794  3991696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_10
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  3986084  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_10  macrocell22   3537   4787  3991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991726  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell22   2824   4764  3991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991726  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell24   2824   4764  3991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991727  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell22   2823   4763  3991727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991727  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell24   2823   4763  3991727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell22   3509   4759  3991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  3984215  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell24   3509   4759  3991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1643/q
Path End       : Net_1643/main_6
Capture Clock  : Net_1643/clock_0
Path slack     : 3991737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1643/q       macrocell16   1250   1250  3991737  RISE       1
Net_1643/main_6  macrocell16   3503   4753  3991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991727  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell23   2786   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991727  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell25   2786   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell22   3476   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell24   3476   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991726  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell23   2782   4722  3991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991726  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell25   2782   4722  3991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_1643/main_0
Capture Clock  : Net_1643/clock_0
Path slack     : 3991799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell17   1250   1250  3981436  RISE       1
Net_1643/main_0                  macrocell16   3441   4691  3991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell17   3441   4691  3991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  3981436  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell19   3437   4687  3991803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991817p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  3981544  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell18   3423   4673  3991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991817p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q      macrocell18   1250   1250  3981544  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_1  macrocell20   3423   4673  3991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_1643/main_4
Capture Clock  : Net_1643/clock_0
Path slack     : 3991919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991919  RISE       1
Net_1643/main_4                                    macrocell16     4381   4571  3991919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991919  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_4               macrocell17     4381   4571  3991919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell21   1250   1250  3981199  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell27   3288   4538  3991952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_1643/main_5
Capture Clock  : Net_1643/clock_0
Path slack     : 3991981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell20   1250   1250  3990613  RISE       1
Net_1643/main_5                 macrocell16   3259   4509  3991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  3990613  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_5  macrocell17   3259   4509  3991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q      macrocell28   1250   1250  3986393  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_9  macrocell22   3228   4478  3992012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell23   3192   4442  3992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  3984249  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell25   3192   4442  3992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell23   3107   4357  3992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  3984026  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell25   3107   4357  3992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992482p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991919  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_4               macrocell19     3818   4008  3992482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  3988241  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell30   2628   3878  3992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3992630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  3986084  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_3  macrocell29   2610   3860  3992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992632p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  3986084  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_4  macrocell28   2608   3858  3992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992632p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  3986084  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_7  macrocell30   2608   3858  3992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992637p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985155  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2               macrocell17     3663   3853  3992637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell31   1250   1250  3992937  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell25   2303   3553  3992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell28   1250   1250  3986393  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_3  macrocell28   2302   3552  3992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell28   1250   1250  3986393  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_6  macrocell30   2302   3552  3992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell23     1250   1250  3986337  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2608   3858  3993012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell30    1250   1250  3995938  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell3   2312   3562  3995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

