ADAU145X Assembler, Analog Devices Inc.
Version: 3.16.4,1747  (built 12/21/2017)

##### Compile Started: Wednesday, April 03, 2019 6:52:47 PM #####
ADAU145X Assembler, Analog Devices Inc.
Version: 3.16.4,1747  (built 12/21/2017)

##### Compile Started: Wednesday, April 03, 2019 6:52:47 PM #####
##### Compile succeeded:  0 errors, 0 warnings #####

##### Summary #####
DM0 RAM used:       00041    (of 20480)
DM1 RAM used:       00013    (of 20480)
PM  RAM used(Data): 00000    (of 8192)
PM  RAM used(Inst): 00125    (of 8192) 113 instructions (32bit: 101  64bit: 12)
Total PM used:      00125    (of 8192)

--------------------------------------------------------------------------------------
STREAM                        Inst      Inst      DM0     DM1     PM
Instance                      (cycles)  (size)    
--------------------------------------------------------------------------------------
STACK                          -         -        16      0       0       
FRAMEWORK                     52        33        11      0       0
Tone1                         18        18        10      1       0
Input1                        16        16        0       8       0
Output1                       2         2         0       0       0
Output3                       2         2         0       0       0
Output4                       2         2         0       0       0
Output5                       2         2         0       0       0
Output6                       2         2         0       0       0
Output7                       2         2         0       0       0
Output8                       2         2         0       0       0
Output2                       2         2         0       0       0
--------------------------------------------------------------------------------------
Total                         102       83        37      9       0
--------------------------------------------------------------------------------------
(% Fs=48.0kHz)                2%        2%        1%      1%      0%

##### DM0 Allocation Summary #####
ModuloMemoryRegions:    Addr:   Modulo: Length:
_STACK_MODULO_          0x0     0       16


Address:  Module:                 Param:
0x0        __STACK__                __STACK__ [16] =0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
0x10                                MP1_DM1 [4] =0x00000000,0x00000000,0x0000000C,0x00000000
0x14       __SafeLoad_Module__      data_SafeLoad [5] =0x00000000,0x00000000,0x00000000,0x00000000,0x00000000
0x19       __SafeLoad_Module__      address_SafeLoad =0x00000000
0x1A       __SafeLoad_Module__      num_SafeLoad =0x00000000
0x1B       SinePhaseGainAlgS3001    gain_0 =0x00000000
0x1C       SinePhaseGainAlgS3001    index_fp_hi_0 =0x00000000
0x1D       SinePhaseGainAlgS3001    index_fp_lo_0 =0x00000000
0x1E       SinePhaseGainAlgS3001    mask [2] =0x000007FF,0xFFFFFFFF
0x20       SinePhaseGainAlgS3001    inc [2] =0x00000000,0x00000000
0x22       SinePhaseGainAlgS3001    sinTable [3] =0x0000C000,0x0000C000,0x00000800
0x25       __DM0_PADDING__          __DM0_PADDING__ [4] =0x00000000,0x00000000,0x00000000,0x00000000


##### DM1 Allocation Summary #####
ModuloMemoryRegions:    Addr:   Modulo: Length:
_DEFAULT_MODULO_0       0x0     1       12


Address:  Module:                 Param:
0x0                                 Link0/Link0_SHIFTREG6/Link0_SHIFTREG7/Link0_SHIFTREG8/Link0_SHIFTREG9/Link0_SHIFTREG10/Link0_SHIFTREG11/Link0_SHIFTREG12/Link0_SHIFTREG13 =0x00000000
0x1                                 O_C0_A0_P1_out =0x00000000
0x2                                 O_C0_A0_P2_out =0x00000000
0x3                                 O_C0_A0_P3_out =0x00000000
0x4                                 O_C0_A0_P4_out =0x00000000
0x5                                 O_C0_A0_P5_out =0x00000000
0x6                                 O_C0_A0_P6_out =0x00000000
0x7                                 O_C0_A0_P7_out =0x00000000
0x8                                 O_C0_A0_P8_out =0x00000000
0xC        __DM1_PADDING__          __DM1_PADDING__ [4] =0x00000000,0x00000000,0x00000000,0x00000000


