library IEEE;
use IEEE.std_logic_1164.ALL;

architecture behaviour of shifter_right3_tb is
   component shifter_right3
   port ( s_in : in std_logic_vector(11 downto 0);
   s_out : out std_logic_vector(11 downto 0)
   );
   end component;
   signal s_in : std_logic_vector(11 downto 0);
   signal s_out : std_logic_vector(11 downto 0);
begin
   test: shifter_right3 port map (s_in, s_out);
   s_in<= (others => '0' after 0 ns, 
	(others => '0' after 100 ns; 

  
end behaviour;

