// Seed: 1586390282
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = {1'h0, 1} + 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display;
  assign id_4[1] = 1 ? 1 : 1;
  id_9(
      .id_0(id_1[1]), .id_1(id_5)
  ); id_10(
      .id_0(), .id_1(id_6), .id_2(id_7), .id_3((1'b0)), .id_4(1'b0), .id_5(1), .id_6(1)
  );
  assign id_2 = 1;
  module_0(
      id_2, id_6
  ); id_11 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_12;
  supply0 id_13 = 1'b0;
endmodule
