#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 12:55:17 2020
# Process ID: 10392
# Current directory: C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3376 C:\Users\abby_joseph1\Documents\GitHub\Lab10\Lab10\Lab10.xpr
# Log file: C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/vivado.log
# Journal file: C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aajos/Documents/GitHub/Lab10/Lab10' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.srcs/sources_1', nor could it be found using path 'C:/Users/aajos/Documents/GitHub/Lab10/Lab10/Lab10.srcs/sources_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.645 ; gain = 0.000
update_compile_order -fileset sources_1
elaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ncount_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ncount_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ncount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab09/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ncount_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim'
"xelab -wto 96e6cb57ab35412ea160551b8e0cf13e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ncount_test_behav xil_defaultlib.ncount_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 96e6cb57ab35412ea160551b8e0cf13e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ncount_test_behav xil_defaultlib.ncount_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.ncount(N=4)
Compiling module xil_defaultlib.ncount_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ncount_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ncount_test_behav -key {Behavioral:sim_1:Functional:ncount_test} -tclbatch {ncount_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source ncount_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount_test.sv" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ncount_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 12:57:42 2020...
