

================================================================
== Vivado HLS Report for 'on_edge'
================================================================
* Date:           Sun Oct 18 23:04:56 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       7|    179|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_152_fu_60_p2              |     +    |      0|  0|  32|          32|           2|
    |tmp_154_fu_76_p2              |     +    |      0|  0|  32|          32|           2|
    |sel_tmp2_fu_136_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_191_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_148_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp_153_fu_66_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_155_fu_82_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_156_fu_88_p2              |   icmp   |      0|  0|  11|          32|           1|
    |tmp_157_fu_94_p2              |   icmp   |      0|  0|  11|          32|           1|
    |tmp_158_fu_100_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_159_fu_118_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_38_p2                  |   icmp   |      0|  0|  11|          32|           1|
    |tmp_s_fu_44_p2                |   icmp   |      0|  0|  11|          32|           1|
    |or_cond4_fu_112_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond5_fu_160_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_50_p2              |    or    |      0|  0|   1|           1|           1|
    |sel_tmp11_demorgan_fu_154_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_142_p2            |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_130_p2             |    or    |      0|  0|   1|           1|           1|
    |tmp20_fu_106_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp22_fu_124_p2               |    or    |      0|  0|   1|           1|           1|
    |ap_return                     |  select  |      0|  0|   3|           1|           2|
    |p_s_fu_164_p3                 |  select  |      0|  0|   4|           1|           1|
    |sel_tmp1_fu_179_p3            |  select  |      0|  0|   3|           1|           3|
    |sel_tmp8_fu_172_p3            |  select  |      0|  0|   3|           1|           3|
    |sel_tmp3_fu_186_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 178|         336|         158|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  2|   0|    2|          0|
    |sel_tmp11_demorgan_reg_224  |  1|   0|    1|          0|
    |sel_tmp7_reg_219            |  1|   0|    1|          0|
    |sel_tmp_reg_214             |  1|   0|    1|          0|
    |tmp20_reg_204               |  1|   0|    1|          0|
    |tmp_159_reg_209             |  1|   0|    1|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_return  | out |    3| ap_ctrl_hs |    on_edge   | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|y          |  in |   32|   ap_none  |       y      |    scalar    |
|nx         |  in |   32|   ap_none  |      nx      |    pointer   |
|ny         |  in |   32|   ap_none  |      ny      |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.70ns
ST_1: y_read (5)  [1/1] 0.00ns
_ifconv:0  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)

ST_1: x_read (6)  [1/1] 0.00ns
_ifconv:1  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)

ST_1: tmp (7)  [1/1] 2.52ns  loc: wave2/.apc/main.c:7
_ifconv:2  %tmp = icmp ne i32 %x_read, 0

ST_1: tmp_s (8)  [1/1] 2.52ns  loc: wave2/.apc/main.c:7
_ifconv:3  %tmp_s = icmp eq i32 %y_read, 0

ST_1: or_cond (9)  [1/1] 1.37ns  loc: wave2/.apc/main.c:7
_ifconv:4  %or_cond = or i1 %tmp, %tmp_s

ST_1: nx_load (10)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7
_ifconv:5  %nx_load = load i32* @nx, align 4

ST_1: tmp_152 (11)  [1/1] 2.44ns  loc: wave2/.apc/main.c:7
_ifconv:6  %tmp_152 = add nsw i32 %nx_load, -1

ST_1: tmp_153 (12)  [1/1] 2.52ns  loc: wave2/.apc/main.c:7
_ifconv:7  %tmp_153 = icmp eq i32 %tmp_152, %y_read

ST_1: ny_load (13)  [1/1] 0.00ns  loc: wave2/.apc/main.c:9
_ifconv:8  %ny_load = load i32* @ny, align 4

ST_1: tmp_154 (14)  [1/1] 2.44ns  loc: wave2/.apc/main.c:9
_ifconv:9  %tmp_154 = add nsw i32 %ny_load, -1

ST_1: tmp_155 (15)  [1/1] 2.52ns  loc: wave2/.apc/main.c:9
_ifconv:10  %tmp_155 = icmp ne i32 %tmp_154, %x_read

ST_1: tmp_156 (16)  [1/1] 2.52ns  loc: wave2/.apc/main.c:11
_ifconv:11  %tmp_156 = icmp ne i32 %y_read, 0

ST_1: tmp_157 (17)  [1/1] 2.52ns  loc: wave2/.apc/main.c:11
_ifconv:12  %tmp_157 = icmp eq i32 %x_read, 0

ST_1: tmp_158 (18)  [1/1] 2.52ns  loc: wave2/.apc/main.c:11
_ifconv:13  %tmp_158 = icmp eq i32 %tmp_154, %x_read

ST_1: tmp20 (19)  [1/1] 1.37ns  loc: wave2/.apc/main.c:11
_ifconv:14  %tmp20 = or i1 %tmp_157, %tmp_158

ST_1: or_cond4 (20)  [1/1] 0.00ns  loc: wave2/.apc/main.c:11 (grouped into LUT with out node sel_tmp7)
_ifconv:15  %or_cond4 = or i1 %tmp20, %tmp_156

ST_1: tmp_159 (21)  [1/1] 2.52ns  loc: wave2/.apc/main.c:13
_ifconv:16  %tmp_159 = icmp ne i32 %tmp_152, %y_read

ST_1: tmp22 (24)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node sel_tmp)
_ifconv:19  %tmp22 = or i1 %tmp_s, %tmp_153

ST_1: sel_tmp (25)  [1/1] 1.37ns  loc: wave2/.apc/main.c:7 (out node of the LUT)
_ifconv:20  %sel_tmp = or i1 %tmp22, %tmp_155

ST_1: sel_tmp2 (26)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node sel_tmp7)
_ifconv:21  %sel_tmp2 = and i1 %or_cond, %sel_tmp

ST_1: sel_tmp6 (27)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node sel_tmp7)
_ifconv:22  %sel_tmp6 = or i1 %sel_tmp2, %tmp_153

ST_1: sel_tmp7 (28)  [1/1] 1.37ns  loc: wave2/.apc/main.c:7 (out node of the LUT)
_ifconv:23  %sel_tmp7 = and i1 %sel_tmp6, %or_cond4

ST_1: sel_tmp11_demorgan (30)  [1/1] 1.37ns  loc: wave2/.apc/main.c:7
_ifconv:25  %sel_tmp11_demorgan = or i1 %or_cond, %tmp_153


 <State 2>: 1.37ns
ST_2: or_cond5 (22)  [1/1] 0.00ns  loc: wave2/.apc/main.c:13 (grouped into LUT with out node UnifiedRetVal)
_ifconv:17  %or_cond5 = or i1 %tmp20, %tmp_159

ST_2: p_s (23)  [1/1] 0.00ns  loc: wave2/.apc/main.c:13 (grouped into LUT with out node UnifiedRetVal)
_ifconv:18  %p_s = select i1 %or_cond5, i3 0, i3 -4

ST_2: sel_tmp8 (29)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node UnifiedRetVal)
_ifconv:24  %sel_tmp8 = select i1 %sel_tmp7, i3 %p_s, i3 2

ST_2: sel_tmp1 (31)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node UnifiedRetVal)
_ifconv:26  %sel_tmp1 = select i1 %sel_tmp11_demorgan, i3 %sel_tmp8, i3 1

ST_2: sel_tmp3 (32)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node UnifiedRetVal)
_ifconv:27  %sel_tmp3 = xor i1 %sel_tmp, true

ST_2: sel_tmp4 (33)  [1/1] 0.00ns  loc: wave2/.apc/main.c:7 (grouped into LUT with out node UnifiedRetVal)
_ifconv:28  %sel_tmp4 = and i1 %sel_tmp11_demorgan, %sel_tmp3

ST_2: UnifiedRetVal (34)  [1/1] 1.37ns  loc: wave2/.apc/main.c:7 (out node of the LUT)
_ifconv:29  %UnifiedRetVal = select i1 %sel_tmp4, i3 3, i3 %sel_tmp1

ST_2: StgValue_33 (35)  [1/1] 0.00ns  loc: wave2/.apc/main.c:16
_ifconv:30  ret i3 %UnifiedRetVal



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ ny]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read             (read  ) [ 000]
x_read             (read  ) [ 000]
tmp                (icmp  ) [ 000]
tmp_s              (icmp  ) [ 000]
or_cond            (or    ) [ 000]
nx_load            (load  ) [ 000]
tmp_152            (add   ) [ 000]
tmp_153            (icmp  ) [ 000]
ny_load            (load  ) [ 000]
tmp_154            (add   ) [ 000]
tmp_155            (icmp  ) [ 000]
tmp_156            (icmp  ) [ 000]
tmp_157            (icmp  ) [ 000]
tmp_158            (icmp  ) [ 000]
tmp20              (or    ) [ 001]
or_cond4           (or    ) [ 000]
tmp_159            (icmp  ) [ 001]
tmp22              (or    ) [ 000]
sel_tmp            (or    ) [ 001]
sel_tmp2           (and   ) [ 000]
sel_tmp6           (or    ) [ 000]
sel_tmp7           (and   ) [ 001]
sel_tmp11_demorgan (or    ) [ 001]
or_cond5           (or    ) [ 000]
p_s                (select) [ 000]
sel_tmp8           (select) [ 000]
sel_tmp1           (select) [ 000]
sel_tmp3           (xor   ) [ 000]
sel_tmp4           (and   ) [ 000]
UnifiedRetVal      (select) [ 000]
StgValue_33        (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ny">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ny"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="y_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="or_cond_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="nx_load_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nx_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_152_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_152/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_153_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_153/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ny_load_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ny_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_154_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_154/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_155_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_155/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_156_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_156/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_157_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_157/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_158_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_158/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp20_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp20/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="or_cond4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_159_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_159/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp22_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp22/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sel_tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sel_tmp2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sel_tmp6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sel_tmp7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sel_tmp11_demorgan_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp11_demorgan/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="or_cond5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="1" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sel_tmp8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sel_tmp1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sel_tmp3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sel_tmp4_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="UnifiedRetVal_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp20_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp20 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_159_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="214" class="1005" name="sel_tmp_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="219" class="1005" name="sel_tmp7_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sel_tmp11_demorgan_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11_demorgan "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="32" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="38" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="44" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="26" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="76" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="32" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="100" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="88" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="60" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="44" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="50" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="66" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="112" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="50" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="179" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="106" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="212"><net_src comp="118" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="217"><net_src comp="130" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="222"><net_src comp="148" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="227"><net_src comp="154" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nx | {}
	Port: ny | {}
 - Input state : 
	Port: on_edge : x | {1 }
	Port: on_edge : y | {1 }
	Port: on_edge : nx | {1 }
	Port: on_edge : ny | {1 }
  - Chain level:
	State 1
		or_cond : 1
		tmp_152 : 1
		tmp_153 : 2
		tmp_154 : 1
		tmp_155 : 2
		tmp_158 : 2
		tmp20 : 3
		or_cond4 : 3
		tmp_159 : 2
		tmp22 : 3
		sel_tmp : 3
		sel_tmp2 : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp11_demorgan : 3
	State 2
		sel_tmp8 : 1
		sel_tmp1 : 2
		UnifiedRetVal : 3
		StgValue_33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_38         |    0    |    11   |
|          |        tmp_s_fu_44        |    0    |    11   |
|          |       tmp_153_fu_66       |    0    |    11   |
|   icmp   |       tmp_155_fu_82       |    0    |    11   |
|          |       tmp_156_fu_88       |    0    |    11   |
|          |       tmp_157_fu_94       |    0    |    11   |
|          |       tmp_158_fu_100      |    0    |    11   |
|          |       tmp_159_fu_118      |    0    |    11   |
|----------|---------------------------|---------|---------|
|    add   |       tmp_152_fu_60       |    0    |    32   |
|          |       tmp_154_fu_76       |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |         p_s_fu_164        |    0    |    3    |
|  select  |      sel_tmp8_fu_172      |    0    |    3    |
|          |      sel_tmp1_fu_179      |    0    |    3    |
|          |    UnifiedRetVal_fu_196   |    0    |    3    |
|----------|---------------------------|---------|---------|
|          |       or_cond_fu_50       |    0    |    1    |
|          |        tmp20_fu_106       |    0    |    1    |
|          |      or_cond4_fu_112      |    0    |    1    |
|    or    |        tmp22_fu_124       |    0    |    1    |
|          |       sel_tmp_fu_130      |    0    |    1    |
|          |      sel_tmp6_fu_142      |    0    |    1    |
|          | sel_tmp11_demorgan_fu_154 |    0    |    1    |
|          |      or_cond5_fu_160      |    0    |    1    |
|----------|---------------------------|---------|---------|
|          |      sel_tmp2_fu_136      |    0    |    1    |
|    and   |      sel_tmp7_fu_148      |    0    |    1    |
|          |      sel_tmp4_fu_191      |    0    |    1    |
|----------|---------------------------|---------|---------|
|    xor   |      sel_tmp3_fu_186      |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   |     y_read_read_fu_26     |    0    |    0    |
|          |     x_read_read_fu_32     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   176   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|sel_tmp11_demorgan_reg_224|    1   |
|     sel_tmp7_reg_219     |    1   |
|      sel_tmp_reg_214     |    1   |
|       tmp20_reg_204      |    1   |
|      tmp_159_reg_209     |    1   |
+--------------------------+--------+
|           Total          |    5   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   176  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   176  |
+-----------+--------+--------+
