vmov.w r6, s2                         
ldr.w r14, [r0, #7*32/4]        
ldr.w r8, [r0, #6*32/4]         
smull r11, r7, r14, r6                
smull r14, r8, r8, r6                 
ldr.w r4, [r0, #2*32/4]         
mul r1, r11, r2                       
ldr.w r9, [r0, #3*32/4]         
mul r5, r14, r2                       
vmov.w r12, s4                        
smlal r11, r7, r1, r3                 
ldr.w r11, [r0, #5*32/4]        
ldr.w r10, [r0, #1*32/4]        
smull r11, r1, r11, r6                
add r9, r7                            
smlal r14, r8, r5, r3                 
sub.w r5, r9, r7, lsl #1              
mul r14, r11, r2                      
add r4, r8                            
smull r5, r7, r5, r12                 
smlal r11, r1, r14, r3                
sub.w r8, r4, r8, lsl #1              
mul r14, r5, r2                       
ldr.w r11, [r0, #4*32/4]        
smull r11, r6, r11, r6                
add r10, r1                           
smlal r5, r7, r14, r3                 
sub.w r14, r10, r1, lsl #1            
smull r5, r12, r8, r12                
vmov.w r8, s7                         
add r14, r7                           
mul r1, r11, r2                       
sub.w r7, r14, r7, lsl #1             
smull r8, r14, r14, r8                
smlal r11, r6, r1, r3                 
mul r1, r8, r2                        
mul r11, r5, r2                       
smlal r8, r14, r1, r3                 
vmov.w r1, s3                         
smull r4, r8, r4, r1                  
smlal r5, r12, r11, r3                
ldr.w r5, [r0]                        
mul r11, r4, r2                       
add r5, r6                            
smull r1, r9, r9, r1                  
smlal r4, r8, r11, r3                 
sub.w r4, r5, r6, lsl #1              
vmov.w r6, s8                         
mul r11, r1, r2                       
add r5, r8                            
add r4, r12                           
sub.w r12, r4, r12, lsl #1            
smull r6, r7, r7, r6                  
add r4, r14                           
smlal r1, r9, r11, r3                 
mul r11, r6, r2                       
vmov.w r1, s5                         
add r10, r9                           
str.w r4, [r0, #4*32/4]         
sub.w r9, r10, r9, lsl #1             
smull r1, r10, r10, r1                
smlal r6, r7, r11, r3                 
vmov.w r6, s6                         
sub.w r11, r4, r14, lsl #1            
mul r14, r1, r2                       
add r12, r7                           
smull r6, r9, r9, r6                  
smlal r1, r10, r14, r3                
str.w r11, [r0, #5*32/4]        
mul r1, r6, r2                        
sub.w r14, r12, r7, lsl #1            
sub.w r7, r5, r8, lsl #1              
add r5, r10                           
smlal r6, r9, r1, r3                  
str.w r12, [r0, #6*32/4]        
str.w r14, [r0, #7*32/4]        
sub.w r6, r5, r10, lsl #1             
str.w r6, [r0, #1*32/4]         
add r7, r9                            
sub.w r8, r7, r9, lsl #1              
str.w r7, [r0, #2*32/4]         
str.w r8, [r0, #3*32/4]         
vmov r10, s9                          
str.w r5, [r0], #strincr              
