Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 13 16:08:56 2023
| Host         : L22-026 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_gen
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.291        0.000                      0                 1494        0.050        0.000                      0                 1474        1.100        0.000                       0                   654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 2.500}        5.000           200.000         
  clk_rx_clk_core    {0.000 2.500}        5.000           200.000         
  clk_tx_clk_core    {0.000 3.000}        6.000           166.667         
    clk_samp         {0.000 96.000}       192.000         5.208           
    spi_clk          {3.000 6.000}        6.000           166.667         
  clkfbout_clk_core  {0.000 2.500}        5.000           200.000         
virtual_clock        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              1.100        0.000                       0                     1  
  clk_rx_clk_core          0.291        0.000                      0                  882        0.050        0.000                      0                  882        1.720        0.000                       0                   359  
  clk_tx_clk_core          0.805        0.000                      0                  449        0.072        0.000                      0                  449        2.220        0.000                       0                   250  
    clk_samp               1.195        0.000                      0                  116        0.131        0.000                      0                  116       95.600        0.000                       0                    41  
  clkfbout_clk_core                                                                                                                                                    3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin_p        clk_rx_clk_core        0.655        0.000                      0                    1        1.030        0.000                      0                    1  
clk_tx_clk_core  clk_rx_clk_core        5.123        0.000                      0                   10                                                                        
clk_rx_clk_core  clk_tx_clk_core        2.690        0.000                      0                   58        0.115        0.000                      0                   48  
clk_samp         clk_tx_clk_core        3.156        0.000                      0                   20        0.126        0.000                      0                   20  
virtual_clock    clk_tx_clk_core        1.128        0.000                      0                    1        1.304        0.000                      0                    1  
clk_tx_clk_core  clk_samp               1.930        0.000                      0                   54        0.078        0.000                      0                   54  
clk_tx_clk_core  spi_clk                1.525        0.000                      0                    3        1.588        0.000                      0                    3  
clk_tx_clk_core  virtual_clock          4.427        0.000                      0                    9        0.086        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_rx_clk_core rise@10.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 1.470ns (15.163%)  route 8.225ns (84.837%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.398    -2.045    cmd_parse_i0/CLK
    SLICE_X16Y60         FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.308    -1.737 f  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=16, routed)          0.739    -0.998    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data4[4]
    SLICE_X17Y63         LUT6 (Prop_lut6_I4_O)        0.053    -0.945 f  cmd_parse_i0/bcd_out[17]_i_6/O
                         net (fo=1, routed)           0.301    -0.644    cmd_parse_i0/bcd_out[17]_i_6_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053    -0.591 f  cmd_parse_i0/bcd_out[17]_i_3/O
                         net (fo=15, routed)          0.652     0.062    cmd_parse_i0/bcd_out[17]_i_3_n_0
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.053     0.115 r  cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=10, routed)          0.750     0.865    cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I0_O)        0.053     0.918 r  cmd_parse_i0/bcd_out[15]_i_13/O
                         net (fo=36, routed)          0.675     1.592    cmd_parse_i0/bcd_out[15]_i_13_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.065     1.657 r  cmd_parse_i0/bcd_out[12]_i_27/O
                         net (fo=1, routed)           0.555     2.212    cmd_parse_i0/bcd_out[12]_i_27_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.168     2.380 r  cmd_parse_i0/bcd_out[12]_i_15/O
                         net (fo=10, routed)          0.500     2.881    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.056     2.937 f  cmd_parse_i0/bcd_out[11]_i_56/O
                         net (fo=1, routed)           0.446     3.382    cmd_parse_i0/bcd_out[11]_i_56_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.168     3.550 f  cmd_parse_i0/bcd_out[11]_i_22/O
                         net (fo=1, routed)           0.559     4.109    cmd_parse_i0/bcd_out[11]_i_22_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.053     4.162 r  cmd_parse_i0/bcd_out[11]_i_7/O
                         net (fo=9, routed)           0.745     4.907    cmd_parse_i0/bcd_out[11]_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.960 r  cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=8, routed)           0.381     5.341    cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.053     5.394 r  cmd_parse_i0/bcd_out[7]_i_15/O
                         net (fo=5, routed)           0.590     5.983    cmd_parse_i0/bcd_out[7]_i_15_n_0
    SLICE_X19Y66         LUT2 (Prop_lut2_I1_O)        0.063     6.046 f  cmd_parse_i0/bcd_out[4]_i_4/O
                         net (fo=2, routed)           0.522     6.569    cmd_parse_i0/bcd_out[4]_i_4_n_0
    SLICE_X19Y65         LUT6 (Prop_lut6_I2_O)        0.165     6.734 r  cmd_parse_i0/bcd_out[4]_i_2/O
                         net (fo=7, routed)           0.504     7.238    cmd_parse_i0/bcd_out[4]_i_2_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I2_O)        0.053     7.291 r  cmd_parse_i0/bcd_out[6]_i_3/O
                         net (fo=1, routed)           0.306     7.597    cmd_parse_i0/bcd_out[6]_i_3_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.053     7.650 r  cmd_parse_i0/bcd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     7.650    resp_gen_i0/to_bcd_i0/bcd_out_reg[6]_1
    SLICE_X18Y65         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915    10.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     5.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     7.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     7.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.283     8.478    resp_gen_i0/to_bcd_i0/CLK
    SLICE_X18Y65         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/C
                         clock pessimism             -0.548     7.930    
                         clock uncertainty           -0.060     7.870    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)        0.071     7.941    resp_gen_i0/to_bcd_i0/bcd_out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_rx_clk_core rise@10.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 1.103ns (11.456%)  route 8.525ns (88.544%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.398    -2.045    cmd_parse_i0/CLK
    SLICE_X16Y60         FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.308    -1.737 f  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=16, routed)          0.739    -0.998    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data4[4]
    SLICE_X17Y63         LUT6 (Prop_lut6_I4_O)        0.053    -0.945 f  cmd_parse_i0/bcd_out[17]_i_6/O
                         net (fo=1, routed)           0.301    -0.644    cmd_parse_i0/bcd_out[17]_i_6_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053    -0.591 f  cmd_parse_i0/bcd_out[17]_i_3/O
                         net (fo=15, routed)          0.652     0.062    cmd_parse_i0/bcd_out[17]_i_3_n_0
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.053     0.115 r  cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=10, routed)          0.720     0.834    cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I0_O)        0.053     0.887 r  cmd_parse_i0/bcd_out[15]_i_21/O
                         net (fo=21, routed)          0.577     1.464    cmd_parse_i0/bcd_out[15]_i_21_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.517 f  cmd_parse_i0/bcd_out[12]_i_11/O
                         net (fo=4, routed)           0.677     2.194    cmd_parse_i0/bcd_out[12]_i_11_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.053     2.247 r  cmd_parse_i0/bcd_out[12]_i_3/O
                         net (fo=12, routed)          0.617     2.864    cmd_parse_i0/bcd_out[12]_i_3_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I3_O)        0.053     2.917 f  cmd_parse_i0/bcd_out[11]_i_40/O
                         net (fo=10, routed)          0.716     3.633    cmd_parse_i0/bcd_out[11]_i_40_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.053     3.686 f  cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=1, routed)           0.468     4.154    cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I2_O)        0.053     4.207 r  cmd_parse_i0/bcd_out[11]_i_6/O
                         net (fo=10, routed)          0.753     4.960    cmd_parse_i0/bcd_out[11]_i_6_n_0
    SLICE_X16Y65         LUT6 (Prop_lut6_I0_O)        0.053     5.013 r  cmd_parse_i0/bcd_out[11]_i_11/O
                         net (fo=8, routed)           0.517     5.530    cmd_parse_i0/bcd_out[11]_i_11_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I5_O)        0.053     5.583 f  cmd_parse_i0/bcd_out[7]_i_23/O
                         net (fo=1, routed)           0.469     6.052    cmd_parse_i0/bcd_out[7]_i_23_n_0
    SLICE_X18Y65         LUT4 (Prop_lut4_I0_O)        0.053     6.105 f  cmd_parse_i0/bcd_out[7]_i_10/O
                         net (fo=1, routed)           0.318     6.422    cmd_parse_i0/bcd_out[7]_i_10_n_0
    SLICE_X18Y66         LUT5 (Prop_lut5_I2_O)        0.053     6.475 r  cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.710     7.186    cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X19Y65         LUT5 (Prop_lut5_I0_O)        0.053     7.239 r  cmd_parse_i0/bcd_out[5]_i_2/O
                         net (fo=1, routed)           0.292     7.531    resp_gen_i0/to_bcd_i0/bcd_out_reg[5]_0
    SLICE_X19Y66         LUT5 (Prop_lut5_I1_O)        0.053     7.584 r  resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.584    resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915    10.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     5.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     7.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     7.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.282     8.477    resp_gen_i0/to_bcd_i0/CLK
    SLICE_X19Y66         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/C
                         clock pessimism             -0.548     7.929    
                         clock uncertainty           -0.060     7.869    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)        0.035     7.904    resp_gen_i0/to_bcd_i0/bcd_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_rx_clk_core rise@10.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 1.050ns (11.101%)  route 8.409ns (88.899%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.398    -2.045    cmd_parse_i0/CLK
    SLICE_X16Y60         FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.308    -1.737 f  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=16, routed)          0.739    -0.998    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data4[4]
    SLICE_X17Y63         LUT6 (Prop_lut6_I4_O)        0.053    -0.945 f  cmd_parse_i0/bcd_out[17]_i_6/O
                         net (fo=1, routed)           0.301    -0.644    cmd_parse_i0/bcd_out[17]_i_6_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053    -0.591 f  cmd_parse_i0/bcd_out[17]_i_3/O
                         net (fo=15, routed)          0.652     0.062    cmd_parse_i0/bcd_out[17]_i_3_n_0
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.053     0.115 r  cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=10, routed)          0.720     0.834    cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I0_O)        0.053     0.887 r  cmd_parse_i0/bcd_out[15]_i_21/O
                         net (fo=21, routed)          0.577     1.464    cmd_parse_i0/bcd_out[15]_i_21_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.517 f  cmd_parse_i0/bcd_out[12]_i_11/O
                         net (fo=4, routed)           0.677     2.194    cmd_parse_i0/bcd_out[12]_i_11_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.053     2.247 r  cmd_parse_i0/bcd_out[12]_i_3/O
                         net (fo=12, routed)          0.617     2.864    cmd_parse_i0/bcd_out[12]_i_3_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I3_O)        0.053     2.917 f  cmd_parse_i0/bcd_out[11]_i_40/O
                         net (fo=10, routed)          0.716     3.633    cmd_parse_i0/bcd_out[11]_i_40_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.053     3.686 f  cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=1, routed)           0.468     4.154    cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I2_O)        0.053     4.207 r  cmd_parse_i0/bcd_out[11]_i_6/O
                         net (fo=10, routed)          0.839     5.046    cmd_parse_i0/bcd_out[11]_i_6_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I0_O)        0.053     5.099 r  cmd_parse_i0/bcd_out[8]_i_11/O
                         net (fo=6, routed)           0.614     5.713    cmd_parse_i0/bcd_out[8]_i_11_n_0
    SLICE_X16Y68         LUT6 (Prop_lut6_I2_O)        0.053     5.766 f  cmd_parse_i0/bcd_out[7]_i_22/O
                         net (fo=1, routed)           0.464     6.230    cmd_parse_i0/bcd_out[7]_i_22_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I2_O)        0.053     6.283 f  cmd_parse_i0/bcd_out[7]_i_7/O
                         net (fo=1, routed)           0.232     6.514    cmd_parse_i0/bcd_out[7]_i_7_n_0
    SLICE_X19Y67         LUT6 (Prop_lut6_I2_O)        0.053     6.567 r  cmd_parse_i0/bcd_out[7]_i_2/O
                         net (fo=8, routed)           0.794     7.361    cmd_parse_i0/bcd_out[7]_i_2_n_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I1_O)        0.053     7.414 r  cmd_parse_i0/bcd_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.414    resp_gen_i0/to_bcd_i0/bcd_out_reg[4]_0
    SLICE_X18Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915    10.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     5.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     7.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     7.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.284     8.479    resp_gen_i0/to_bcd_i0/CLK
    SLICE_X18Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/C
                         clock pessimism             -0.548     7.931    
                         clock uncertainty           -0.060     7.871    
    SLICE_X18Y64         FDRE (Setup_fdre_C_D)        0.072     7.943    resp_gen_i0/to_bcd_i0/bcd_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.679ns (15.762%)  route 3.629ns (84.238%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 3.739 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X10Y51         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.628    -1.105    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.053    -1.052 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.463    -0.589    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.053    -0.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.450    -0.085    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.053    -0.032 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.629     0.597    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.053     0.650 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.369     1.019    cmd_parse_i0/send_resp_type220_in
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.053     1.072 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.344     1.416    cmd_parse_i0/send_resp_type1__8
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053     1.469 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.204     1.673    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.053     1.726 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.541     2.267    cmd_parse_i0/nsamp
    SLICE_X7Y49          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.544     3.739    cmd_parse_i0/CLK
    SLICE_X7Y49          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
                         clock pessimism             -0.628     3.111    
                         clock uncertainty           -0.060     3.051    
    SLICE_X7Y49          FDSE (Setup_fdse_C_CE)      -0.244     2.807    cmd_parse_i0/nsamp_reg[0]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.679ns (15.762%)  route 3.629ns (84.238%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 3.739 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X10Y51         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.628    -1.105    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.053    -1.052 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.463    -0.589    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.053    -0.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.450    -0.085    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.053    -0.032 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.629     0.597    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.053     0.650 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.369     1.019    cmd_parse_i0/send_resp_type220_in
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.053     1.072 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.344     1.416    cmd_parse_i0/send_resp_type1__8
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053     1.469 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.204     1.673    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.053     1.726 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.541     2.267    cmd_parse_i0/nsamp
    SLICE_X7Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.544     3.739    cmd_parse_i0/CLK
    SLICE_X7Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/C
                         clock pessimism             -0.628     3.111    
                         clock uncertainty           -0.060     3.051    
    SLICE_X7Y49          FDRE (Setup_fdre_C_CE)      -0.244     2.807    cmd_parse_i0/nsamp_reg[3]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_rx_clk_core rise@10.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 1.417ns (15.186%)  route 7.914ns (84.814%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.398    -2.045    cmd_parse_i0/CLK
    SLICE_X16Y60         FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.308    -1.737 f  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=16, routed)          0.739    -0.998    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data4[4]
    SLICE_X17Y63         LUT6 (Prop_lut6_I4_O)        0.053    -0.945 f  cmd_parse_i0/bcd_out[17]_i_6/O
                         net (fo=1, routed)           0.301    -0.644    cmd_parse_i0/bcd_out[17]_i_6_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053    -0.591 f  cmd_parse_i0/bcd_out[17]_i_3/O
                         net (fo=15, routed)          0.652     0.062    cmd_parse_i0/bcd_out[17]_i_3_n_0
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.053     0.115 r  cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=10, routed)          0.750     0.865    cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I0_O)        0.053     0.918 r  cmd_parse_i0/bcd_out[15]_i_13/O
                         net (fo=36, routed)          0.675     1.592    cmd_parse_i0/bcd_out[15]_i_13_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.065     1.657 r  cmd_parse_i0/bcd_out[12]_i_27/O
                         net (fo=1, routed)           0.555     2.212    cmd_parse_i0/bcd_out[12]_i_27_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.168     2.380 r  cmd_parse_i0/bcd_out[12]_i_15/O
                         net (fo=10, routed)          0.500     2.881    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.056     2.937 f  cmd_parse_i0/bcd_out[11]_i_56/O
                         net (fo=1, routed)           0.446     3.382    cmd_parse_i0/bcd_out[11]_i_56_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.168     3.550 f  cmd_parse_i0/bcd_out[11]_i_22/O
                         net (fo=1, routed)           0.559     4.109    cmd_parse_i0/bcd_out[11]_i_22_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.053     4.162 r  cmd_parse_i0/bcd_out[11]_i_7/O
                         net (fo=9, routed)           0.745     4.907    cmd_parse_i0/bcd_out[11]_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.960 r  cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=8, routed)           0.381     5.341    cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.053     5.394 r  cmd_parse_i0/bcd_out[7]_i_15/O
                         net (fo=5, routed)           0.590     5.983    cmd_parse_i0/bcd_out[7]_i_15_n_0
    SLICE_X19Y66         LUT2 (Prop_lut2_I1_O)        0.063     6.046 f  cmd_parse_i0/bcd_out[4]_i_4/O
                         net (fo=2, routed)           0.522     6.569    cmd_parse_i0/bcd_out[4]_i_4_n_0
    SLICE_X19Y65         LUT6 (Prop_lut6_I2_O)        0.165     6.734 r  cmd_parse_i0/bcd_out[4]_i_2/O
                         net (fo=7, routed)           0.500     7.233    cmd_parse_i0/bcd_out[4]_i_2_n_0
    SLICE_X19Y64         LUT6 (Prop_lut6_I1_O)        0.053     7.286 r  cmd_parse_i0/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.286    resp_gen_i0/to_bcd_i0/bcd_out_reg[3]_0
    SLICE_X19Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915    10.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     5.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     7.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     7.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.284     8.479    resp_gen_i0/to_bcd_i0/CLK
    SLICE_X19Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/C
                         clock pessimism             -0.548     7.931    
                         clock uncertainty           -0.060     7.871    
    SLICE_X19Y64         FDRE (Setup_fdre_C_D)        0.034     7.905    resp_gen_i0/to_bcd_i0/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_rx_clk_core rise@10.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 1.417ns (15.197%)  route 7.907ns (84.803%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.398    -2.045    cmd_parse_i0/CLK
    SLICE_X16Y60         FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_fdre_C_Q)         0.308    -1.737 f  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=16, routed)          0.739    -0.998    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data4[4]
    SLICE_X17Y63         LUT6 (Prop_lut6_I4_O)        0.053    -0.945 f  cmd_parse_i0/bcd_out[17]_i_6/O
                         net (fo=1, routed)           0.301    -0.644    cmd_parse_i0/bcd_out[17]_i_6_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053    -0.591 f  cmd_parse_i0/bcd_out[17]_i_3/O
                         net (fo=15, routed)          0.652     0.062    cmd_parse_i0/bcd_out[17]_i_3_n_0
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.053     0.115 r  cmd_parse_i0/bcd_out[15]_i_16/O
                         net (fo=10, routed)          0.750     0.865    cmd_parse_i0/bcd_out[15]_i_16_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I0_O)        0.053     0.918 r  cmd_parse_i0/bcd_out[15]_i_13/O
                         net (fo=36, routed)          0.675     1.592    cmd_parse_i0/bcd_out[15]_i_13_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.065     1.657 r  cmd_parse_i0/bcd_out[12]_i_27/O
                         net (fo=1, routed)           0.555     2.212    cmd_parse_i0/bcd_out[12]_i_27_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.168     2.380 r  cmd_parse_i0/bcd_out[12]_i_15/O
                         net (fo=10, routed)          0.500     2.881    cmd_parse_i0/resp_gen_i0/to_bcd_i0/data0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.056     2.937 f  cmd_parse_i0/bcd_out[11]_i_56/O
                         net (fo=1, routed)           0.446     3.382    cmd_parse_i0/bcd_out[11]_i_56_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.168     3.550 f  cmd_parse_i0/bcd_out[11]_i_22/O
                         net (fo=1, routed)           0.559     4.109    cmd_parse_i0/bcd_out[11]_i_22_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.053     4.162 r  cmd_parse_i0/bcd_out[11]_i_7/O
                         net (fo=9, routed)           0.745     4.907    cmd_parse_i0/bcd_out[11]_i_7_n_0
    SLICE_X16Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.960 r  cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=8, routed)           0.381     5.341    cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.053     5.394 r  cmd_parse_i0/bcd_out[7]_i_15/O
                         net (fo=5, routed)           0.590     5.983    cmd_parse_i0/bcd_out[7]_i_15_n_0
    SLICE_X19Y66         LUT2 (Prop_lut2_I1_O)        0.063     6.046 f  cmd_parse_i0/bcd_out[4]_i_4/O
                         net (fo=2, routed)           0.522     6.569    cmd_parse_i0/bcd_out[4]_i_4_n_0
    SLICE_X19Y65         LUT6 (Prop_lut6_I2_O)        0.165     6.734 r  cmd_parse_i0/bcd_out[4]_i_2/O
                         net (fo=7, routed)           0.493     7.226    cmd_parse_i0/bcd_out[4]_i_2_n_0
    SLICE_X19Y64         LUT6 (Prop_lut6_I1_O)        0.053     7.279 r  cmd_parse_i0/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.279    resp_gen_i0/to_bcd_i0/bcd_out_reg[1]_0
    SLICE_X19Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915    10.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     5.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     7.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     7.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.284     8.479    resp_gen_i0/to_bcd_i0/CLK
    SLICE_X19Y64         FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/C
                         clock pessimism             -0.548     7.931    
                         clock uncertainty           -0.060     7.871    
    SLICE_X19Y64         FDRE (Setup_fdre_C_D)        0.035     7.906    resp_gen_i0/to_bcd_i0/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.638ns (16.039%)  route 3.340ns (83.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X10Y51         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.628    -1.105    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.053    -1.052 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.463    -0.589    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.053    -0.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.450    -0.085    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.053    -0.032 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.629     0.597    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.053     0.650 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.239     0.890    cmd_parse_i0/send_resp_type220_in
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.053     0.943 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.454     1.396    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I1_O)        0.065     1.461 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.476     1.937    cmd_parse_i0/speed
    SLICE_X7Y50          FDSE                                         r  cmd_parse_i0/speed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.349     3.544    cmd_parse_i0/CLK
    SLICE_X7Y50          FDSE                                         r  cmd_parse_i0/speed_reg[0]/C
                         clock pessimism             -0.556     2.988    
                         clock uncertainty           -0.060     2.928    
    SLICE_X7Y50          FDSE (Setup_fdse_C_CE)      -0.359     2.569    cmd_parse_i0/speed_reg[0]
  -------------------------------------------------------------------
                         required time                          2.569    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.638ns (16.039%)  route 3.340ns (83.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X10Y51         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.628    -1.105    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.053    -1.052 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.463    -0.589    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.053    -0.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.450    -0.085    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.053    -0.032 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.629     0.597    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.053     0.650 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.239     0.890    cmd_parse_i0/send_resp_type220_in
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.053     0.943 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.454     1.396    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I1_O)        0.065     1.461 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.476     1.937    cmd_parse_i0/speed
    SLICE_X7Y50          FDRE                                         r  cmd_parse_i0/speed_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.349     3.544    cmd_parse_i0/CLK
    SLICE_X7Y50          FDRE                                         r  cmd_parse_i0/speed_reg[10]/C
                         clock pessimism             -0.556     2.988    
                         clock uncertainty           -0.060     2.928    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.359     2.569    cmd_parse_i0/speed_reg[10]
  -------------------------------------------------------------------
                         required time                          2.569    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.638ns (16.039%)  route 3.340ns (83.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 3.544 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X10Y51         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.628    -1.105    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.053    -1.052 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.463    -0.589    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.053    -0.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.450    -0.085    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.053    -0.032 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[2]_i_1/O
                         net (fo=8, routed)           0.629     0.597    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[2]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.053     0.650 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.239     0.890    cmd_parse_i0/send_resp_type220_in
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.053     0.943 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.454     1.396    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I1_O)        0.065     1.461 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.476     1.937    cmd_parse_i0/speed
    SLICE_X7Y50          FDRE                                         r  cmd_parse_i0/speed_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.349     3.544    cmd_parse_i0/CLK
    SLICE_X7Y50          FDRE                                         r  cmd_parse_i0/speed_reg[15]/C
                         clock pessimism             -0.556     2.988    
                         clock uncertainty           -0.060     2.928    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.359     2.569    cmd_parse_i0/speed_reg[15]
  -------------------------------------------------------------------
                         required time                          2.569    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.380%)  route 0.152ns (62.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y45          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.332 r  cmd_parse_i0/cmd_samp_ram_addr_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.180    samp_ram_i0/mem_array_reg_0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.145    -0.229    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.951%)  route 0.195ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y46          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/Q
                         net (fo=1, routed)           0.195    -0.128    samp_ram_i0/mem_array_reg_0[5]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.191    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.782%)  route 0.196ns (66.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y46          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/Q
                         net (fo=1, routed)           0.196    -0.127    samp_ram_i0/mem_array_reg_0[1]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.191    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.078%)  route 0.202ns (66.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y45          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/Q
                         net (fo=1, routed)           0.202    -0.121    samp_ram_i0/mem_array_reg_0[4]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.191    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.530%)  route 0.239ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X5Y52          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.345 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=252, routed)         0.239    -0.106    cmd_parse_i0/rst_clk_rx
    SLICE_X7Y49          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.855    -0.382    cmd_parse_i0/CLK
    SLICE_X7Y49          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
                         clock pessimism              0.203    -0.179    
    SLICE_X7Y49          FDSE (Hold_fdse_C_S)        -0.014    -0.193    cmd_parse_i0/nsamp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.530%)  route 0.239ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X5Y52          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.345 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=252, routed)         0.239    -0.106    cmd_parse_i0/rst_clk_rx
    SLICE_X7Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.855    -0.382    cmd_parse_i0/CLK
    SLICE_X7Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/C
                         clock pessimism              0.203    -0.179    
    SLICE_X7Y49          FDRE (Hold_fdre_C_R)        -0.014    -0.193    cmd_parse_i0/nsamp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.486%)  route 0.198ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y46          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.091    -0.332 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/Q
                         net (fo=1, routed)           0.198    -0.134    samp_ram_i0/mem_array_reg_0[9]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.145    -0.229    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.745%)  route 0.236ns (70.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y46          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/Q
                         net (fo=1, routed)           0.236    -0.087    samp_ram_i0/mem_array_reg_0[2]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.191    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.840%)  route 0.076ns (37.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.550    -0.476    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.300    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X16Y53         LUT6 (Prop_lut6_I4_O)        0.028    -0.272 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000    -0.272    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X16Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.022    -0.465    
    SLICE_X16Y53         FDRE (Hold_fdre_C_D)         0.087    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.533%)  route 0.077ns (37.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.550    -0.476    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.376 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.077    -0.299    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X16Y53         LUT4 (Prop_lut4_I2_O)        0.028    -0.271 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.271    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X16Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.022    -0.465    
    SLICE_X16Y53         FDRE (Hold_fdre_C_D)         0.087    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         5.000       2.817      RAMB18_X0Y18     samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         5.000       2.817      RAMB18_X0Y22     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X15Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X9Y45      cmd_parse_i0/cmd_samp_ram_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X9Y46      cmd_parse_i0/cmd_samp_ram_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X9Y46      cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X9Y46      cmd_parse_i0/cmd_samp_ram_addr_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X22Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X22Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X15Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X15Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X18Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X19Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X18Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X18Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X18Y53     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X22Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X22Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X18Y61     cmd_parse_i0/send_resp_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X23Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X23Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X23Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X23Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X22Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y45      clkx_nsamp_i0/bus_samp_src_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y45      clkx_nsamp_i0/bus_samp_src_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 dac_spi_i0/old_old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_tx_clk_core fall@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.322ns (20.177%)  route 1.274ns (79.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 1.594 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.456    -1.987    dac_spi_i0/clk_tx
    SLICE_X0Y105         FDRE                                         r  dac_spi_i0/old_old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.269    -1.718 r  dac_spi_i0/old_old_active_reg/Q
                         net (fo=1, routed)           0.347    -1.371    dac_spi_i0/out_ddr_flop_spi_clk_i0/old_old_active
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.053    -1.318 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.927    -0.391    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1_n_0
    OLOGIC_X0Y128        ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core fall edge)
                                                      3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism             -0.549     1.045    
                         clock uncertainty           -0.062     0.983    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D2)      -0.569     0.414    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.930ns  (logic 0.269ns (28.916%)  route 0.661ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.456    -1.987    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y105         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.269    -1.718 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.661    -1.057    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg_n_0
    SLICE_X2Y97          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.350     0.545    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X2Y97          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism             -0.638    -0.093    
                         clock uncertainty           -0.062    -0.155    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)       -0.009    -0.164    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.864ns  (logic 0.246ns (28.488%)  route 0.618ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.461    -1.982    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X1Y50          FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.246    -1.736 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.618    -1.118    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X1Y50          FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.350     0.545    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X1Y50          FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.527     0.018    
                         clock uncertainty           -0.062    -0.044    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)       -0.132    -0.176    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.813ns  (logic 0.282ns (34.691%)  route 0.531ns (65.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -1.983ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.460    -1.983    clkx_spd_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.282    -1.701 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.531    -1.170    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X2Y53          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     0.544    clkx_spd_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.527     0.017    
                         clock uncertainty           -0.062    -0.045    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)       -0.080    -0.125    clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.842ns  (logic 0.308ns (36.576%)  route 0.534ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.657    -1.786    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.308    -1.478 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.534    -0.944    rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg_n_0
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.545     0.740    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                         clock pessimism             -0.526     0.214    
                         clock uncertainty           -0.062     0.152    
    SLICE_X2Y48          FDPE (Setup_fdpe_C_D)       -0.009     0.143    rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.752ns  (logic 0.308ns (40.942%)  route 0.444ns (59.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -1.983ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.460    -1.983    clkx_pre_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308    -1.675 r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.444    -1.230    clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X2Y53          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     0.544    clkx_pre_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.527     0.017    
                         clock uncertainty           -0.062    -0.045    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.011    -0.034    clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.700ns  (logic 0.269ns (38.456%)  route 0.431ns (61.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.518 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.431    -1.087    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg_n_0
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     0.739    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                         clock pessimism             -0.526     0.213    
                         clock uncertainty           -0.062     0.151    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)       -0.020     0.131    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.361ns (11.084%)  route 2.896ns (88.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.657    -1.786    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.308    -1.478 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         2.225     0.747    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.053     0.800 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.671     1.471    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X2Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    lb_ctl_i0/debouncer_i0/clk_tx
    SLICE_X2Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[2]/C
                         clock pessimism             -0.628     3.916    
                         clock uncertainty           -0.062     3.854    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.344     3.510    lb_ctl_i0/debouncer_i0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.361ns (11.084%)  route 2.896ns (88.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.657    -1.786    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.308    -1.478 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         2.225     0.747    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.053     0.800 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.671     1.471    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X2Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    lb_ctl_i0/debouncer_i0/clk_tx
    SLICE_X2Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[4]/C
                         clock pessimism             -0.628     3.916    
                         clock uncertainty           -0.062     3.854    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.344     3.510    lb_ctl_i0/debouncer_i0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.361ns (11.186%)  route 2.866ns (88.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 4.543 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.657    -1.786    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X2Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.308    -1.478 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=131, routed)         2.225     0.747    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.053     0.800 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.641     1.442    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X4Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.348     4.543    lb_ctl_i0/debouncer_i0/clk_tx
    SLICE_X4Y92          FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                         clock pessimism             -0.628     3.915    
                         clock uncertainty           -0.062     3.853    
    SLICE_X4Y92          FDSE (Setup_fdse_C_S)       -0.367     3.486    lb_ctl_i0/debouncer_i0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.486    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.147ns (47.776%)  route 0.161ns (52.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.306 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.161    -0.145    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X20Y50         LUT2 (Prop_lut2_I0_O)        0.029    -0.116 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[5]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.096    -0.188    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.761%)  route 0.160ns (52.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.306 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.160    -0.146    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X20Y50         LUT2 (Prop_lut2_I1_O)        0.028    -0.118 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087    -0.197    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.173ns (39.838%)  route 0.261ns (60.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.549    -0.477    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.107    -0.370 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.261    -0.109    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.066    -0.043 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[5]
    SLICE_X22Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.822    -0.415    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism              0.203    -0.212    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.087    -0.125    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.132ns (40.586%)  route 0.193ns (59.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.193    -0.131    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X20Y50         LUT2 (Prop_lut2_I0_O)        0.032    -0.099 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[3]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.096    -0.188    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.722%)  route 0.194ns (60.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.194    -0.130    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X20Y50         LUT2 (Prop_lut2_I1_O)        0.028    -0.102 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[4]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087    -0.197    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.156ns (36.741%)  route 0.269ns (63.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.581    -0.445    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X1Y53          FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.345 f  clk_gen_i0/clk_div_i0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.228    clk_gen_i0/clk_div_i0/cnt_reg_n_0_[15]
    SLICE_X0Y52          LUT5 (Prop_lut5_I3_O)        0.028    -0.200 r  clk_gen_i0/clk_div_i0/en_clk_samp_i_3/O
                         net (fo=1, routed)           0.151    -0.048    clk_gen_i0/clk_div_i0/en_clk_samp_i_3_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.028    -0.020 r  clk_gen_i0/clk_div_i0/en_clk_samp_i_1/O
                         net (fo=1, routed)           0.000    -0.020    clk_gen_i0/clk_div_i0/en_clk_samp_i_1_n_0
    SLICE_X0Y49          FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.856    -0.381    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X0Y49          FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
                         clock pessimism              0.203    -0.178    
    SLICE_X0Y49          FDSE (Hold_fdse_C_D)         0.060    -0.118    clk_gen_i0/clk_div_i0/en_clk_samp_reg
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.127ns (37.020%)  route 0.216ns (62.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.216    -0.108    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[2]
    SLICE_X20Y50         LUT2 (Prop_lut2_I0_O)        0.027    -0.081 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.096    -0.188    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.270    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X23Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.822    -0.415    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.010    -0.425    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.047    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.270    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X23Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.822    -0.415    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.010    -0.425    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.047    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.203%)  route 0.216ns (62.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.602    -0.424    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.216    -0.108    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[2]
    SLICE_X20Y50         LUT2 (Prop_lut2_I1_O)        0.028    -0.080 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[2]
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.750    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X20Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                         clock pessimism              0.203    -0.284    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087    -0.197    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_clk_core
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y22     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            1.600         6.000       4.400      BUFHCE_X0Y0      clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            1.600         6.000       4.400      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.000       4.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y117    lb_ctl_i0/txd_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y59     samp_gen_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y62     samp_gen_i0/led_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y61     samp_gen_i0/led_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y64     samp_gen_i0/led_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y106    samp_gen_i0/led_o_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.000       207.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X22Y54     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X22Y54     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X21Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X21Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X19Y55     uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X19Y55     uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X18Y55     uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X18Y55     uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X22Y54     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X22Y54     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         3.000       2.650      SLICE_X20Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         3.000       2.650      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         3.000       2.650      SLICE_X20Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X21Y50     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X21Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X21Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       95.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.709ns  (logic 0.269ns (37.928%)  route 0.440ns (62.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X3Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDPE (Prop_fdpe_C_Q)         0.269    -1.517 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.440    -1.077    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X3Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -0.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079     0.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.723     0.740    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X3Y48          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism             -0.526     0.214    
                         clock uncertainty           -0.062     0.152    
    SLICE_X3Y48          FDPE (Setup_fdpe_C_D)       -0.034     0.118    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             188.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.481ns (14.705%)  route 2.790ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.576     0.943    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.053     0.996 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489     1.484    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.761    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        189.761    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                188.277    

Slack (MET) :             188.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.481ns (14.705%)  route 2.790ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.576     0.943    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.053     0.996 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489     1.484    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.761    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        189.761    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                188.277    

Slack (MET) :             188.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.481ns (14.705%)  route 2.790ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.576     0.943    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.053     0.996 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489     1.484    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.761    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        189.761    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                188.277    

Slack (MET) :             188.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.481ns (14.705%)  route 2.790ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.576     0.943    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.053     0.996 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489     1.484    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.761    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        189.761    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                188.277    

Slack (MET) :             188.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.481ns (14.705%)  route 2.790ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.576     0.943    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.053     0.996 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489     1.484    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.761    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        189.761    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                188.277    

Slack (MET) :             188.444ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.481ns (14.907%)  route 2.746ns (85.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.423     0.790    samp_gen_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.053     0.843 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.597     1.440    samp_gen_i0/samp_cnt0
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                188.444    

Slack (MET) :             188.444ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.481ns (14.907%)  route 2.746ns (85.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.423     0.790    samp_gen_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.053     0.843 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.597     1.440    samp_gen_i0/samp_cnt0
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                188.444    

Slack (MET) :             188.444ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.481ns (14.907%)  route 2.746ns (85.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.423     0.790    samp_gen_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.053     0.843 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.597     1.440    samp_gen_i0/samp_cnt0
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                188.444    

Slack (MET) :             188.444ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.481ns (14.907%)  route 2.746ns (85.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.750    -1.787    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.518 f  samp_gen_i0/speed_cnt_reg[11]/Q
                         net (fo=2, routed)           0.468    -1.050    samp_gen_i0/speed_cnt_reg[11]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.053    -0.997 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.549    -0.447    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.053    -0.394 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.708     0.314    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.053     0.367 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.423     0.790    samp_gen_i0/speed_cnt_done__3
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.053     0.843 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.597     1.440    samp_gen_i0/samp_cnt0
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                188.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.565%)  route 0.250ns (71.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.250    -0.044    samp_ram_i0/Q[8]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.766%)  route 0.260ns (72.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/samp_cnt_reg[6]/Q
                         net (fo=6, routed)           0.260    -0.034    samp_ram_i0/Q[6]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.685%)  route 0.261ns (72.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.261    -0.033    samp_ram_i0/Q[1]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.566%)  route 0.263ns (72.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.263    -0.031    samp_ram_i0/Q[0]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.521%)  route 0.263ns (72.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.263    -0.031    samp_ram_i0/Q[5]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.531%)  route 0.252ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  samp_gen_i0/samp_cnt_reg[4]/Q
                         net (fo=5, routed)           0.252    -0.051    samp_ram_i0/Q[4]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147    -0.210    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.091ns (26.625%)  route 0.251ns (73.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  samp_gen_i0/samp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.052    samp_ram_i0/Q[2]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.145    -0.212    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.091ns (26.235%)  route 0.256ns (73.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  samp_gen_i0/samp_cnt_reg[9]/Q
                         net (fo=3, routed)           0.256    -0.047    samp_ram_i0/Q[9]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.147    -0.210    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.091ns (23.450%)  route 0.297ns (76.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.297    -0.006    samp_ram_i0/Q[7]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.145    -0.212    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 samp_gen_i0/doing_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/read_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.313%)  route 0.160ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.328    -0.393    samp_gen_i0/clk_samp
    SLICE_X5Y47          FDRE                                         r  samp_gen_i0/doing_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.091    -0.302 r  samp_gen_i0/doing_read_reg/Q
                         net (fo=2, routed)           0.160    -0.142    samp_gen_i0/doing_read
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/read_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.483    -0.381    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/read_done_reg/C
                         clock pessimism              0.023    -0.358    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.003    -0.355    samp_gen_i0/read_done_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 96.000 }
Period(ns):         192.000
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         192.000     189.817    RAMB18_X0Y18  samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X5Y47   samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X4Y48   samp_gen_i0/speed_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X5Y47   samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X5Y47   samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y46   samp_gen_i0/samp_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X7Y45   samp_gen_i0/samp_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y48   samp_gen_i0/speed_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y48   samp_gen_i0/speed_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X4Y49   samp_gen_i0/speed_cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 1.431ns (52.907%)  route 1.274ns (47.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    E17                                               0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    E17                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           1.274     2.705    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X2Y103         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.338     3.533    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X2Y103         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.533    
                         clock uncertainty           -0.155     3.378    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.018     3.360    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.658ns (52.436%)  route 0.597ns (47.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    E17                                               0.000    -0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000    -0.500    rxd_pin
    E17                  IBUF (Prop_ibuf_I_O)         0.658     0.158 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           0.597     0.755    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X2Y103         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.774    -0.463    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X2Y103         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.155    -0.307    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.032    -0.275    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.123ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.754ns  (logic 0.282ns (37.383%)  route 0.472ns (62.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.754    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.123     5.877    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.865ns  (logic 0.308ns (35.600%)  route 0.557ns (64.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.557     0.865    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X18Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.019     6.019    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.762ns  (logic 0.282ns (36.989%)  route 0.480ns (63.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.480     0.762    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X18Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)       -0.082     5.918    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.798ns  (logic 0.308ns (38.578%)  route 0.490ns (61.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.490     0.798    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X19Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.018     5.982    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.656ns  (logic 0.282ns (42.966%)  route 0.374ns (57.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.656    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X17Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.118     5.882    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.882    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.622ns  (logic 0.282ns (45.336%)  route 0.340ns (54.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.340     0.622    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X19Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.121     5.879    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.879    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.667ns  (logic 0.308ns (46.164%)  route 0.359ns (53.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.359     0.667    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X19Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.018     5.982    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.682ns  (logic 0.308ns (45.185%)  route 0.374ns (54.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.374     0.682    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X18Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.018     6.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.661ns  (logic 0.308ns (46.616%)  route 0.353ns (53.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.353     0.661    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X18Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.018     6.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.653ns  (logic 0.308ns (47.145%)  route 0.345ns (52.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.345     0.653    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X18Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.018     6.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  5.365    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.769ns  (logic 0.322ns (18.199%)  route 1.447ns (81.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.656    -1.787    cmd_parse_i0/CLK
    SLICE_X5Y49          FDRE                                         r  cmd_parse_i0/speed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    -1.518 r  cmd_parse_i0/speed_reg[11]/Q
                         net (fo=3, routed)           1.447    -0.070    cmd_parse_i0/speed_reg[15]_0[11]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.053    -0.017 r  cmd_parse_i0/bus_dst[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clkx_spd_i0/D[11]
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.350     3.545    clkx_spd_i0/clk_tx
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[11]/C
                         clock pessimism             -0.725     2.820    
                         clock uncertainty           -0.182     2.638    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.034     2.672    clkx_spd_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.985ns  (logic 0.435ns (21.912%)  route 1.550ns (78.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.598    -1.845    cmd_parse_i0/CLK
    SLICE_X8Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.282    -1.563 r  cmd_parse_i0/nsamp_reg[1]/Q
                         net (fo=3, routed)           1.550    -0.013    cmd_parse_i0/nsamp_reg[10]_0[1]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.153     0.140 r  cmd_parse_i0/bus_dst[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    clkx_nsamp_i0/D[1]
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_nsamp_i0/clk_tx
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.035     2.866    clkx_nsamp_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                          2.866    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.015ns  (logic 0.437ns (21.690%)  route 1.578ns (78.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.598    -1.845    cmd_parse_i0/CLK
    SLICE_X8Y49          FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.282    -1.563 r  cmd_parse_i0/nsamp_reg[9]/Q
                         net (fo=3, routed)           1.578     0.015    cmd_parse_i0/nsamp_reg[10]_0[9]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.155     0.170 r  cmd_parse_i0/bus_dst[9]_i_1/O
                         net (fo=1, routed)           0.000     0.170    clkx_nsamp_i0/D[9]
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_nsamp_i0/clk_tx
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.073     2.905    clkx_nsamp_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          2.905    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.928ns  (logic 0.404ns (20.949%)  route 1.524ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.599    -1.844    cmd_parse_i0/CLK
    SLICE_X11Y48         FDRE                                         r  cmd_parse_i0/nsamp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.246    -1.598 r  cmd_parse_i0/nsamp_reg[10]/Q
                         net (fo=3, routed)           1.524    -0.073    cmd_parse_i0/nsamp_reg[10]_0[10]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.158     0.085 r  cmd_parse_i0/bus_dst[10]_i_2/O
                         net (fo=1, routed)           0.000     0.085    clkx_nsamp_i0/D[10]
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_nsamp_i0/clk_tx
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.034     2.865    clkx_nsamp_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          2.865    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.903ns  (logic 0.361ns (18.974%)  route 1.542ns (81.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    cmd_parse_i0/CLK
    SLICE_X8Y50          FDRE                                         r  cmd_parse_i0/speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  cmd_parse_i0/speed_reg[2]/Q
                         net (fo=3, routed)           1.542    -0.191    cmd_parse_i0/speed_reg[15]_0[2]
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.053    -0.138 r  cmd_parse_i0/bus_dst[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.138    clkx_spd_i0/D[2]
    SLICE_X4Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     3.544    clkx_spd_i0/clk_tx
    SLICE_X4Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
                         clock pessimism             -0.725     2.819    
                         clock uncertainty           -0.182     2.637    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)        0.035     2.672    clkx_spd_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.883ns  (logic 0.361ns (19.171%)  route 1.522ns (80.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    cmd_parse_i0/CLK
    SLICE_X8Y51          FDRE                                         r  cmd_parse_i0/prescale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.308    -1.733 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           1.522    -0.211    cmd_parse_i0/prescale_reg[15]_0[0]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.053    -0.158 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.158    clkx_pre_i0/D[0]
    SLICE_X2Y51          FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.350     3.545    clkx_pre_i0/clk_tx
    SLICE_X2Y51          FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism             -0.725     2.820    
                         clock uncertainty           -0.182     2.638    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.071     2.709    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          2.709    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.878ns  (logic 0.399ns (21.246%)  route 1.479ns (78.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.599    -1.844    cmd_parse_i0/CLK
    SLICE_X11Y48         FDRE                                         r  cmd_parse_i0/nsamp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.246    -1.598 r  cmd_parse_i0/nsamp_reg[5]/Q
                         net (fo=3, routed)           1.479    -0.119    cmd_parse_i0/nsamp_reg[10]_0[5]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.153     0.034 r  cmd_parse_i0/bus_dst[5]_i_1/O
                         net (fo=1, routed)           0.000     0.034    clkx_nsamp_i0/D[5]
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_nsamp_i0/clk_tx
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.072     2.904    clkx_nsamp_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          2.904    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.777ns  (logic 0.435ns (24.485%)  route 1.342ns (75.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -1.983ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.460    -1.983    clkx_spd_i0/CLK
    SLICE_X6Y51          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.282    -1.701 r  clkx_spd_i0/bus_samp_src_reg[6]/Q
                         net (fo=1, routed)           1.342    -0.359    cmd_parse_i0/bus_dst_reg[15][6]
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.153    -0.206 r  cmd_parse_i0/bus_dst[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.206    clkx_spd_i0/D[6]
    SLICE_X5Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     3.544    clkx_spd_i0/clk_tx
    SLICE_X5Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/C
                         clock pessimism             -0.725     2.819    
                         clock uncertainty           -0.182     2.637    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.034     2.671    clkx_spd_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.799ns  (logic 0.361ns (20.064%)  route 1.438ns (79.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.656    -1.787    clkx_nsamp_i0/CLK
    SLICE_X6Y49          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.308    -1.479 r  clkx_nsamp_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           1.438    -0.041    cmd_parse_i0/bus_dst_reg[10][3]
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.053     0.012 r  cmd_parse_i0/bus_dst[3]_i_1/O
                         net (fo=1, routed)           0.000     0.012    clkx_nsamp_i0/D[3]
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_nsamp_i0/clk_tx
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.071     2.903    clkx_nsamp_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          2.903    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_new_stretch_src_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.408ns  (logic 0.246ns (17.475%)  route 1.162ns (82.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.656    -1.787    clkx_nsamp_i0/CLK
    SLICE_X1Y45          FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_src_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.246    -1.541 r  clkx_nsamp_i0/bus_new_stretch_src_reg/Q
                         net (fo=1, routed)           1.162    -0.379    clkx_nsamp_i0/meta_harden_bus_new_i0/Q
    SLICE_X1Y50          FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.350     3.545    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X1Y50          FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                         clock pessimism             -0.725     2.820    
                         clock uncertainty           -0.182     2.638    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)       -0.122     2.516    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  2.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.408%)  route 0.443ns (77.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    cmd_parse_i0/CLK
    SLICE_X5Y49          FDRE                                         r  cmd_parse_i0/speed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  cmd_parse_i0/speed_reg[14]/Q
                         net (fo=3, routed)           0.443     0.150    cmd_parse_i0/speed_reg[15]_0[14]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.028     0.178 r  cmd_parse_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           0.000     0.178    clkx_spd_i0/D[14]
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.784    -0.453    clkx_spd_i0/clk_tx
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[14]/C
                         clock pessimism              0.273    -0.180    
                         clock uncertainty            0.182     0.002    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.061     0.063    clkx_spd_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.146ns (23.472%)  route 0.476ns (76.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    clkx_spd_i0/CLK
    SLICE_X6Y51          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.118    -0.327 r  clkx_spd_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.476     0.149    cmd_parse_i0/bus_dst_reg[15][12]
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.028     0.177 r  cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.000     0.177    clkx_spd_i0/D[12]
    SLICE_X5Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    clkx_spd_i0/clk_tx
    SLICE_X5Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.273    -0.181    
                         clock uncertainty            0.182     0.001    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.060     0.061    clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.173ns (26.051%)  route 0.491ns (73.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    clkx_spd_i0/CLK
    SLICE_X6Y51          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.107    -0.338 r  clkx_spd_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           0.491     0.153    cmd_parse_i0/bus_dst_reg[15][7]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.066     0.219 r  cmd_parse_i0/bus_dst[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.219    clkx_spd_i0/D[7]
    SLICE_X6Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    clkx_spd_i0/clk_tx
    SLICE_X6Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
                         clock pessimism              0.273    -0.181    
                         clock uncertainty            0.182     0.001    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.087     0.088    clkx_spd_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.155ns (24.080%)  route 0.489ns (75.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    clkx_spd_i0/CLK
    SLICE_X4Y50          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.091    -0.354 r  clkx_spd_i0/bus_samp_src_reg[5]/Q
                         net (fo=1, routed)           0.489     0.135    cmd_parse_i0/bus_dst_reg[15][5]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.064     0.199 r  cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.199    clkx_spd_i0/D[5]
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.784    -0.453    clkx_spd_i0/clk_tx
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.273    -0.180    
                         clock uncertainty            0.182     0.002    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.061     0.063    clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.280%)  route 0.536ns (80.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.632    -0.394    clkx_nsamp_i0/CLK
    SLICE_X4Y45          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  clkx_nsamp_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           0.536     0.242    cmd_parse_i0/bus_dst_reg[10][10]
    SLICE_X5Y45          LUT3 (Prop_lut3_I2_O)        0.028     0.270 r  cmd_parse_i0/bus_dst[10]_i_2/O
                         net (fo=1, routed)           0.000     0.270    clkx_nsamp_i0/D[10]
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.854    -0.383    clkx_nsamp_i0/clk_tx
    SLICE_X5Y45          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/C
                         clock pessimism              0.273    -0.110    
                         clock uncertainty            0.182     0.072    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.060     0.132    clkx_nsamp_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.128ns (18.526%)  route 0.563ns (81.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    cmd_parse_i0/CLK
    SLICE_X7Y49          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDSE (Prop_fdse_C_Q)         0.100    -0.293 r  cmd_parse_i0/nsamp_reg[0]/Q
                         net (fo=3, routed)           0.563     0.270    cmd_parse_i0/nsamp_reg[10]_0[0]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.028     0.298 r  cmd_parse_i0/bus_dst[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    clkx_nsamp_i0/D[0]
    SLICE_X6Y46          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.854    -0.383    clkx_nsamp_i0/clk_tx
    SLICE_X6Y46          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
                         clock pessimism              0.273    -0.110    
                         clock uncertainty            0.182     0.072    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.087     0.159    clkx_nsamp_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.146ns (21.703%)  route 0.527ns (78.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    clkx_spd_i0/CLK
    SLICE_X6Y51          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.118    -0.327 r  clkx_spd_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           0.527     0.200    cmd_parse_i0/bus_dst_reg[15][10]
    SLICE_X6Y52          LUT3 (Prop_lut3_I2_O)        0.028     0.228 r  cmd_parse_i0/bus_dst[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    clkx_spd_i0/D[10]
    SLICE_X6Y52          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    clkx_spd_i0/clk_tx
    SLICE_X6Y52          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
                         clock pessimism              0.273    -0.181    
                         clock uncertainty            0.182     0.001    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.087     0.088    clkx_spd_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.634%)  route 0.529ns (78.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    clkx_spd_i0/CLK
    SLICE_X6Y51          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.118    -0.327 r  clkx_spd_i0/bus_samp_src_reg[15]/Q
                         net (fo=1, routed)           0.529     0.202    cmd_parse_i0/bus_dst_reg[15][15]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.028     0.230 r  cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.000     0.230    clkx_spd_i0/D[15]
    SLICE_X6Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    clkx_spd_i0/clk_tx
    SLICE_X6Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.273    -0.181    
                         clock uncertainty            0.182     0.001    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.087     0.088    clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.173ns (24.880%)  route 0.522ns (75.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    clkx_nsamp_i0/CLK
    SLICE_X6Y49          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.107    -0.286 r  clkx_nsamp_i0/bus_samp_src_reg[8]/Q
                         net (fo=1, routed)           0.522     0.236    cmd_parse_i0/bus_dst_reg[10][8]
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.066     0.302 r  cmd_parse_i0/bus_dst[8]_i_1/O
                         net (fo=1, routed)           0.000     0.302    clkx_nsamp_i0/D[8]
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    clkx_nsamp_i0/clk_tx
    SLICE_X6Y48          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[8]/C
                         clock pessimism              0.273    -0.109    
                         clock uncertainty            0.182     0.073    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.087     0.160    clkx_nsamp_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cmd_parse_i0/prescale_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.155ns (22.918%)  route 0.521ns (77.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581    -0.445    cmd_parse_i0/CLK
    SLICE_X5Y50          FDRE                                         r  cmd_parse_i0/prescale_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.091    -0.354 r  cmd_parse_i0/prescale_reg[6]/Q
                         net (fo=3, routed)           0.521     0.167    cmd_parse_i0/prescale_reg[15]_0[6]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.064     0.231 r  cmd_parse_i0/bus_dst[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.231    clkx_pre_i0/D[6]
    SLICE_X2Y51          FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.784    -0.453    clkx_pre_i0/clk_tx
    SLICE_X2Y51          FDRE                                         r  clkx_pre_i0/bus_dst_reg[6]/C
                         clock pessimism              0.273    -0.180    
                         clock uncertainty            0.182     0.002    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.087     0.089    clkx_pre_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.907ns (32.787%)  route 1.859ns (67.213%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.812ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.725    -1.812    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.748    -1.064 r  samp_ram_i0/mem_array_reg/DOBDO[8]
                         net (fo=2, routed)           1.068     0.004    samp_ram_i0/D[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.053     0.057 r  samp_ram_i0/spi_mosi_i_8/O
                         net (fo=1, routed)           0.653     0.710    samp_ram_i0/spi_mosi_i_8_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.053     0.763 r  samp_ram_i0/spi_mosi_i_4/O
                         net (fo=1, routed)           0.138     0.901    dac_spi_i0/spi_mosi_reg_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I3_O)        0.053     0.954 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     0.954    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X2Y46          FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X2Y46          FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X2Y46          FDSE (Setup_fdse_C_D)        0.071     4.110    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.375ns (18.798%)  route 1.620ns (81.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.451    -0.130    dac_spi_i0/active
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.053    -0.077 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.286     0.209    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.244     3.795    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.375ns (18.798%)  route 1.620ns (81.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.451    -0.130    dac_spi_i0/active
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.053    -0.077 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.286     0.209    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.244     3.795    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.375ns (18.798%)  route 1.620ns (81.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.451    -0.130    dac_spi_i0/active
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.053    -0.077 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.286     0.209    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.244     3.795    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.375ns (18.798%)  route 1.620ns (81.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.451    -0.130    dac_spi_i0/active
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.053    -0.077 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.286     0.209    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.244     3.795    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.375ns (19.045%)  route 1.594ns (80.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.711     0.130    dac_spi_i0/active
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.053     0.183 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.183    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.035     4.074    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.375ns (19.111%)  route 1.587ns (80.889%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4.739 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.883    -0.634    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.053    -0.581 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.705     0.123    dac_spi_i0/active
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.053     0.176 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    dac_spi_i0/active_i_1__0_n_0
    SLICE_X1Y46          FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     4.739    dac_spi_i0/clk_tx
    SLICE_X1Y46          FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism             -0.638     4.101    
                         clock uncertainty           -0.062     4.039    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.035     4.074    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          4.074    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.269ns (19.651%)  route 1.100ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 4.529 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X1Y47          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           1.100    -0.417    samp_gen_i0/led_clk_samp[7]
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.334     4.529    samp_gen_i0/clk_tx
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism             -0.638     3.891    
                         clock uncertainty           -0.062     3.829    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.032     3.797    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.269ns (20.060%)  route 1.072ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 4.529 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X0Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           1.072    -0.445    samp_gen_i0/led_clk_samp[6]
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.334     4.529    samp_gen_i0/clk_tx
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism             -0.638     3.891    
                         clock uncertainty           -0.062     3.829    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.032     3.797    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.269ns (20.522%)  route 1.042ns (79.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 4.529 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X0Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           1.042    -0.475    samp_gen_i0/led_clk_samp[4]
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.334     4.529    samp_gen_i0/clk_tx
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism             -0.638     3.891    
                         clock uncertainty           -0.062     3.829    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.034     3.795    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  4.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.317%)  route 0.219ns (68.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.219    -0.072    samp_gen_i0/led_clk_samp[2]
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    samp_gen_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.045    -0.198    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.911%)  route 0.331ns (72.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.331     0.040    dac_spi_i0/samp_val
    SLICE_X3Y46          LUT6 (Prop_lut6_I4_O)        0.028     0.068 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.068    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    dac_spi_i0/clk_tx
    SLICE_X3Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.060    -0.111    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.100ns (26.711%)  route 0.274ns (73.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.017    samp_gen_i0/led_clk_samp[3]
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    samp_gen_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.045    -0.198    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.233%)  route 0.296ns (74.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.327    -0.394    samp_gen_i0/clk_samp
    SLICE_X5Y46          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.296     0.002    samp_gen_i0/led_clk_samp[1]
    SLICE_X0Y58          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.782    -0.455    samp_gen_i0/clk_tx
    SLICE_X0Y58          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.211    -0.244    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.040    -0.204    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.118ns (27.665%)  route 0.309ns (72.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X2Y47          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118    -0.273 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.309     0.036    samp_gen_i0/led_clk_samp[0]
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    samp_gen_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.038    -0.205    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.625%)  route 0.464ns (78.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.464     0.173    dac_spi_i0/samp_val
    SLICE_X0Y46          LUT6 (Prop_lut6_I4_O)        0.028     0.201 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.201    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.061    -0.110    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.024%)  route 0.481ns (78.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.481     0.190    dac_spi_i0/samp_val
    SLICE_X0Y49          LUT4 (Prop_lut4_I3_O)        0.028     0.218 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.000     0.218    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X0Y49          FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.856    -0.381    dac_spi_i0/clk_tx
    SLICE_X0Y49          FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.211    -0.170    
    SLICE_X0Y49          FDSE (Hold_fdse_C_D)         0.061    -0.109    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.100ns (19.464%)  route 0.414ns (80.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X0Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.414     0.123    samp_gen_i0/led_clk_samp[5]
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.767    -0.470    samp_gen_i0/clk_tx
    SLICE_X0Y74          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.211    -0.259    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.038    -0.221    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.212%)  route 0.538ns (80.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.538     0.247    dac_spi_i0/samp_val
    SLICE_X0Y46          LUT6 (Prop_lut6_I4_O)        0.028     0.275 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.275    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.060    -0.111    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.065%)  route 0.543ns (80.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y47          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.543     0.252    dac_spi_i0/samp_val
    SLICE_X0Y46          LUT5 (Prop_lut5_I3_O)        0.028     0.280 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.280    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    dac_spi_i0/clk_tx
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.060    -0.111    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.428ns (44.451%)  route 1.785ns (55.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 4.533 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.000    lb_sel_pin
    C17                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           1.785     3.213    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X0Y105         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.338     4.533    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y105         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.533    
                         clock uncertainty           -0.147     4.386    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.045     4.341    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.655ns (42.933%)  route 0.871ns (57.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    C17                                               0.000    -0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000    -0.500    lb_sel_pin
    C17                  IBUF (Prop_ibuf_I_O)         0.655     0.155 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           0.871     1.026    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X0Y105         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.774    -0.463    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y105         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.463    
                         clock uncertainty            0.147    -0.316    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.038    -0.278    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.652ns  (logic 0.863ns (23.628%)  route 2.789ns (76.372%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 190.739 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.607   187.317    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.053   187.370 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.496   187.866    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.722   190.739    samp_gen_i0/clk_samp
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism             -0.638   190.101    
                         clock uncertainty           -0.062   190.039    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244   189.795    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        189.795    
                         arrival time                        -187.866    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.652ns  (logic 0.863ns (23.628%)  route 2.789ns (76.372%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 190.739 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.607   187.317    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.053   187.370 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.496   187.866    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.722   190.739    samp_gen_i0/clk_samp
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism             -0.638   190.101    
                         clock uncertainty           -0.062   190.039    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244   189.795    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        189.795    
                         arrival time                        -187.866    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.652ns  (logic 0.863ns (23.628%)  route 2.789ns (76.372%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 190.739 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.607   187.317    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.053   187.370 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.496   187.866    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.722   190.739    samp_gen_i0/clk_samp
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism             -0.638   190.101    
                         clock uncertainty           -0.062   190.039    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244   189.795    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        189.795    
                         arrival time                        -187.866    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.652ns  (logic 0.863ns (23.628%)  route 2.789ns (76.372%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 190.739 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.607   187.317    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.053   187.370 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.496   187.866    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.722   190.739    samp_gen_i0/clk_samp
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.638   190.101    
                         clock uncertainty           -0.062   190.039    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244   189.795    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        189.795    
                         arrival time                        -187.866    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.524ns  (logic 0.863ns (24.487%)  route 2.661ns (75.513%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.486   187.196    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.053   187.249 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489   187.738    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.671    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        189.671    
                         arrival time                        -187.738    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.524ns  (logic 0.863ns (24.487%)  route 2.661ns (75.513%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.486   187.196    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.053   187.249 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489   187.738    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.671    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        189.671    
                         arrival time                        -187.738    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.524ns  (logic 0.863ns (24.487%)  route 2.661ns (75.513%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.486   187.196    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.053   187.249 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489   187.738    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.671    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        189.671    
                         arrival time                        -187.738    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.524ns  (logic 0.863ns (24.487%)  route 2.661ns (75.513%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.486   187.196    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.053   187.249 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489   187.738    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.671    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        189.671    
                         arrival time                        -187.738    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.524ns  (logic 0.863ns (24.487%)  route 2.661ns (75.513%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.486   187.196    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.053   187.249 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.489   187.738    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X7Y45          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.367   189.671    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        189.671    
                         arrival time                        -187.738    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.637ns  (logic 0.863ns (23.730%)  route 2.774ns (76.270%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 190.739 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 184.213 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656   184.213    clkx_nsamp_i0/clk_tx
    SLICE_X6Y47          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.308   184.521 r  clkx_nsamp_i0/bus_dst_reg[2]/Q
                         net (fo=4, routed)           0.702   185.223    clkx_nsamp_i0/bus_dst_reg[2]_0[2]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.053   185.276 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.667   185.943    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.063   186.006 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.317   186.324    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.170   186.494 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   186.494    samp_gen_i0/S[2]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216   186.710 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.607   187.317    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.053   187.370 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.480   187.850    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.722   190.739    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism             -0.638   190.101    
                         clock uncertainty           -0.062   190.039    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.244   189.795    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        189.795    
                         arrival time                        -187.850    
  -------------------------------------------------------------------
                         slack                                  1.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.197ns (46.613%)  route 0.226ns (53.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.581    -0.445    clkx_spd_i0/clk_tx
    SLICE_X6Y52          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.118    -0.327 f  clkx_spd_i0/bus_dst_reg[10]/Q
                         net (fo=1, routed)           0.226    -0.101    samp_gen_i0/speed_cnt_reg[15]_0[10]
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.028    -0.073 r  samp_gen_i0/speed_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.073    samp_gen_i0/speed_cnt[8]_i_3_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.022 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.022    samp_gen_i0/speed_cnt_reg[8]_i_1_n_5
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.482    -0.382    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.071    -0.100    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.221ns (49.482%)  route 0.226ns (50.518%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.581    -0.445    clkx_spd_i0/clk_tx
    SLICE_X6Y52          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.118    -0.327 f  clkx_spd_i0/bus_dst_reg[10]/Q
                         net (fo=1, routed)           0.226    -0.101    samp_gen_i0/speed_cnt_reg[15]_0[10]
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.028    -0.073 r  samp_gen_i0/speed_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.073    samp_gen_i0/speed_cnt[8]_i_3_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     0.002 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.002    samp_gen_i0/speed_cnt_reg[8]_i_1_n_4
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.482    -0.382    samp_gen_i0/clk_samp
    SLICE_X4Y48          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.071    -0.100    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.195ns (43.254%)  route 0.256ns (56.746%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.581    -0.445    clkx_spd_i0/clk_tx
    SLICE_X6Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.118    -0.327 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=1, routed)           0.256    -0.071    samp_gen_i0/speed_cnt_reg[15]_0[7]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.028    -0.043 r  samp_gen_i0/speed_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    samp_gen_i0/speed_cnt[4]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.006 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    samp_gen_i0/speed_cnt_reg[4]_i_1_n_4
    SLICE_X4Y47          FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.482    -0.382    samp_gen_i0/clk_samp
    SLICE_X4Y47          FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071    -0.100    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.283%)  route 0.271ns (59.717%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.582    -0.444    clkx_spd_i0/clk_tx
    SLICE_X3Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.100    -0.344 f  clkx_spd_i0/bus_dst_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.073    samp_gen_i0/speed_cnt_reg[15]_0[0]
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.028    -0.045 r  samp_gen_i0/speed_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.045    samp_gen_i0/speed_cnt[0]_i_7_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.010 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.010    samp_gen_i0/speed_cnt_reg[0]_i_2_n_7
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.071    -0.101    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.177ns (42.920%)  route 0.235ns (57.080%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.635    -0.391    clkx_spd_i0/clk_tx
    SLICE_X3Y49          FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.291 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.056    samp_gen_i0/speed_cnt_reg[15]_0[1]
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.028    -0.028 r  samp_gen_i0/speed_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.028    samp_gen_i0/speed_cnt[0]_i_6_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.021 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.021    samp_gen_i0/speed_cnt_reg[0]_i_2_n_6
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.071    -0.101    samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.195ns (41.544%)  route 0.274ns (58.456%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.582    -0.444    clkx_spd_i0/clk_tx
    SLICE_X2Y50          FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.118    -0.326 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.274    -0.052    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.028    -0.024 r  samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.024    samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.025 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.025    samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.482    -0.382    samp_gen_i0/clk_samp
    SLICE_X4Y49          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.211    -0.171    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.071    -0.100    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.177ns (37.652%)  route 0.293ns (62.348%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.581    -0.445    clkx_spd_i0/clk_tx
    SLICE_X4Y51          FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.345 f  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=1, routed)           0.293    -0.052    samp_gen_i0/speed_cnt_reg[15]_0[3]
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.028    -0.024 r  samp_gen_i0/speed_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.024    samp_gen_i0/speed_cnt[0]_i_4_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.025 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.025    samp_gen_i0/speed_cnt_reg[0]_i_2_n_4
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X4Y46          FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.071    -0.101    samp_gen_i0/speed_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.890%)  route 0.185ns (54.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.633    -0.393    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.091    -0.302 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/Q
                         net (fo=5, routed)           0.083    -0.219    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_clk_tx
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.066    -0.153 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.103    -0.051    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X7Y46          FDRE (Hold_fdre_C_R)        -0.014    -0.186    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.890%)  route 0.185ns (54.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.633    -0.393    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.091    -0.302 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/Q
                         net (fo=5, routed)           0.083    -0.219    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_clk_tx
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.066    -0.153 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.103    -0.051    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X7Y46          FDRE (Hold_fdre_C_R)        -0.014    -0.186    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.890%)  route 0.185ns (54.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.633    -0.393    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_tx
    SLICE_X7Y47          FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.091    -0.302 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/Q
                         net (fo=5, routed)           0.083    -0.219    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_clk_tx
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.066    -0.153 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.103    -0.051    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X7Y46          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X7Y46          FDRE (Hold_fdre_C_R)        -0.014    -0.186    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 3.197ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.573    -1.870    dac_spi_i0/clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.415    -1.455 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.000    -1.455    dac_cs_n_o
    E15                  OBUF (Prop_obuf_I_O)         2.782     1.327 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     1.327    dac_cs_n_pin
    E15                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 3.190ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.579    -1.864    dac_spi_i0/clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.415    -1.449 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.000    -1.449    dac_clr_n_o
    G15                  OBUF (Prop_obuf_I_O)         2.775     1.326 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     1.326    dac_clr_n_pin
    G15                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 3.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.577    -1.866    dac_spi_i0/clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        FDRE (Prop_fdre_C_Q)         0.415    -1.451 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.000    -1.451    spi_mosi_o
    G19                  OBUF (Prop_obuf_I_O)         2.756     1.306 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     1.306    spi_mosi_pin
    G19                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.875ns  (logic 2.875ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.402ns = ( 4.598 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.403     4.598    dac_spi_i0/clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        FDRE (Prop_fdre_C_Q)         0.383     4.981 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.000     4.981    spi_mosi_o
    G19                  OBUF (Prop_obuf_I_O)         2.492     7.473 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     7.473    spi_mosi_pin
    G19                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.473    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.893ns  (logic 2.893ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.400ns = ( 4.600 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.405     4.600    dac_spi_i0/clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.383     4.983 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.000     4.983    dac_clr_n_o
    G15                  OBUF (Prop_obuf_I_O)         2.510     7.493 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     7.493    dac_clr_n_pin
    G15                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.493    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.900ns  (logic 2.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.405ns = ( 4.595 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.400     4.595    dac_spi_i0/clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.383     4.978 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.000     4.978    dac_cs_n_o
    E15                  OBUF (Prop_obuf_I_O)         2.517     7.495 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     7.495    dac_cs_n_pin
    E15                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.495    
  -------------------------------------------------------------------
                         slack                                  1.611    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.859ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.804    -0.433    samp_gen_i0/clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        FDRE (Prop_fdre_C_Q)         0.221    -0.212 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.000    -0.212    led_o[6]
    M17                  OBUF (Prop_obuf_I_O)         1.638     1.426 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.426    led_pins[6]
    M17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.843ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.804    -0.433    samp_gen_i0/clk_tx
    OLOGIC_X0Y103        FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.221    -0.212 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.000    -0.212    led_o[5]
    L18                  OBUF (Prop_obuf_I_O)         1.622     1.410 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.410    led_pins[5]
    L18                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 1.839ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.803    -0.434    samp_gen_i0/clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.221    -0.213 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.000    -0.213    led_o[4]
    K16                  OBUF (Prop_obuf_I_O)         1.618     1.405 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.405    led_pins[4]
    K16                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 1.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.797    -0.440    lb_ctl_i0/clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        FDRE (Prop_fdre_C_Q)         0.221    -0.219 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.000    -0.219    txd_o
    F20                  OBUF (Prop_obuf_I_O)         1.623     1.404 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.404    txd_pin
    F20                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 1.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.805    -0.432    samp_gen_i0/clk_tx
    OLOGIC_X0Y101        FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        FDRE (Prop_fdre_C_Q)         0.221    -0.211 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.000    -0.211    led_o[7]
    K18                  OBUF (Prop_obuf_I_O)         1.601     1.390 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.390    led_pins[7]
    K18                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 1.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.808    -0.429    samp_gen_i0/clk_tx
    OLOGIC_X0Y64         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         FDRE (Prop_fdre_C_Q)         0.221    -0.208 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.000    -0.208    led_o[3]
    J26                  OBUF (Prop_obuf_I_O)         1.210     1.002 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     1.002    led_pins[3]
    J26                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 1.420ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y61         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[2]
    G21                  OBUF (Prop_obuf_I_O)         1.199     0.994 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.994    led_pins[2]
    G21                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 1.417ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y62         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y62         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[1]
    H21                  OBUF (Prop_obuf_I_O)         1.196     0.992 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.992    led_pins[1]
    H21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 1.415ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y59         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[0]
    H24                  OBUF (Prop_obuf_I_O)         1.194     0.989 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.989    led_pins[0]
    H24                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 1.157ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y59         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[0]
    H24                  OBUF (Prop_obuf_I_O)         0.965     0.732 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.732    led_pins[0]
    H24                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 1.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y62         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y62         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[1]
    H21                  OBUF (Prop_obuf_I_O)         0.968     0.735 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.735    led_pins[1]
    H21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 1.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y61         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[2]
    G21                  OBUF (Prop_obuf_I_O)         0.970     0.737 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.737    led_pins[2]
    G21                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 1.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.599    -0.427    samp_gen_i0/clk_tx
    OLOGIC_X0Y64         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         FDRE (Prop_fdre_C_Q)         0.192    -0.235 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.000    -0.235    led_o[3]
    J26                  OBUF (Prop_obuf_I_O)         0.981     0.746 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     0.746    led_pins[3]
    J26                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 1.504ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y101        FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[7]
    K18                  OBUF (Prop_obuf_I_O)         1.312     1.067 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.067    led_pins[7]
    K18                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.583    -0.443    lb_ctl_i0/clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        FDRE (Prop_fdre_C_Q)         0.192    -0.251 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.000    -0.251    txd_o
    F20                  OBUF (Prop_obuf_I_O)         1.334     1.083 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.083    txd_pin
    F20                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 1.521ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.588    -0.438    samp_gen_i0/clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.192    -0.246 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.000    -0.246    led_o[4]
    K16                  OBUF (Prop_obuf_I_O)         1.329     1.083 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.083    led_pins[4]
    K16                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 1.525ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y103        FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[5]
    L18                  OBUF (Prop_obuf_I_O)         1.333     1.088 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.088    led_pins[5]
    L18                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.541ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[6]
    M17                  OBUF (Prop_obuf_I_O)         1.349     1.104 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.104    led_pins[6]
    M17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.457    





