--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1186 paths analyzed, 427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.909ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[6].U_TQ (SLICE_X48Y53.BX), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_1 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.909ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_1 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.YQ      Tcko                  0.587   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_1
    SLICE_X50Y74.F1      net (fanout=3)        0.792   vga_timer/CounterY<1>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.X       Tilo                  0.704   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
    SLICE_X48Y53.BX      net (fanout=3)        1.552   VGA_BLUE_OBUF
    SLICE_X48Y53.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.909ns (2.410ns logic, 6.499ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_2 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.XQ      Tcko                  0.591   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    SLICE_X50Y74.F2      net (fanout=4)        0.522   vga_timer/CounterY<2>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.X       Tilo                  0.704   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
    SLICE_X48Y53.BX      net (fanout=3)        1.552   VGA_BLUE_OBUF
    SLICE_X48Y53.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (2.414ns logic, 6.229ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_0 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_0 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.XQ      Tcko                  0.591   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    SLICE_X50Y74.F3      net (fanout=4)        0.501   vga_timer/CounterY<0>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.X       Tilo                  0.704   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
    SLICE_X48Y53.BX      net (fanout=3)        1.552   VGA_BLUE_OBUF
    SLICE_X48Y53.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (2.414ns logic, 6.208ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[2].U_TQ (SLICE_X53Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/vga_VS (FF)
  Destination:          ila/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/vga_VS to ila/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.XQ      Tcko                  0.592   vga_timer/vga_VS
                                                       vga_timer/vga_VS
    SLICE_X53Y62.BY      net (fanout=2)        7.315   vga_timer/vga_VS
    SLICE_X53Y62.CLK     Tdick                 0.361   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.268ns (0.953ns logic, 7.315ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X51Y73.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_1 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_1 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.YQ      Tcko                  0.587   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_1
    SLICE_X50Y74.F1      net (fanout=3)        0.792   vga_timer/CounterY<1>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.CLK     Tfck                  0.837   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (2.183ns logic, 4.947ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_2 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.XQ      Tcko                  0.591   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    SLICE_X50Y74.F2      net (fanout=4)        0.522   vga_timer/CounterY<2>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.CLK     Tfck                  0.837   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (2.187ns logic, 4.677ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_0 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_0 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.XQ      Tcko                  0.591   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    SLICE_X50Y74.F3      net (fanout=4)        0.501   vga_timer/CounterY<0>
    SLICE_X50Y74.X       Tilo                  0.759   N6
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW1
    SLICE_X51Y73.F3      net (fanout=1)        4.155   N6
    SLICE_X51Y73.CLK     Tfck                  0.837   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (2.187ns logic, 4.656ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X51Y73.F2), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_6 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Skew:      2.405ns (1.642 - -0.763)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_6 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.473   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    SLICE_X53Y75.F2      net (fanout=4)        0.494   vga_timer/CounterY<6>
    SLICE_X53Y75.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg121
                                                       ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.F2      net (fanout=1)        0.573   ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.552ns logic, 1.067ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      2.405ns (1.642 - -0.763)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_4 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.XQ      Tcko                  0.473   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    SLICE_X53Y75.F1      net (fanout=3)        0.657   vga_timer/CounterY<4>
    SLICE_X53Y75.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg121
                                                       ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.F2      net (fanout=1)        0.573   ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.552ns logic, 1.230ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.963ns (Levels of Logic = 2)
  Clock Path Skew:      2.405ns (1.642 - -0.763)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_5 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.YQ      Tcko                  0.470   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    SLICE_X53Y75.F3      net (fanout=4)        0.841   vga_timer/CounterY<5>
    SLICE_X53Y75.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg121
                                                       ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.F2      net (fanout=1)        0.573   ttt_logic/Mmux_vga_blue_reg121
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (1.549ns logic, 1.414ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[7].U_TQ (SLICE_X48Y53.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_rst/sync_out (FF)
  Destination:          ila/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 1)
  Clock Path Skew:      2.374ns (1.633 - -0.741)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_rst/sync_out to ila/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.YQ      Tcko                  0.470   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    SLICE_X48Y53.G4      net (fanout=2)        1.731   debounce_rst/sync_out
    SLICE_X48Y53.CLK     Tckg        (-Th)    -0.560   ila/U0/iTRIG_IN<6>
                                                       oneshot/oneshot_out1
                                                       ila/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.030ns logic, 1.731ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X51Y73.F4), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 3)
  Clock Path Skew:      2.397ns (1.642 - -0.755)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_5 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.YQ      Tcko                  0.470   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X50Y76.G3      net (fanout=6)        0.412   vga_timer/CounterX<5>
    SLICE_X50Y76.Y       Tilo                  0.607   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.G1      net (fanout=1)        0.358   ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.Y       Tilo                  0.563   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW0
    SLICE_X51Y73.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1146_SW0/O
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (2.156ns logic, 0.788ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_1 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 3)
  Clock Path Skew:      2.398ns (1.642 - -0.756)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_1 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.470   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    SLICE_X50Y76.G4      net (fanout=5)        0.455   vga_timer/CounterX<1>
    SLICE_X50Y76.Y       Tilo                  0.607   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.G1      net (fanout=1)        0.358   ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.Y       Tilo                  0.563   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW0
    SLICE_X51Y73.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1146_SW0/O
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (2.156ns logic, 0.831ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.996ns (Levels of Logic = 3)
  Clock Path Skew:      2.398ns (1.642 - -0.756)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_3 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.YQ      Tcko                  0.470   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X50Y76.G2      net (fanout=5)        0.464   vga_timer/CounterX<3>
    SLICE_X50Y76.Y       Tilo                  0.607   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.G1      net (fanout=1)        0.358   ttt_logic/Mmux_vga_blue_reg1108
    SLICE_X51Y73.Y       Tilo                  0.563   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146_SW0
    SLICE_X51Y73.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1146_SW0/O
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1146
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (2.156ns logic, 0.840ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 692 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point debounce_rst/sync_out (SLICE_X29Y50.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_14 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.093 - 0.098)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_14 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y91.XQ      Tcko                  0.591   debounce_rst/count<14>
                                                       debounce_rst/count_14
    SLICE_X22Y88.F2      net (fanout=2)        1.054   debounce_rst/count<14>
    SLICE_X22Y88.X       Tilo                  0.759   debounce_rst/out4
                                                       debounce_rst/out4
    SLICE_X22Y84.F1      net (fanout=1)        0.369   debounce_rst/out4
    SLICE_X22Y84.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y50.CE      net (fanout=9)        2.157   debounce_rst/count_MAX
    SLICE_X29Y50.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (2.664ns logic, 3.580ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_13 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.093 - 0.098)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_13 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.YQ      Tcko                  0.587   debounce_rst/count<12>
                                                       debounce_rst/count_13
    SLICE_X22Y86.F2      net (fanout=2)        0.677   debounce_rst/count<13>
    SLICE_X22Y86.X       Tilo                  0.759   debounce_rst/out1
                                                       debounce_rst/out1
    SLICE_X22Y84.F2      net (fanout=1)        0.361   debounce_rst/out1
    SLICE_X22Y84.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y50.CE      net (fanout=9)        2.157   debounce_rst/count_MAX
    SLICE_X29Y50.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (2.660ns logic, 3.195ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_12 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.093 - 0.098)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_12 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.XQ      Tcko                  0.591   debounce_rst/count<12>
                                                       debounce_rst/count_12
    SLICE_X22Y84.G3      net (fanout=2)        0.910   debounce_rst/count<12>
    SLICE_X22Y84.Y       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out16
    SLICE_X22Y84.F4      net (fanout=1)        0.023   debounce_rst/out16
    SLICE_X22Y84.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y50.CE      net (fanout=9)        2.157   debounce_rst/count_MAX
    SLICE_X29Y50.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (2.664ns logic, 3.090ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_8 (SLICE_X51Y78.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.009 - 0.015)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X50Y79.G2      net (fanout=5)        1.480   vga_timer/CounterX<2>
    SLICE_X50Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y78.CE      net (fanout=11)       1.426   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y78.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (2.664ns logic, 2.929ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_0 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.009 - 0.015)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_0 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.XQ      Tcko                  0.591   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    SLICE_X50Y76.F2      net (fanout=6)        0.858   vga_timer/CounterX<0>
    SLICE_X50Y76.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y79.F1      net (fanout=1)        0.409   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y78.CE      net (fanout=11)       1.426   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y78.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (2.664ns logic, 2.693ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.009 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X50Y79.G1      net (fanout=6)        1.129   vga_timer/CounterX<4>
    SLICE_X50Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y78.CE      net (fanout=11)       1.426   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y78.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (2.664ns logic, 2.578ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_0 (SLICE_X51Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterY_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.010 - 0.015)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X50Y79.G2      net (fanout=5)        1.480   vga_timer/CounterX<2>
    SLICE_X50Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y74.CE      net (fanout=11)       1.200   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y74.CLK     Tceck                 0.555   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (2.664ns logic, 2.703ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_0 (FF)
  Destination:          vga_timer/CounterY_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.010 - 0.015)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_0 to vga_timer/CounterY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.XQ      Tcko                  0.591   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    SLICE_X50Y76.F2      net (fanout=6)        0.858   vga_timer/CounterX<0>
    SLICE_X50Y76.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y79.F1      net (fanout=1)        0.409   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y74.CE      net (fanout=11)       1.200   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y74.CLK     Tceck                 0.555   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (2.664ns logic, 2.467ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.010 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X50Y79.G1      net (fanout=6)        1.129   vga_timer/CounterX<4>
    SLICE_X50Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X50Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X51Y74.CE      net (fanout=11)       1.200   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X51Y74.CLK     Tceck                 0.555   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (2.664ns logic, 2.352ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_HS (SLICE_X52Y78.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_8 (FF)
  Destination:          vga_timer/vga_HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_8 to vga_timer/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.XQ      Tcko                  0.473   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    SLICE_X52Y78.F2      net (fanout=6)        0.410   vga_timer/CounterX<8>
    SLICE_X52Y78.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_HS
                                                       vga_timer/CounterX[9]_PWR_10_o_equal_11_o<9>
                                                       vga_timer/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (1.033ns logic, 0.410ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X50Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X50Y75.F4      net (fanout=2)        0.472   vga_timer/vga_on
    SLICE_X50Y75.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (1.034ns logic, 0.472ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_rst/count_2 (SLICE_X23Y85.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_rst/count_2 (FF)
  Destination:          debounce_rst/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_rst/count_2 to debounce_rst/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y85.XQ      Tcko                  0.473   debounce_rst/count<2>
                                                       debounce_rst/count_2
    SLICE_X23Y85.F4      net (fanout=2)        0.340   debounce_rst/count<2>
    SLICE_X23Y85.CLK     Tckf        (-Th)    -0.801   debounce_rst/count<2>
                                                       debounce_rst/count<2>_rt
                                                       debounce_rst/Mcount_count_xor<2>
                                                       debounce_rst/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (1.274ns logic, 0.340ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X54Y75.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X54Y75.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|      8.909ns|      3.125ns|            0|            0|         1186|          692|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.249ns|          N/A|            0|            0|          692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    8.909|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1878 paths, 0 nets, and 891 connections

Design statistics:
   Minimum period:   8.909ns{1}   (Maximum frequency: 112.246MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 07 01:16:21 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



