module module_0 (
    output [id_1 : id_1] id_2[id_1 : id_1],
    input [id_1 : id_1] id_3,
    output logic [id_2 : id_3] id_4,
    input id_5,
    inout id_6,
    output logic [id_3 : id_5] id_7,
    input id_8,
    output [id_6 : 1] id_9,
    input logic id_10,
    input [id_3 : id_10] id_11,
    output [id_8 : id_4] id_12,
    output logic [id_2 : id_12] id_13,
    input logic [id_3 : 1] id_14,
    output logic [id_12 : ~  id_12] id_15,
    output id_16,
    output id_17,
    output id_18,
    output logic [id_1[id_10[id_3]] : id_3] id_19,
    input logic id_20,
    input id_21,
    output id_22,
    input logic id_23,
    input logic [id_22 : id_7] id_24,
    output id_25,
    input id_26,
    input logic id_27,
    input [id_1 : id_5] id_28,
    input [id_13 : id_9] id_29,
    input id_30,
    input id_31,
    input [id_19 : id_9] id_32,
    output id_33,
    input [id_12 : id_30] id_34,
    input id_35
);
  logic [id_11 : id_33] id_36;
  id_37 id_38 (
      .id_29(id_27),
      .id_7 (id_18),
      .id_2 (id_12),
      .id_27(id_8),
      .id_29(1'b0),
      .id_9 (id_32),
      .id_33(id_36)
  );
  logic id_39;
endmodule
