

================================================================
== Vitis HLS Report for 'smm_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:43:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205|  1.025 us|  1.025 us|  205|  205|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      203|      203|         6|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln15_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln15_1"   --->   Operation 11 'read' 'zext_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln15_1_cast = zext i7 %zext_ln15_1_read"   --->   Operation 12 'zext' 'zext_ln15_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 0, i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 15 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %i_1, i7 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 19 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %i_1, i7 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 20 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i.split, void %for.inc.loopexit.exitStub" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 21 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 22 'load' 'phi_mul_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %i_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 23 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 %zext_ln15_1_cast" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 24 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 26 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 27 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln15" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 28 'getelementptr' 'data_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%data_load = load i8 %data_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 29 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %add_ln15, i7 %i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 31 [1/1] (1.05ns)   --->   "%add_ln16_3 = add i14 %phi_mul_load, i14 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 31 'add' 'add_ln16_3' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 32 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%data_load = load i8 %data_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln16 = store i14 %add_ln16_3, i14 %phi_mul" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 34 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %i_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 35 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.89ns)   --->   "%mul_ln16 = mul i32 %data_load, i32 %w_load" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 36 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln16_1 = add i8 %zext_ln15_2, i8 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 37 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %add_ln16_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 38 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln16_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 39 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.29ns)   --->   "%data_load_1 = load i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 40 'load' 'data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 41 [1/2] (2.89ns)   --->   "%mul_ln16 = mul i32 %data_load, i32 %w_load" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 41 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/2] (1.29ns)   --->   "%data_load_1 = load i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 42 'load' 'data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln16_2 = add i32 %data_load_1, i32 %mul_ln16" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 43 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 44 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:14->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 46 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.29ns)   --->   "%store_ln16 = store i32 %add_ln16_2, i8 %data_addr_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 47 'store' 'store_ln16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:15->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 48 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.816ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_mul' [11]  (0.460 ns)
	'load' operation 14 bit ('phi_mul_load', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) on local variable 'phi_mul' [19]  (0.000 ns)
	'add' operation 14 bit ('add_ln16', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [26]  (1.058 ns)
	'getelementptr' operation 14 bit ('w_addr', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [28]  (0.000 ns)
	'load' operation 32 bit ('w_load', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) on array 'w' [29]  (1.297 ns)

 <State 2>: 1.518ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln16_3', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [25]  (1.058 ns)
	'store' operation 0 bit ('store_ln16', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) of variable 'add_ln16_3', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22 on local variable 'phi_mul' [40]  (0.460 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln16', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [32]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln16', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [32]  (2.893 ns)

 <State 5>: 1.142ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln16_2', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [37]  (1.142 ns)

 <State 6>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) of variable 'add_ln16_2', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:16->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22 on array 'data' [38]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
