5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm1.1.vcd -o fsm1.1.cdd -y lib -v fsm1.1.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm1.1.v 1 37 1
2 1 32 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clk 3 83000b 1 0 0 0 1 25 1102
1 reset 4 3000b 1 0 0 0 1 25 1002
1 head 5 3000b 1 0 0 0 1 25 2
1 tail 6 3000b 1 0 0 0 1 25 2
1 valid 7 3000b 1 0 0 0 1 25 2
4 1 1 0 0
3 0 fsm "main.fsm" lib/fsm.v 1 37 1
2 2 23 110015 15 1 100c 0 0 1 9 clock
2 3 23 90015 20 27 100a 2 0 1 26 2
2 4 23 36003f 1 1 1004 0 0 2 9 next_state
2 5 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 6 23 210032 2 1a 1044 4 5 2 26 30a
2 7 23 210025 2 1 100c 0 0 1 9 reset
2 8 23 21003f 2 19 1004 6 7 2 26 30a
2 9 23 18001c 0 1 1410 0 0 2 9 state
2 10 23 18003f a 38 6 8 9
2 11 26 230026 1 1 1004 0 0 1 9 tail
2 12 26 230026 1 29 1008 11 0 1 26 2
2 13 26 1a001e 1 1 1004 0 0 1 9 valid
2 14 26 1a001e 1 29 1008 13 0 1 26 2
2 15 26 120015 1 1 1004 0 0 1 9 head
2 16 26 120015 1 29 1008 15 0 1 26 2
2 17 26 9000d 2 1 1004 0 0 2 9 state
2 18 26 9000d 2 29 1008 17 0 1 26 2
2 19 26 90015 2 2b 1008 16 18 1 26 2
2 20 26 9001e 2 2b 1008 14 19 1 26 2
2 21 26 90026 5 2b 100a 12 20 1 26 2
2 22 27 20006 2 3d 5002 0 0 1 26 2 $u2
2 23 0 0 1 1 1006 0 0 2 9 next_state
2 24 0 0 2 1 1006 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 2
1 tail 12 a 1 0 0 0 1 25 2
1 valid 13 a 1 0 0 0 1 25 2
1 state 20 3000b 1 0 1 0 2 25 a
1 next_state 21 83000b 1 0 1 0 2 25 a
4 24 f 24 24
4 23 f 23 23
4 10 6 3 3
4 3 1 10 0
4 22 6 21 0
4 21 1 22 0
6 24 23 1 02,02,01,,01,
3 1 fsm.$u2 "main.fsm.$u2" lib/fsm.v 0 34 1
2 25 29 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 26 28 9000d 5 1 1006 0 0 2 9 state
2 27 29 0 2 2d 104e 25 26 1 26 1102
2 28 30 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 29 30 0 1 2d 1006 28 26 1 26 102
2 30 31 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 31 31 0 1 2d 1006 30 26 1 26 102
2 32 32 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 33 32 0 1 2d 1006 32 26 1 26 102
2 34 32 3d0046 0 32 1010 0 0 2 9 STATE_IDLE
2 35 32 300039 0 32 1010 0 0 2 9 STATE_HEAD
2 36 32 1f0039 0 1a 1030 34 35 2 26 a
2 37 32 28002b 0 1 1010 0 0 1 9 head
2 38 32 200024 0 1 1010 0 0 1 9 valid
2 39 32 20002b 0 8 1030 37 38 1 26 2
2 40 32 1f0046 0 19 1030 36 39 2 26 a
2 41 32 12001b 0 1 1410 0 0 2 9 next_state
2 42 32 120046 0 37 32 40 41
2 43 31 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 44 31 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 45 31 1f0039 0 1a 1030 43 44 2 26 a
2 46 31 28002b 0 1 1010 0 0 1 9 tail
2 47 31 200024 0 1 1010 0 0 1 9 valid
2 48 31 20002b 0 8 1030 46 47 1 26 2
2 49 31 1f0046 0 19 1030 45 48 2 26 a
2 50 31 12001b 0 1 1410 0 0 2 9 next_state
2 51 31 120046 0 37 32 49 50
2 52 30 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 53 30 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 54 30 1f0039 0 1a 1030 52 53 2 26 a
2 55 30 28002b 0 1 1010 0 0 1 9 tail
2 56 30 200024 0 1 1010 0 0 1 9 valid
2 57 30 20002b 0 8 1030 55 56 1 26 2
2 58 30 1f0046 0 19 1030 54 57 2 26 a
2 59 30 12001b 0 1 1410 0 0 2 9 next_state
2 60 30 120046 0 37 32 58 59
2 61 29 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 62 29 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 63 29 1f0039 1 1a 1104 61 62 2 26 30a
2 64 29 28002b 1 1 1004 0 0 1 9 head
2 65 29 200024 1 1 1004 0 0 1 9 valid
2 66 29 20002b 1 8 1044 64 65 1 26 1102
2 67 29 1f0046 1 19 1004 63 66 2 26 30a
2 68 29 12001b 0 1 1410 0 0 2 9 next_state
2 69 29 120046 1 37 16 67 68
4 42 0 0 0
4 33 0 42 0
4 51 0 0 0
4 31 0 51 33
4 60 0 0 0
4 29 0 60 31
4 69 0 0 0
4 27 11 69 29
3 1 main.$u0 "main.$u0" fsm1.1.v 0 30 1
3 1 main.$u1 "main.$u1" fsm1.1.v 0 35 1
2 70 33 7000a 1 0 21004 0 0 1 16 0
2 71 33 10003 0 1 1410 0 0 1 9 clk
2 72 33 1000a 1 37 16 70 71
2 73 34 120012 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 74 34 100013 2b 2c 900a 73 0 32 26 aa aa aa aa aa aa aa aa
2 75 34 1c001e 15 1 101c 0 0 1 9 clk
2 76 34 1b001b 15 1b 102c 75 0 1 26 1102
2 77 34 150017 0 1 1410 0 0 1 9 clk
2 78 34 15001e 15 37 3e 76 77
4 78 6 74 74
4 74 0 78 0
4 72 11 74 74
