\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields}{}\section{\+\_\+hw\+\_\+i2c\+\_\+s\+:\+:\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields Struct Reference}
\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields}\index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a77f49eeba077259e1cc71a45b59d7fa1}{R\+X\+AK}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a95cd32a1fe286a724c19d69bc45303c3}{I\+I\+C\+IF}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_aa5f35708b5d39be16a6325922cf87003}{S\+RW}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_adcac181f397a53743c5d59e22424c3d0}{R\+AM}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ad62d302c7e33b8c96d3578b247adf043}{A\+R\+BL}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ae9e610b518e6ec527997eb078cc5b6f1}{B\+U\+SY}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a8416d3902e4875f2c7711a22a43fa3fe}{I\+A\+AS}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ac88b5b400303c5625bd9cbe0c053d540}{T\+CF}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!A\+R\+BL@{A\+R\+BL}}
\index{A\+R\+BL@{A\+R\+BL}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+R\+BL}{ARBL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+A\+R\+BL}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ad62d302c7e33b8c96d3578b247adf043}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ad62d302c7e33b8c96d3578b247adf043}
\mbox{[}4\mbox{]} Arbitration Lost \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!B\+U\+SY@{B\+U\+SY}}
\index{B\+U\+SY@{B\+U\+SY}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B\+U\+SY}{BUSY}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+B\+U\+SY}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ae9e610b518e6ec527997eb078cc5b6f1}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ae9e610b518e6ec527997eb078cc5b6f1}
\mbox{[}5\mbox{]} Bus Busy \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!I\+A\+AS@{I\+A\+AS}}
\index{I\+A\+AS@{I\+A\+AS}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+A\+AS}{IAAS}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+I\+A\+AS}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a8416d3902e4875f2c7711a22a43fa3fe}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a8416d3902e4875f2c7711a22a43fa3fe}
\mbox{[}6\mbox{]} Addressed As A Slave \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!I\+I\+C\+IF@{I\+I\+C\+IF}}
\index{I\+I\+C\+IF@{I\+I\+C\+IF}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+I\+C\+IF}{IICIF}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+I\+I\+C\+IF}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a95cd32a1fe286a724c19d69bc45303c3}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a95cd32a1fe286a724c19d69bc45303c3}
\mbox{[}1\mbox{]} Interrupt Flag \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!R\+AM@{R\+AM}}
\index{R\+AM@{R\+AM}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+AM}{RAM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+R\+AM}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_adcac181f397a53743c5d59e22424c3d0}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_adcac181f397a53743c5d59e22424c3d0}
\mbox{[}3\mbox{]} Range Address Match \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!R\+X\+AK@{R\+X\+AK}}
\index{R\+X\+AK@{R\+X\+AK}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+X\+AK}{RXAK}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+R\+X\+AK}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a77f49eeba077259e1cc71a45b59d7fa1}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_a77f49eeba077259e1cc71a45b59d7fa1}
\mbox{[}0\mbox{]} Receive Acknowledge \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!S\+RW@{S\+RW}}
\index{S\+RW@{S\+RW}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+RW}{SRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+S\+RW}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_aa5f35708b5d39be16a6325922cf87003}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_aa5f35708b5d39be16a6325922cf87003}
\mbox{[}2\mbox{]} Slave Read/\+Write \index{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}!T\+CF@{T\+CF}}
\index{T\+CF@{T\+CF}!\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+CF}{TCF}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+s\+::\+\_\+hw\+\_\+i2c\+\_\+s\+\_\+bitfields\+::\+T\+CF}\hypertarget{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ac88b5b400303c5625bd9cbe0c053d540}{}\label{struct__hw__i2c__s_1_1__hw__i2c__s__bitfields_ac88b5b400303c5625bd9cbe0c053d540}
\mbox{[}7\mbox{]} Transfer Complete Flag 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
