
AVRASM ver. 2.1.17  D:\Lexx\Pro\Project\F-2F\CV\List\f-2f.asm Thu Apr 15 18:02:50 2010

                 
                 
                 ;CodeVisionAVR C Compiler V2.03.4 Standard
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega48
                 ;Clock frequency        : 20,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 128 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega48
                 	#pragma AVRPART MEMORY PROG_FLASH 4096
                 	#pragma AVRPART MEMORY EEPROM 256
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 c019      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 ;GPIOR0 INITIALIZATION
                 	.EQU  __GPIOR0_INIT=0x00
                 
                 __RESET:
00001a 94f8      	CLI
00001b 27ee      	CLR  R30
00001c bbef      	OUT  EECR,R30
00001d bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001e e1f8      	LDI  R31,0x18
00001f 95a8      	WDR
000020 b7a4      	IN   R26,MCUSR
000021 7fa7      	CBR  R26,8
000022 bfa4      	OUT  MCUSR,R26
000023 93f0 0060 	STS  WDTCSR,R31
000025 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
000027 e08d      	LDI  R24,(14-2)+1
000028 e0a2      	LDI  R26,2
000029 27bb      	CLR  R27
                 __CLEAR_REG:
00002a 93ed      	ST   X+,R30
00002b 958a      	DEC  R24
00002c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002d e080      	LDI  R24,LOW(0x200)
00002e e092      	LDI  R25,HIGH(0x200)
00002f e0a0      	LDI  R26,LOW(0x100)
000030 e0b1      	LDI  R27,HIGH(0x100)
                 __CLEAR_SRAM:
000031 93ed      	ST   X+,R30
000032 9701      	SBIW R24,1
000033 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0 INITIALIZATION
000034 e0e0      	LDI  R30,__GPIOR0_INIT
000035 bbee      	OUT  GPIOR0,R30
                 
                 ;STACK POINTER INITIALIZATION
000036 efef      	LDI  R30,LOW(0x2FF)
000037 bfed      	OUT  SPL,R30
000038 e0e2      	LDI  R30,HIGH(0x2FF)
000039 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00003a e8c0      	LDI  R28,LOW(0x180)
00003b e0d1      	LDI  R29,HIGH(0x180)
                 
00003c c017      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x180
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.4 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 15.04.2010
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega48
                 ;Clock frequency     : 20,000000 MHz
                 ;Memory model        : Small
                 ;External RAM size   : 0
                 ;Data Stack size     : 128
                 ;*****************************************************/
                 ;
                 ;#include <mega48.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define ADC_VREF_TYPE 0x60
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _read_adc:
                 ; 0000 0021 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
00003d 81e8      	LD   R30,Y
00003e d089      	RCALL SUBOPT_0x0
00003f 66e0      	ORI  R30,LOW(0x60)
000040 93e0 007c 	STS  124,R30
                 ; 0000 0022 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0023 delay_us(10);
                +
000042 e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
000043 958a     +DEC R24
000044 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
                 ; 0000 0024 // Start the AD conversion
                 ; 0000 0025 ADCSRA|=0x40;
000045 d084      	RCALL SUBOPT_0x1
000046 64e0      	ORI  R30,0x40
000047 93ec      	ST   X,R30
                 ; 0000 0026 // Wait for the AD conversion to complete
                 ; 0000 0027 while ((ADCSRA & 0x10)==0);
                 _0x3:
000048 91e0 007a 	LDS  R30,122
00004a d07d      	RCALL SUBOPT_0x0
00004b 71e0      	ANDI R30,LOW(0x10)
00004c f3d9      	BREQ _0x3
                 ; 0000 0028 ADCSRA|=0x10;
00004d d07c      	RCALL SUBOPT_0x1
00004e 61e0      	ORI  R30,0x10
00004f 93ec      	ST   X,R30
                 ; 0000 0029 return ADCH;
000050 91e0 0079 	LDS  R30,121
000052 9621      	ADIW R28,1
000053 9508      	RET
                 ; 0000 002A }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 002F {
                 _main:
                 ; 0000 0030 // Declare your local variables here
                 ; 0000 0031 
                 ; 0000 0032 // Crystal Oscillator division factor: 1
                 ; 0000 0033 #pragma optsize-
                 ; 0000 0034 CLKPR=0x80;
000054 e8e0      	LDI  R30,LOW(128)
000055 93e0 0061 	STS  97,R30
                 ; 0000 0035 CLKPR=0x00;
000057 e0e0      	LDI  R30,LOW(0)
000058 93e0 0061 	STS  97,R30
                 ; 0000 0036 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0037 #pragma optsize+
                 ; 0000 0038 #endif
                 ; 0000 0039 
                 ; 0000 003A // Input/Output Ports initialization
                 ; 0000 003B // Port B initialization
                 ; 0000 003C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 003E PORTB=0x00;
00005a b9e5      	OUT  0x5,R30
                 ; 0000 003F DDRB=0x00;
00005b b9e4      	OUT  0x4,R30
                 ; 0000 0040 
                 ; 0000 0041 // Port C initialization
                 ; 0000 0042 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0043 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0044 PORTC=0x00;
00005c b9e8      	OUT  0x8,R30
                 ; 0000 0045 DDRC=0x00;
00005d b9e7      	OUT  0x7,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port D initialization
                 ; 0000 0048 // Func7=In Func6=In Func5=Out Func4=In Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 0049 // State7=T State6=T State5=0 State4=T State3=0 State2=T State1=T State0=T
                 ; 0000 004A PORTD=0x00;
00005e b9eb      	OUT  0xB,R30
                 ; 0000 004B DDRD=0x28;
00005f e2e8      	LDI  R30,LOW(40)
000060 b9ea      	OUT  0xA,R30
                 ; 0000 004C 
                 ; 0000 004D // Timer/Counter 0 initialization
                 ; 0000 004E // Clock source: System Clock
                 ; 0000 004F // Clock value: 20000,000 kHz
                 ; 0000 0050 // Mode: Fast PWM top=OCR0A
                 ; 0000 0051 // OC0A output: Disconnected
                 ; 0000 0052 // OC0B output: Non-Inverted PWM
                 ; 0000 0053 TCCR0A=0x23;
000061 e2e3      	LDI  R30,LOW(35)
000062 bde4      	OUT  0x24,R30
                 ; 0000 0054 TCCR0B=0x09;
000063 e0e9      	LDI  R30,LOW(9)
000064 bde5      	OUT  0x25,R30
                 ; 0000 0055 TCNT0=0x00;
000065 e0e0      	LDI  R30,LOW(0)
000066 bde6      	OUT  0x26,R30
                 ; 0000 0056 OCR0A=0x00;
000067 bde7      	OUT  0x27,R30
                 ; 0000 0057 OCR0B=0x00;
000068 bde8      	OUT  0x28,R30
                 ; 0000 0058 
                 ; 0000 0059 // Timer/Counter 1 initialization
                 ; 0000 005A // Clock source: System Clock
                 ; 0000 005B // Clock value: Timer 1 Stopped
                 ; 0000 005C // Mode: Normal top=FFFFh
                 ; 0000 005D // OC1A output: Discon.
                 ; 0000 005E // OC1B output: Discon.
                 ; 0000 005F // Noise Canceler: Off
                 ; 0000 0060 // Input Capture on Falling Edge
                 ; 0000 0061 // Timer 1 Overflow Interrupt: Off
                 ; 0000 0062 // Input Capture Interrupt: Off
                 ; 0000 0063 // Compare A Match Interrupt: Off
                 ; 0000 0064 // Compare B Match Interrupt: Off
                 ; 0000 0065 TCCR1A=0x00;
000069 93e0 0080 	STS  128,R30
                 ; 0000 0066 TCCR1B=0x00;
00006b 93e0 0081 	STS  129,R30
                 ; 0000 0067 TCNT1H=0x00;
00006d 93e0 0085 	STS  133,R30
                 ; 0000 0068 TCNT1L=0x00;
00006f 93e0 0084 	STS  132,R30
                 ; 0000 0069 ICR1H=0x00;
000071 93e0 0087 	STS  135,R30
                 ; 0000 006A ICR1L=0x00;
000073 93e0 0086 	STS  134,R30
                 ; 0000 006B OCR1AH=0x00;
000075 93e0 0089 	STS  137,R30
                 ; 0000 006C OCR1AL=0x00;
000077 93e0 0088 	STS  136,R30
                 ; 0000 006D OCR1BH=0x00;
000079 93e0 008b 	STS  139,R30
                 ; 0000 006E OCR1BL=0x00;
00007b 93e0 008a 	STS  138,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 2 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: 20000,000 kHz
                 ; 0000 0073 // Mode: Fast PWM top=OCR2A
                 ; 0000 0074 // OC2A output: Disconnected
                 ; 0000 0075 // OC2B output: Non-Inverted PWM
                 ; 0000 0076 ASSR=0x00;
00007d 93e0 00b6 	STS  182,R30
                 ; 0000 0077 TCCR2A=0x23;
00007f e2e3      	LDI  R30,LOW(35)
000080 93e0 00b0 	STS  176,R30
                 ; 0000 0078 TCCR2B=0x09;
000082 e0e9      	LDI  R30,LOW(9)
000083 93e0 00b1 	STS  177,R30
                 ; 0000 0079 TCNT2=0x00;
000085 e0e0      	LDI  R30,LOW(0)
000086 93e0 00b2 	STS  178,R30
                 ; 0000 007A OCR2A=0x00;
000088 93e0 00b3 	STS  179,R30
                 ; 0000 007B OCR2B=0x00;
00008a 93e0 00b4 	STS  180,R30
                 ; 0000 007C 
                 ; 0000 007D // External Interrupt(s) initialization
                 ; 0000 007E // INT0: Off
                 ; 0000 007F // INT1: Off
                 ; 0000 0080 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0081 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 0082 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0083 EICRA=0x00;
00008c 93e0 0069 	STS  105,R30
                 ; 0000 0084 EIMSK=0x00;
00008e bbed      	OUT  0x1D,R30
                 ; 0000 0085 PCICR=0x00;
00008f 93e0 0068 	STS  104,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0088 TIMSK0=0x00;
000091 93e0 006e 	STS  110,R30
                 ; 0000 0089 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 008A TIMSK1=0x00;
000093 93e0 006f 	STS  111,R30
                 ; 0000 008B // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 008C TIMSK2=0x00;
000095 93e0 0070 	STS  112,R30
                 ; 0000 008D 
                 ; 0000 008E // Analog Comparator initialization
                 ; 0000 008F // Analog Comparator: Off
                 ; 0000 0090 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0091 ACSR=0x80;
000097 e8e0      	LDI  R30,LOW(128)
000098 bfe0      	OUT  0x30,R30
                 ; 0000 0092 ADCSRB=0x00;
000099 e0e0      	LDI  R30,LOW(0)
00009a 93e0 007b 	STS  123,R30
                 ; 0000 0093 
                 ; 0000 0094 // ADC initialization
                 ; 0000 0095 // ADC Clock frequency: 625,000 kHz
                 ; 0000 0096 // ADC Voltage Reference: AVCC pin
                 ; 0000 0097 // ADC Auto Trigger Source: None
                 ; 0000 0098 // Only the 8 most significant bits of
                 ; 0000 0099 // the AD conversion result are used
                 ; 0000 009A // Digital input buffers on ADC0: On, ADC1: Off, ADC2: Off, ADC3: Off
                 ; 0000 009B // ADC4: Off, ADC5: Off
                 ; 0000 009C DIDR0=0x3E;
00009c e3ee      	LDI  R30,LOW(62)
00009d 93e0 007e 	STS  126,R30
                 ; 0000 009D ADMUX=ADC_VREF_TYPE & 0xff;
00009f e6e0      	LDI  R30,LOW(96)
0000a0 93e0 007c 	STS  124,R30
                 ; 0000 009E ADCSRA=0x85;
0000a2 e8e5      	LDI  R30,LOW(133)
0000a3 93e0 007a 	STS  122,R30
                 ; 0000 009F 
                 ; 0000 00A0 while (1)
                 _0x6:
                 ; 0000 00A1       {
                 ; 0000 00A2       // Place your code here
                 ; 0000 00A3       char temp, temp2, temp3;
                 ; 0000 00A4       temp = read_adc (0);
0000a5 9723      	SBIW R28,3
                 ;	temp -> Y+2
                 ;	temp2 -> Y+1
                 ;	temp3 -> Y+0
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 93ea      	ST   -Y,R30
0000a8 df94      	RCALL _read_adc
0000a9 83ea      	STD  Y+2,R30
                 ; 0000 00A5       temp2 = temp / 10;
0000aa d01d      	RCALL SUBOPT_0x0
0000ab 01df      	MOVW R26,R30
0000ac e0ea      	LDI  R30,LOW(10)
0000ad e0f0      	LDI  R31,HIGH(10)
0000ae d042      	RCALL __DIVW21
0000af 83e9      	STD  Y+1,R30
                 ; 0000 00A6       temp3 = temp / 5;
0000b0 81ea      	LDD  R30,Y+2
0000b1 d016      	RCALL SUBOPT_0x0
0000b2 01df      	MOVW R26,R30
0000b3 e0e5      	LDI  R30,LOW(5)
0000b4 e0f0      	LDI  R31,HIGH(5)
0000b5 d03b      	RCALL __DIVW21
0000b6 83e8      	ST   Y,R30
                 ; 0000 00A7 
                 ; 0000 00A8       OCR0A = temp;
0000b7 81ea      	LDD  R30,Y+2
0000b8 bde7      	OUT  0x27,R30
                 ; 0000 00A9       OCR2A = temp;
0000b9 93e0 00b3 	STS  179,R30
                 ; 0000 00AA       OCR0B = temp2;
0000bb 81e9      	LDD  R30,Y+1
0000bc bde8      	OUT  0x28,R30
                 ; 0000 00AB       OCR2B = temp3;
0000bd 81e8      	LD   R30,Y
0000be 93e0 00b4 	STS  180,R30
                 ; 0000 00AC 
                 ; 0000 00AD       delay_ms (10);
0000c0 e0ea      	LDI  R30,LOW(10)
0000c1 e0f0      	LDI  R31,HIGH(10)
0000c2 93fa      	ST   -Y,R31
0000c3 93ea      	ST   -Y,R30
0000c4 d009      	RCALL _delay_ms
                 ; 0000 00AE       };
0000c5 9623      	ADIW R28,3
0000c6 cfde      	RJMP _0x6
                 ; 0000 00AF }
                 _0x9:
0000c7 cfff      	RJMP _0x9
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x0:
0000c8 e0f0      	LDI  R31,0
0000c9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0000ca e7aa      	LDI  R26,LOW(122)
0000cb e0b0      	LDI  R27,HIGH(122)
0000cc 91ec      	LD   R30,X
0000cd cffa      	RJMP SUBOPT_0x0
                 
                 
                 	.CSEG
                 _delay_ms:
0000ce 91e9      	ld   r30,y+
0000cf 91f9      	ld   r31,y+
0000d0 9630      	adiw r30,0
0000d1 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0000d2 e888     +LDI R24 , LOW ( 0x1388 )
0000d3 e193     +LDI R25 , HIGH ( 0x1388 )
                +__DELAY_USW_LOOP :
0000d4 9701     +SBIW R24 , 1
0000d5 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1388
0000d6 95a8      	wdr
0000d7 9731      	sbiw r30,1
0000d8 f7c9      	brne __delay_ms0
                 __delay_ms1:
0000d9 9508      	ret
                 
                 __ANEGW1:
0000da 95f1      	NEG  R31
0000db 95e1      	NEG  R30
0000dc 40f0      	SBCI R31,0
0000dd 9508      	RET
                 
                 __DIVW21U:
0000de 2400      	CLR  R0
0000df 2411      	CLR  R1
0000e0 e190      	LDI  R25,16
                 __DIVW21U1:
0000e1 0faa      	LSL  R26
0000e2 1fbb      	ROL  R27
0000e3 1c00      	ROL  R0
0000e4 1c11      	ROL  R1
0000e5 1a0e      	SUB  R0,R30
0000e6 0a1f      	SBC  R1,R31
0000e7 f418      	BRCC __DIVW21U2
0000e8 0e0e      	ADD  R0,R30
0000e9 1e1f      	ADC  R1,R31
0000ea c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0000eb 60a1      	SBR  R26,1
                 __DIVW21U3:
0000ec 959a      	DEC  R25
0000ed f799      	BRNE __DIVW21U1
0000ee 01fd      	MOVW R30,R26
0000ef 01d0      	MOVW R26,R0
0000f0 9508      	RET
                 
                 __DIVW21:
0000f1 d004      	RCALL __CHKSIGNW
0000f2 dfeb      	RCALL __DIVW21U
0000f3 f40e      	BRTC __DIVW211
0000f4 dfe5      	RCALL __ANEGW1
                 __DIVW211:
0000f5 9508      	RET
                 
                 __CHKSIGNW:
0000f6 94e8      	CLT
0000f7 fff7      	SBRS R31,7
0000f8 c002      	RJMP __CHKSW1
0000f9 dfe0      	RCALL __ANEGW1
0000fa 9468      	SET
                 __CHKSW1:
0000fb ffb7      	SBRS R27,7
0000fc c006      	RJMP __CHKSW2
0000fd 95a0      	COM  R26
0000fe 95b0      	COM  R27
0000ff 9611      	ADIW R26,1
000100 f800      	BLD  R0,0
000101 9403      	INC  R0
000102 fa00      	BST  R0,0
                 __CHKSW2:
000103 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega48 register use summary:
r0 :   8 r1 :   4 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   8 r25:   4 r26:  14 r27:   6 r28:   4 r29:   1 r30: 103 r31:  13 
x  :   5 y  :  13 z  :   0 
Registers used: 12 out of 35 (34.3%)

ATmega48 instruction use summary:
adc   :   1 add   :   1 adiw  :   4 and   :   0 andi  :   1 asr   :   0 
bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :   2 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   6 brpl  :   0 
brsh  :   0 brtc  :   1 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   1 cbi   :   0 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 
cln   :   0 clr   :   4 cls   :   0 clt   :   1 clv   :   0 clz   :   0 
com   :   2 cp    :   0 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   3 
des   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   1 inc   :   1 ld    :   5 ldd   :   3 ldi   :  40 
lds   :   2 lpm   :   0 lsl   :   1 lsr   :   0 mov   :   0 movw  :   4 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   3 out   :  21 pop   :   0 push  :   0 rcall :  14 ret   :   7 
reti  :   0 rjmp  :  33 rol   :   3 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   4 sbr   :   1 sbrc  :   0 
sbrs  :   2 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   8 std   :   2 sts   :  32 sub   :   1 subi  :   0 swap  :   0 
tst   :   0 wdr   :   2 
Instructions used: 42 out of 110 (38.2%)

ATmega48 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000208    520      0    520    4096  12.7%
[.dseg] 0x000100 0x000180      0      0      0     512   0.0%
[.eseg] 0x000000 0x000000      0      0      0     256   0.0%

Assembly complete, 0 errors, 0 warnings
