

================================================================
== Vitis HLS Report for 'decision_function_42'
================================================================
* Date:           Thu Jan 23 13:47:59 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_400 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_401 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_402 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_403 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_404 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_403, i18 899" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1104 = icmp_slt  i18 %p_read1019, i18 466" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1104' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1105 = icmp_slt  i18 %p_read_402, i18 461" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1105' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1106 = icmp_slt  i18 %p_read413, i18 989" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1106' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1107 = icmp_slt  i18 %p_read514, i18 259867" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1107' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1108 = icmp_slt  i18 %p_read_401, i18 93" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1108' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1109 = icmp_slt  i18 %p_read312, i18 465" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1109' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1110 = icmp_slt  i18 %p_read1322, i18 3462" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1110' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1111 = icmp_slt  i18 %p_read1221, i18 3500" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1111' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1112 = icmp_slt  i18 %p_read2231, i18 20502" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1112' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1113 = icmp_slt  i18 %p_read211, i18 1013" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1113' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1114 = icmp_slt  i18 %p_read817, i18 6927" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1114' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1115 = icmp_slt  i18 %p_read1019, i18 271" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1115' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1116 = icmp_slt  i18 %p_read514, i18 258559" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1116' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1117 = icmp_slt  i18 %p_read918, i18 27" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1117' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1118 = icmp_slt  i18 %p_read2029, i18 5609" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1118' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1119 = icmp_slt  i18 %p_read2130, i18 18044" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1119' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1120 = icmp_slt  i18 %p_read_404, i18 7" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1120' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1121 = icmp_slt  i18 %p_read2332, i18 963" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1121' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1122 = icmp_slt  i18 %p_read_400, i18 1757" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1122' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1123 = icmp_slt  i18 %p_read110, i18 34657" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1123' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1124 = icmp_slt  i18 %p_read, i18 67" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1124' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1125 = icmp_slt  i18 %p_read_402, i18 458" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1125' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1126 = icmp_slt  i18 %p_read2332, i18 1" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1126' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1127 = icmp_slt  i18 %p_read211, i18 8323" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1127' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1128 = icmp_slt  i18 %p_read1120, i18 218" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1128' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1129 = icmp_slt  i18 %p_read615, i18 484" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1129' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1130 = icmp_slt  i18 %p_read716, i18 69" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1130' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_1131 = icmp_slt  i18 %p_read514, i18 258526" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1131' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1104, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_529 = xor i1 %icmp_ln86_1104, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_529' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_529" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_1063 = and i1 %icmp_ln86_1106, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1063' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_215)   --->   "%xor_ln104_531 = xor i1 %icmp_ln86_1106, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_531' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_215 = and i1 %and_ln102, i1 %xor_ln104_531" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_215' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_1064 = and i1 %icmp_ln86_1107, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1064' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_216)   --->   "%xor_ln104_532 = xor i1 %icmp_ln86_1107, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_532' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_216 = and i1 %and_ln104, i1 %xor_ln104_532" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_216' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_1067 = and i1 %icmp_ln86_1110, i1 %and_ln102_1063" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1067' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1068 = and i1 %icmp_ln86_1111, i1 %and_ln104_215" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1068' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%and_ln102_1070 = and i1 %icmp_ln86_1113, i1 %and_ln104_216" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1070' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%and_ln102_1075 = and i1 %icmp_ln86_1118, i1 %and_ln102_1067" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1075' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%xor_ln117 = xor i1 %and_ln102_1070, i1 1" [firmware/BDT.h:117]   --->   Operation 73 'xor' 'xor_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 74 'zext' 'zext_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%or_ln117 = or i1 %and_ln104_216, i1 %and_ln102_1075" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1069)   --->   "%select_ln117 = select i1 %and_ln104_216, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln117_1004 = or i1 %and_ln104_216, i1 %and_ln102_1067" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1004' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1069 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_1069' <Predicate = (icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_1006 = or i1 %and_ln104_216, i1 %and_ln102_1063" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1006' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln117_1010 = or i1 %and_ln104_216, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1010' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1062 = and i1 %icmp_ln86_1105, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1062' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_214)   --->   "%xor_ln104_530 = xor i1 %icmp_ln86_1105, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_214 = and i1 %xor_ln104_530, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_214' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_1065 = and i1 %icmp_ln86_1108, i1 %and_ln102_1062" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1065' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%xor_ln104_535 = xor i1 %icmp_ln86_1110, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_535' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1076)   --->   "%xor_ln104_536 = xor i1 %icmp_ln86_1111, i1 1" [firmware/BDT.h:104]   --->   Operation 87 'xor' 'xor_ln104_536' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_1069 = and i1 %icmp_ln86_1112, i1 %and_ln102_1064" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1069' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%and_ln102_1089 = and i1 %icmp_ln86_1119, i1 %xor_ln104_535" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1089' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%and_ln102_1076 = and i1 %and_ln102_1089, i1 %and_ln102_1063" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1076' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1074)   --->   "%and_ln102_1077 = and i1 %icmp_ln86_1120, i1 %and_ln102_1068" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1077' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1076)   --->   "%and_ln102_1090 = and i1 %icmp_ln86_1121, i1 %xor_ln104_536" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1090' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1076)   --->   "%and_ln102_1078 = and i1 %and_ln102_1090, i1 %and_ln104_215" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1078' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%zext_ln117_123 = zext i2 %select_ln117_1069" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_123' <Predicate = (icmp_ln86 & or_ln117_1004 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%or_ln117_1005 = or i1 %or_ln117_1004, i1 %and_ln102_1076" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1005' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1071)   --->   "%select_ln117_1070 = select i1 %or_ln117_1004, i3 %zext_ln117_123, i3 4" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1070' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1071 = select i1 %or_ln117_1005, i3 %select_ln117_1070, i3 5" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1071' <Predicate = (icmp_ln86 & or_ln117_1006 & or_ln117_1010)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1074)   --->   "%or_ln117_1007 = or i1 %or_ln117_1006, i1 %and_ln102_1077" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1007' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1074)   --->   "%select_ln117_1072 = select i1 %or_ln117_1006, i3 %select_ln117_1071, i3 6" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1072' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_1008 = or i1 %or_ln117_1006, i1 %and_ln102_1068" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1008' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1074)   --->   "%select_ln117_1073 = select i1 %or_ln117_1007, i3 %select_ln117_1072, i3 7" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1073' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1074)   --->   "%zext_ln117_124 = zext i3 %select_ln117_1073" [firmware/BDT.h:117]   --->   Operation 102 'zext' 'zext_ln117_124' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1076)   --->   "%or_ln117_1009 = or i1 %or_ln117_1008, i1 %and_ln102_1078" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1009' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1074 = select i1 %or_ln117_1008, i4 %zext_ln117_124, i4 8" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1074' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1076)   --->   "%select_ln117_1075 = select i1 %or_ln117_1009, i4 %select_ln117_1074, i4 9" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1075' <Predicate = (icmp_ln86 & or_ln117_1010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1076 = select i1 %or_ln117_1010, i4 %select_ln117_1075, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1076' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_1012 = or i1 %or_ln117_1010, i1 %and_ln102_1069" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1012' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_217)   --->   "%xor_ln104_533 = xor i1 %icmp_ln86_1108, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_217 = and i1 %and_ln102_1062, i1 %xor_ln104_533" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1080)   --->   "%xor_ln104_537 = xor i1 %icmp_ln86_1112, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_537' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_1071 = and i1 %icmp_ln86_1114, i1 %and_ln102_1065" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1071' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln102_1072 = and i1 %icmp_ln86_1115, i1 %and_ln104_217" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1072' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1078)   --->   "%and_ln102_1079 = and i1 %icmp_ln86_1122, i1 %and_ln102_1069" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1079' <Predicate = (icmp_ln86 & or_ln117_1012)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1080)   --->   "%and_ln102_1091 = and i1 %icmp_ln86_1123, i1 %xor_ln104_537" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1091' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1080)   --->   "%and_ln102_1080 = and i1 %and_ln102_1091, i1 %and_ln102_1064" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1080' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1082)   --->   "%and_ln102_1081 = and i1 %icmp_ln86_1124, i1 %and_ln102_1071" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1078)   --->   "%or_ln117_1011 = or i1 %or_ln117_1010, i1 %and_ln102_1079" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1011' <Predicate = (icmp_ln86 & or_ln117_1012)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1078)   --->   "%select_ln117_1077 = select i1 %or_ln117_1011, i4 %select_ln117_1076, i4 11" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1077' <Predicate = (icmp_ln86 & or_ln117_1012)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1080)   --->   "%or_ln117_1013 = or i1 %or_ln117_1012, i1 %and_ln102_1080" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1013' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1078 = select i1 %or_ln117_1012, i4 %select_ln117_1077, i4 12" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1078' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1080)   --->   "%select_ln117_1079 = select i1 %or_ln117_1013, i4 %select_ln117_1078, i4 13" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1079' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1082)   --->   "%or_ln117_1014 = or i1 %icmp_ln86, i1 %and_ln102_1081" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1080 = select i1 %icmp_ln86, i4 %select_ln117_1079, i4 14" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_1080' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_1015 = or i1 %icmp_ln86, i1 %and_ln102_1071" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_1015' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1082)   --->   "%select_ln117_1081 = select i1 %or_ln117_1014, i4 %select_ln117_1080, i4 15" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1082)   --->   "%zext_ln117_125 = zext i4 %select_ln117_1081" [firmware/BDT.h:117]   --->   Operation 126 'zext' 'zext_ln117_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1082 = select i1 %or_ln117_1015, i5 %zext_ln117_125, i5 16" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1082' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_1017 = or i1 %icmp_ln86, i1 %and_ln102_1065" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1017' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_1021 = or i1 %icmp_ln86, i1 %and_ln102_1062" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1021' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln102_1066 = and i1 %icmp_ln86_1109, i1 %and_ln104_214" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1066' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_218)   --->   "%xor_ln104_534 = xor i1 %icmp_ln86_1109, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_218 = and i1 %and_ln104_214, i1 %xor_ln104_534" [firmware/BDT.h:104]   --->   Operation 132 'and' 'and_ln104_218' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1084)   --->   "%xor_ln104_538 = xor i1 %icmp_ln86_1114, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_538' <Predicate = (or_ln117_1017 & or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1088)   --->   "%xor_ln104_539 = xor i1 %icmp_ln86_1115, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_539' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_1073 = and i1 %icmp_ln86_1116, i1 %and_ln102_1066" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1073' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1084)   --->   "%and_ln102_1092 = and i1 %icmp_ln86_1125, i1 %xor_ln104_538" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1092' <Predicate = (or_ln117_1017 & or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1084)   --->   "%and_ln102_1082 = and i1 %and_ln102_1092, i1 %and_ln102_1065" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1082' <Predicate = (or_ln117_1017 & or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1086)   --->   "%and_ln102_1083 = and i1 %icmp_ln86_1126, i1 %and_ln102_1072" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1083' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1088)   --->   "%and_ln102_1093 = and i1 %icmp_ln86_1127, i1 %xor_ln104_539" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1093' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1088)   --->   "%and_ln102_1084 = and i1 %and_ln102_1093, i1 %and_ln104_217" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1084' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1084)   --->   "%or_ln117_1016 = or i1 %or_ln117_1015, i1 %and_ln102_1082" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1016' <Predicate = (or_ln117_1017 & or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1084)   --->   "%select_ln117_1083 = select i1 %or_ln117_1016, i5 %select_ln117_1082, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1083' <Predicate = (or_ln117_1017 & or_ln117_1021)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1086)   --->   "%or_ln117_1018 = or i1 %or_ln117_1017, i1 %and_ln102_1083" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1018' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1084 = select i1 %or_ln117_1017, i5 %select_ln117_1083, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1084' <Predicate = (or_ln117_1021)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_1019 = or i1 %or_ln117_1017, i1 %and_ln102_1072" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1019' <Predicate = (or_ln117_1021)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1086)   --->   "%select_ln117_1085 = select i1 %or_ln117_1018, i5 %select_ln117_1084, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1085' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1088)   --->   "%or_ln117_1020 = or i1 %or_ln117_1019, i1 %and_ln102_1084" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1020' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1086 = select i1 %or_ln117_1019, i5 %select_ln117_1085, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1086' <Predicate = (or_ln117_1021)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1088)   --->   "%select_ln117_1087 = select i1 %or_ln117_1020, i5 %select_ln117_1086, i5 21" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1087' <Predicate = (or_ln117_1021)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1088 = select i1 %or_ln117_1021, i5 %select_ln117_1087, i5 22" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1088' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_1023 = or i1 %or_ln117_1021, i1 %and_ln102_1073" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1023' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1092)   --->   "%xor_ln104_540 = xor i1 %icmp_ln86_1116, i1 1" [firmware/BDT.h:104]   --->   Operation 152 'xor' 'xor_ln104_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_1074 = and i1 %icmp_ln86_1117, i1 %and_ln104_218" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1074' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1090)   --->   "%and_ln102_1085 = and i1 %icmp_ln86_1128, i1 %and_ln102_1073" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1085' <Predicate = (or_ln117_1023)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1092)   --->   "%and_ln102_1094 = and i1 %icmp_ln86_1129, i1 %xor_ln104_540" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1092)   --->   "%and_ln102_1086 = and i1 %and_ln102_1094, i1 %and_ln102_1066" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1094)   --->   "%and_ln102_1087 = and i1 %icmp_ln86_1130, i1 %and_ln102_1074" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1090)   --->   "%or_ln117_1022 = or i1 %or_ln117_1021, i1 %and_ln102_1085" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1022' <Predicate = (or_ln117_1023)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1090)   --->   "%select_ln117_1089 = select i1 %or_ln117_1022, i5 %select_ln117_1088, i5 23" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1089' <Predicate = (or_ln117_1023)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1092)   --->   "%or_ln117_1024 = or i1 %or_ln117_1023, i1 %and_ln102_1086" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1090 = select i1 %or_ln117_1023, i5 %select_ln117_1089, i5 24" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1090' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_1025 = or i1 %or_ln117_1021, i1 %and_ln102_1066" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1025' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1092)   --->   "%select_ln117_1091 = select i1 %or_ln117_1024, i5 %select_ln117_1090, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1094)   --->   "%or_ln117_1026 = or i1 %or_ln117_1025, i1 %and_ln102_1087" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1092 = select i1 %or_ln117_1025, i5 %select_ln117_1091, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1092' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_1027 = or i1 %or_ln117_1025, i1 %and_ln102_1074" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1027' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1094)   --->   "%select_ln117_1093 = select i1 %or_ln117_1026, i5 %select_ln117_1092, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1094 = select i1 %or_ln117_1027, i5 %select_ln117_1093, i5 28" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1094' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 169 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_541 = xor i1 %icmp_ln86_1117, i1 1" [firmware/BDT.h:104]   --->   Operation 170 'xor' 'xor_ln104_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1095 = and i1 %icmp_ln86_1131, i1 %xor_ln104_541" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1088 = and i1 %and_ln102_1095, i1 %and_ln104_218" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1028 = or i1 %or_ln117_1027, i1 %and_ln102_1088" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1095 = select i1 %or_ln117_1028, i5 %select_ln117_1094, i5 29" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.30i13.i13.i5, i5 0, i13 2728, i5 1, i13 695, i5 2, i13 8182, i5 3, i13 101, i5 4, i13 8096, i5 5, i13 8187, i5 6, i13 7945, i5 7, i13 85, i5 8, i13 7923, i5 9, i13 621, i5 10, i13 7738, i5 11, i13 398, i5 12, i13 7497, i5 13, i13 269, i5 14, i13 12, i5 15, i13 7962, i5 16, i13 150, i5 17, i13 7775, i5 18, i13 269, i5 19, i13 7412, i5 20, i13 7996, i5 21, i13 995, i5 22, i13 7802, i5 23, i13 6390, i5 24, i13 7729, i5 25, i13 98, i5 26, i13 80, i5 27, i13 362, i5 28, i13 243, i5 29, i13 11, i13 0, i5 %select_ln117_1095" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_403', firmware/BDT.h:86) on port 'p_read15' (firmware/BDT.h:86) [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [78]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_529', firmware/BDT.h:104) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [80]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_216', firmware/BDT.h:104) [89]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1069', firmware/BDT.h:117) [137]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_535', firmware/BDT.h:104) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1089', firmware/BDT.h:102) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1076', firmware/BDT.h:102) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1005', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1071', firmware/BDT.h:117) [142]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1072', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1073', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1074', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1075', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1076', firmware/BDT.h:117) [153]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1079', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1011', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1077', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1078', firmware/BDT.h:117) [157]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1079', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1080', firmware/BDT.h:117) [160]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1081', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1082', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_538', firmware/BDT.h:104) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1092', firmware/BDT.h:102) [121]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1082', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1016', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1083', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1084', firmware/BDT.h:117) [169]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1085', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1086', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1087', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1088', firmware/BDT.h:117) [177]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1085', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1022', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1089', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1090', firmware/BDT.h:117) [181]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1091', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1092', firmware/BDT.h:117) [185]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1093', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1094', firmware/BDT.h:117) [189]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_541', firmware/BDT.h:104) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1095', firmware/BDT.h:102) [130]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1088', firmware/BDT.h:102) [131]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1028', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1095', firmware/BDT.h:117) [190]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [191]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
