                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:32 2018
                              5 ;--------------------------------------------------------
                              6 	.module spd_ctrl
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _TF2
                             13 	.globl _TI
                             14 	.globl _RI
                             15 	.globl _EX12
                             16 	.globl _EX11
                             17 	.globl _EX10
                             18 	.globl _EX9
                             19 	.globl _EX8
                             20 	.globl _ES1
                             21 	.globl _PS1
                             22 	.globl _EX6
                             23 	.globl _EX5
                             24 	.globl _EX4
                             25 	.globl _EX3
                             26 	.globl _EX2
                             27 	.globl _EX7
                             28 	.globl _EA
                             29 	.globl _WDT
                             30 	.globl _ET2
                             31 	.globl _ES
                             32 	.globl _ET1
                             33 	.globl _EX1
                             34 	.globl _ET0
                             35 	.globl _EX0
                             36 	.globl _TF1
                             37 	.globl _TR1
                             38 	.globl _TF0
                             39 	.globl _TR0
                             40 	.globl _IE1
                             41 	.globl _IT1
                             42 	.globl _IE0
                             43 	.globl _IT0
                             44 	.globl _P3_7
                             45 	.globl _P3_6
                             46 	.globl _P3_5
                             47 	.globl _P3_4
                             48 	.globl _P3_3
                             49 	.globl _P3_2
                             50 	.globl _P3_1
                             51 	.globl _P3_0
                             52 	.globl _P2_7
                             53 	.globl _P2_6
                             54 	.globl _P2_5
                             55 	.globl _P2_4
                             56 	.globl _P2_3
                             57 	.globl _P2_2
                             58 	.globl _P2_1
                             59 	.globl _P2_0
                             60 	.globl _P1_7
                             61 	.globl _P1_6
                             62 	.globl _P1_5
                             63 	.globl _P1_4
                             64 	.globl _P1_3
                             65 	.globl _P1_2
                             66 	.globl _P1_1
                             67 	.globl _P1_0
                             68 	.globl _P0_7
                             69 	.globl _P0_6
                             70 	.globl _P0_5
                             71 	.globl _P0_4
                             72 	.globl _P0_3
                             73 	.globl _P0_2
                             74 	.globl _P0_1
                             75 	.globl _P0_0
                             76 	.globl _DMAC
                             77 	.globl _DMATA
                             78 	.globl _DMASA
                             79 	.globl _TMR2
                             80 	.globl _TMR1
                             81 	.globl _TMR0
                             82 	.globl _SRST
                             83 	.globl _B
                             84 	.globl _EIE
                             85 	.globl _ACC
                             86 	.globl _ADCON
                             87 	.globl _PSW
                             88 	.globl _TH2
                             89 	.globl _TL2
                             90 	.globl _RCAP2H
                             91 	.globl _RCAP2L
                             92 	.globl _T2CON
                             93 	.globl _CCEN
                             94 	.globl _IRCON
                             95 	.globl _S0RELH
                             96 	.globl _IP1
                             97 	.globl _IEN1
                             98 	.globl _DMAM1
                             99 	.globl _DMAM0
                            100 	.globl _DMASEL
                            101 	.globl _DMAC2
                            102 	.globl _DMAC1
                            103 	.globl _DMAC0
                            104 	.globl _P3
                            105 	.globl _S0RELL
                            106 	.globl _IP0
                            107 	.globl _IEN0
                            108 	.globl _DMAT2
                            109 	.globl _DMAT1
                            110 	.globl _DMAT0
                            111 	.globl _DMAS2
                            112 	.globl _DMAS1
                            113 	.globl _DMAS0
                            114 	.globl _P2
                            115 	.globl _IEN2
                            116 	.globl _SBUF
                            117 	.globl _SCON
                            118 	.globl _PSBANK
                            119 	.globl _DPS
                            120 	.globl _P1
                            121 	.globl _CKCON
                            122 	.globl _TH1
                            123 	.globl _TH0
                            124 	.globl _TL1
                            125 	.globl _TL0
                            126 	.globl _TMOD
                            127 	.globl _TCON
                            128 	.globl _PCON
                            129 	.globl _WDTREL
                            130 	.globl _DPH
                            131 	.globl _DPL
                            132 	.globl _P0
                            133 	.globl _sq_thrs_ratio_tb
                            134 	.globl _train_save_tb
                            135 	.globl _tx_tb
                            136 	.globl _UPHY_ANAREG_REV_0
                            137 	.globl _dfe_sm_save
                            138 	.globl _dfe_sm_dc
                            139 	.globl _dfe_sm
                            140 	.globl _cds28
                            141 	.globl _lnx_calx_align90_gm
                            142 	.globl _lnx_calx_align90_dac
                            143 	.globl _lnx_calx_align90_dummy_clk
                            144 	.globl _lnx_calx_eom_dpher
                            145 	.globl _lnx_calx_vdda_dll_eom_sel
                            146 	.globl _lnx_calx_dll_eom_gmsel
                            147 	.globl _lnx_calx_vdda_dll_sel
                            148 	.globl _lnx_calx_dll_gmsel
                            149 	.globl _lnx_calx_rxdcc_dll_hg
                            150 	.globl _lnx_calx_rxdcc_dll
                            151 	.globl _lnx_calx_txdcc_hg
                            152 	.globl _lnx_calx_txdcc
                            153 	.globl _lnx_calx_txdcc_pdiv_hg
                            154 	.globl _lnx_calx_txdcc_pdiv
                            155 	.globl _lnx_spdoft_tx_preset_index_lane
                            156 	.globl _lnx_cal_sellv_rxeomclk
                            157 	.globl _lnx_cal_sellv_rxsampler
                            158 	.globl _lnx_cal_sellv_txpre
                            159 	.globl _lnx_cal_sellv_rxdataclk
                            160 	.globl _lnx_cal_sellv_txclk
                            161 	.globl _lnx_cal_sellv_txdata
                            162 	.globl _lnx_cal_align90_gm
                            163 	.globl _lnx_cal_align90_dac
                            164 	.globl _lnx_cal_align90_dummy_clk
                            165 	.globl _lnx_cal_eom_dpher
                            166 	.globl _lnx_cal_vdda_dll_eom_sel
                            167 	.globl _lnx_cal_dll_eom_gmsel
                            168 	.globl _lnx_cal_vdda_dll_sel
                            169 	.globl _lnx_cal_dll_gmsel
                            170 	.globl _lnx_cal_rxdcc_eom_hg
                            171 	.globl _lnx_cal_rxdcc_eom
                            172 	.globl _lnx_cal_rxdcc_data_hg
                            173 	.globl _lnx_cal_rxdcc_data
                            174 	.globl _lnx_cal_rxdcc_dll_hg
                            175 	.globl _lnx_cal_rxdcc_dll
                            176 	.globl _lnx_cal_txdcc_hg
                            177 	.globl _lnx_cal_txdcc
                            178 	.globl _lnx_cal_txdcc_pdiv_hg
                            179 	.globl _lnx_cal_txdcc_pdiv
                            180 	.globl _cmx_cal_sllp_dac_fine_ring
                            181 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            182 	.globl _cmx_cal_pll_speed_ring
                            183 	.globl _cmx_cal_plldcc
                            184 	.globl _cmx_cal_lccap_lsb
                            185 	.globl _cmx_cal_lccap_msb
                            186 	.globl _cmx_cal_lcvco_dac_msb
                            187 	.globl _cmx_cal_lcvco_dac_lsb
                            188 	.globl _cmx_cal_lcvco_dac
                            189 	.globl _local_tx_preset_tb
                            190 	.globl _train_g0_index
                            191 	.globl _train_g1_index
                            192 	.globl _train_gn1_index
                            193 	.globl _phase_save
                            194 	.globl _txffe_save
                            195 	.globl _rc_save
                            196 	.globl _phy_mode_lane_table
                            197 	.globl _speedtable
                            198 	.globl _min_gen
                            199 	.globl _max_gen
                            200 	.globl _phy_mode_cmn_table
                            201 	.globl _ring_speedtable
                            202 	.globl _lc_speedtable
                            203 	.globl _TXTRAIN_IF_REG0
                            204 	.globl _CDS_READ_MISC1
                            205 	.globl _CDS_READ_MISC0
                            206 	.globl _DFE_READ_F0D_RIGHT_ODD
                            207 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            208 	.globl _DFE_READ_F0D_LEFT_ODD
                            209 	.globl _DFE_READ_F0D_LEFT_EVEN
                            210 	.globl _DFE_READ_F0D_ODD
                            211 	.globl _DFE_READ_F0D_EVEN
                            212 	.globl _DFE_READ_F0B_ODD
                            213 	.globl _DFE_READ_F0B_EVEN
                            214 	.globl _DFE_READ_F0A_ODD
                            215 	.globl _DFE_READ_F0A_EVEN
                            216 	.globl _DFE_READ_ODD_REG8
                            217 	.globl _DFE_READ_EVEN_REG8
                            218 	.globl _DFE_READ_ODD_REG7
                            219 	.globl _DFE_READ_ODD_REG6
                            220 	.globl _DFE_READ_ODD_REG5
                            221 	.globl _DFE_READ_ODD_REG4
                            222 	.globl _DFE_READ_ODD_REG3
                            223 	.globl _DFE_READ_ODD_REG2
                            224 	.globl _DFE_READ_ODD_REG1
                            225 	.globl _DFE_READ_ODD_REG0
                            226 	.globl _DFE_READ_EVEN_REG7
                            227 	.globl _DFE_READ_EVEN_REG6
                            228 	.globl _DFE_READ_EVEN_REG5
                            229 	.globl _DFE_READ_EVEN_REG4
                            230 	.globl _DFE_READ_EVEN_REG3
                            231 	.globl _DFE_READ_EVEN_REG2
                            232 	.globl _DFE_READ_EVEN_REG1
                            233 	.globl _DFE_READ_EVEN_REG0
                            234 	.globl _TX_TRAIN_IF_REG8
                            235 	.globl _TX_TRAIN_CTRL_LANE
                            236 	.globl _TX_TRAIN_IF_REG7
                            237 	.globl _TX_TRAIN_IF_REG6
                            238 	.globl _TX_TRAIN_IF_REG5
                            239 	.globl _TX_TRAIN_IF_REG4
                            240 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            243 	.globl _TX_AMP_CTRL_REG0
                            244 	.globl _TX_DRV_RD_OUT_REG0
                            245 	.globl _LINK_TRAIN_MODE0
                            246 	.globl _TX_EMPH_CTRL_REG0
                            247 	.globl _TX_TRAIN_DEFAULT_REG5
                            248 	.globl _TX_TRAIN_DEFAULT_REG4
                            249 	.globl _TX_TRAIN_DEFAULT_REG3
                            250 	.globl _TX_TRAIN_DEFAULT_REG2
                            251 	.globl _TX_TRAIN_DEFAULT_REG1
                            252 	.globl _TX_TRAIN_DEFAULT_REG0
                            253 	.globl _TX_TRAIN_DRIVER_REG2
                            254 	.globl _TX_TRAIN_DRIVER_REG1
                            255 	.globl _TX_TRAIN_DRIVER_REG0
                            256 	.globl _TX_TRAIN_PATTTERN_REG0
                            257 	.globl _TX_TRAIN_IF_REG3
                            258 	.globl _TX_TRAIN_IF_REG2
                            259 	.globl _TX_TRAIN_IF_REG1
                            260 	.globl _TX_TRAIN_IF_REG0
                            261 	.globl _DME_DEC_REG1
                            262 	.globl _DME_DEC_REG0
                            263 	.globl _DME_ENC_REG2
                            264 	.globl _DME_ENC_REG1
                            265 	.globl _DME_ENC_REG0
                            266 	.globl _END_XDAT_CMN
                            267 	.globl _MCU_INFO_13
                            268 	.globl _MCU_INFO_12
                            269 	.globl _MCU_INFO_5
                            270 	.globl _MCU_INFO_4
                            271 	.globl _SYNC_INFO
                            272 	.globl _CDS_EYE_CLK_THR
                            273 	.globl _TX_SAVE_4
                            274 	.globl _TX_SAVE_3
                            275 	.globl _TX_SAVE_2
                            276 	.globl _TX_SAVE_1
                            277 	.globl _TX_SAVE_0
                            278 	.globl _ETH_PRESET1_TB
                            279 	.globl _ETH_PRESET0_TB
                            280 	.globl _SAS_PRESET2_TB
                            281 	.globl _SAS_PRESET1_TB
                            282 	.globl _SAS_PRESET0_TB
                            283 	.globl _G_SELLV_RXSAMPLER
                            284 	.globl _G_SELLV_RXDATACLK
                            285 	.globl _G_SELLV_RXEOMCLK
                            286 	.globl _G_SELLV_TXPRE
                            287 	.globl _G_SELLV_TXDATA
                            288 	.globl _G_SELLV_TXCLK
                            289 	.globl _TIMER_SEL3
                            290 	.globl _TIMER_SEL2
                            291 	.globl _TIMER_SEL1
                            292 	.globl _MCU_CONFIG1
                            293 	.globl _LOOP_CNTS
                            294 	.globl _CAL_DATA1
                            295 	.globl _MCU_CONFIG
                            296 	.globl _CAL_STATUS_READ
                            297 	.globl _CAL_TIME_OUT_AND_DIS
                            298 	.globl _CON_CAL_STEP_SIZE5
                            299 	.globl _CON_CAL_STEP_SIZE4
                            300 	.globl _CON_CAL_STEP_SIZE3
                            301 	.globl _CON_CAL_STEP_SIZE2
                            302 	.globl _CON_CAL_STEP_SIZE1
                            303 	.globl _CONTROL_CONFIG9
                            304 	.globl _CONTROL_CONFIG8
                            305 	.globl _TRAIN_IF_CONFIG
                            306 	.globl _CAL_DATA0
                            307 	.globl _CONTROL_CONFIG7
                            308 	.globl _CONTROL_CONFIG6
                            309 	.globl _CONTROL_CONFIG5
                            310 	.globl _CONTROL_CONFIG4
                            311 	.globl _CONTROL_CONFIG3
                            312 	.globl _CONTROL_CONFIG2
                            313 	.globl _CONTROL_CONFIG1
                            314 	.globl _CONTROL_CONFIG0
                            315 	.globl _FW_REV
                            316 	.globl _CID_REG1
                            317 	.globl _CID_REG0
                            318 	.globl _CMN_MCU_REG
                            319 	.globl _SET_LANE_ISR
                            320 	.globl _CMN_ISR_MASK_1
                            321 	.globl _CMN_ISR_1
                            322 	.globl _CMN_MCU_TIMER3_CONTROL
                            323 	.globl _CMN_MCU_TIMER2_CONTROL
                            324 	.globl _CMN_MCU_TIMER1_CONTROL
                            325 	.globl _CMN_MCU_TIMER0_CONTROL
                            326 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            327 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            330 	.globl _CMN_MCU_TIMER_CONTROL
                            331 	.globl _CMN_CACHE_DEBUG1
                            332 	.globl _CMN_MCU_GPIO
                            333 	.globl _CMN_ISR_CLEAR_2
                            334 	.globl _CMN_ISR_MASK_2
                            335 	.globl _CMN_ISR_2
                            336 	.globl _MCU_INT_ADDR
                            337 	.globl _CMN_CACHE_DEBUG0
                            338 	.globl _MCU_SDT_CMN
                            339 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            342 	.globl _TEST5
                            343 	.globl _PM_CMN_REG2
                            344 	.globl _INPUT_CMN_PIN_REG3
                            345 	.globl __FIELDNAME_
                            346 	.globl _CMN_CALIBRATION
                            347 	.globl _OUTPUT_CMN_PIN_REG0
                            348 	.globl _SPD_CMN_REG1
                            349 	.globl _CLKGEN_CMN_REG1
                            350 	.globl _PLLCAL_REG1
                            351 	.globl _PLLCAL_REG0
                            352 	.globl _ANA_TSEN_CONTROL
                            353 	.globl _INPUT_CMN_PIN_REG2
                            354 	.globl _INPUT_CMN_PIN_REG1
                            355 	.globl _INPUT_CMN_PIN_REG0
                            356 	.globl _PM_CMN_REG1
                            357 	.globl _SYSTEM
                            358 	.globl _TEST4
                            359 	.globl _TEST3
                            360 	.globl _TEST2
                            361 	.globl _TEST1
                            362 	.globl _TEST0
                            363 	.globl _MCU_SYNC2
                            364 	.globl _MCU_SYNC1
                            365 	.globl _MEM_IRQ_CLEAR
                            366 	.globl _APB_CONTROL_REG
                            367 	.globl _ANA_IF_CMN_REG0
                            368 	.globl _MEM_IRQ_MASK
                            369 	.globl _MEM_IRQ
                            370 	.globl _ANA_IF_CMN_REG1
                            371 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            372 	.globl _MCU_INFO_3
                            373 	.globl _MCU_INFO_2
                            374 	.globl _MCU_INFO_1
                            375 	.globl _MCU_INFO_0
                            376 	.globl _MEMORY_CONTROL_4
                            377 	.globl _MEMORY_CONTROL_3
                            378 	.globl _MEMORY_CONTROL_2
                            379 	.globl _MEMORY_CONTROL_1
                            380 	.globl _MEMORY_CONTROL_0
                            381 	.globl _MCU_DEBUG1
                            382 	.globl _MCU_DEBUG0
                            383 	.globl _MCU_CONTROL_4
                            384 	.globl _MCU_CONTROL_3
                            385 	.globl _MCU_CONTROL_2
                            386 	.globl _MCU_CONTROL_1
                            387 	.globl _MCU_CONTROL_0
                            388 	.globl _GLOB_L1_SUBSTATES_CFG
                            389 	.globl _GLOB_PIPE_REVISION
                            390 	.globl _GLOB_BIST_DATA_HI
                            391 	.globl _GLOB_BIST_SEQR_CFG
                            392 	.globl _GLOB_BIST_RESULT
                            393 	.globl _GLOB_BIST_MASK
                            394 	.globl _GLOB_BIST_START
                            395 	.globl _GLOB_BIST_LANE_TYPE
                            396 	.globl _GLOB_BIST_CTRL
                            397 	.globl _GLOB_DP_BAL_CFG4
                            398 	.globl _GLOB_DP_BAL_CFG2
                            399 	.globl _GLOB_DP_BAL_CFG0
                            400 	.globl _GLOB_PM_DP_CTRL
                            401 	.globl _GLOB_COUNTER_HI
                            402 	.globl _GLOB_COUNTER_CTRL
                            403 	.globl _GLOB_PM_CFG0
                            404 	.globl _GLOB_DP_SAL_CFG5
                            405 	.globl _GLOB_DP_SAL_CFG3
                            406 	.globl _GLOB_DP_SAL_CFG1
                            407 	.globl _GLOB_DP_SAL_CFG
                            408 	.globl _GLOB_MISC_CTRL
                            409 	.globl _GLOB_CLK_SRC_HI
                            410 	.globl _GLOB_CLK_SRC_LO
                            411 	.globl _GLOB_RST_CLK_CTRL
                            412 	.globl _DFE_STATIC_REG6
                            413 	.globl _DFE_STATIC_REG5
                            414 	.globl _DFE_STATIC_REG4
                            415 	.globl _DFE_STATIC_REG3
                            416 	.globl _DFE_STATIC_REG1
                            417 	.globl _DFE_STATIC_REG0
                            418 	.globl _RX_CMN_0
                            419 	.globl _SRIS_REG1
                            420 	.globl _SRIS_REG0
                            421 	.globl _DTX_PHY_ALIGN_REG2
                            422 	.globl _DTX_PHY_ALIGN_REG1
                            423 	.globl _DTX_PHY_ALIGN_REG0
                            424 	.globl _DTX_REG4
                            425 	.globl _DTX_REG3
                            426 	.globl _DTX_REG2
                            427 	.globl _DTX_REG1
                            428 	.globl _DTX_REG0
                            429 	.globl _TX_CMN_REG
                            430 	.globl _END_XDAT_LANE
                            431 	.globl _TRAIN_CONTROL_17
                            432 	.globl _TRAIN_CONTROL_16
                            433 	.globl _TRAIN_CONTROL_15
                            434 	.globl _TRAIN_CONTROL_14
                            435 	.globl _TRAIN_CONTROL_13
                            436 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            437 	.globl _ESM_POP_N_CNT_LOW_LANE
                            438 	.globl _TRAIN_CONTROL_12
                            439 	.globl _TRAIN_CONTROL_11
                            440 	.globl _TRAIN_CONTROL_10
                            441 	.globl _TRAIN_CONTROL_9
                            442 	.globl _TRAIN_CONTROL_8
                            443 	.globl _TRAIN_CONTROL_7
                            444 	.globl _TRAIN_CONTROL_6
                            445 	.globl _TRAIN_CONTROL_5
                            446 	.globl _TRAIN_CONTROL_4
                            447 	.globl _TRAIN_CONTROL_3
                            448 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            449 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            450 	.globl _ESM_POP_P_CNT_LOW_LANE
                            451 	.globl _CDS_CTRL_REG1
                            452 	.globl _CDS_CTRL_REG0
                            453 	.globl _DFE_CONTROL_11
                            454 	.globl _DFE_CONTROL_10
                            455 	.globl _DFE_CONTROL_9
                            456 	.globl _DFE_CONTROL_8
                            457 	.globl _DFE_CONTROL_7
                            458 	.globl _DFE_TEST_5
                            459 	.globl _DFE_TEST_4
                            460 	.globl _DFE_TEST_1
                            461 	.globl _DFE_TEST_0
                            462 	.globl _DFE_CONTROL_6
                            463 	.globl _TRAIN_PARA_3
                            464 	.globl _TRAIN_PARA_2
                            465 	.globl _TRAIN_PARA_1
                            466 	.globl _TRAIN_PARA_0
                            467 	.globl _DLL_CAL
                            468 	.globl _RPTA_CONFIG_1
                            469 	.globl _RPTA_CONFIG_0
                            470 	.globl _TRAIN_CONTROL_2
                            471 	.globl _TRAIN_CONTROL_1
                            472 	.globl _TRAIN_CONTROL_0
                            473 	.globl _DFE_CONTROL_5
                            474 	.globl _DFE_CONTROL_4
                            475 	.globl _DFE_CONTROL_3
                            476 	.globl _DFE_CONTROL_2
                            477 	.globl _DFE_CONTROL_1
                            478 	.globl _DFE_CONTROL_0
                            479 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            480 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            482 	.globl _PHY_LOCAL_VALUE_LANE
                            483 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            485 	.globl _CAL_SAVE_DATA3_LANE
                            486 	.globl _CAL_SAVE_DATA2_LANE
                            487 	.globl _CAL_SAVE_DATA1_LANE
                            488 	.globl _CAL_CTRL4_LANE
                            489 	.globl _CAL_CTRL3_LANE
                            490 	.globl _CAL_CTRL2_LANE
                            491 	.globl _CAL_CTRL1_LANE
                            492 	.globl _LANE_MARGIN_REG0
                            493 	.globl _EOM_VLD_REG4
                            494 	.globl _EOM_REG0
                            495 	.globl _EOM_ERR_REG3
                            496 	.globl _EOM_ERR_REG2
                            497 	.globl _EOM_ERR_REG1
                            498 	.globl _EOM_ERR_REG0
                            499 	.globl _EOM_VLD_REG3
                            500 	.globl _EOM_VLD_REG2
                            501 	.globl _EOM_VLD_REG1
                            502 	.globl _EOM_VLD_REG0
                            503 	.globl _DFE_STATIC_LANE_REG6
                            504 	.globl _DFE_STATIC_LANE_REG5
                            505 	.globl _DFE_STATIC_LANE_REG4
                            506 	.globl _DFE_STATIC_LANE_REG3
                            507 	.globl _DFE_STATIC_LANE_REG1
                            508 	.globl _DFE_STATIC_LANE_REG0
                            509 	.globl _DFE_DCE_REG0
                            510 	.globl _CAL_OFST_REG2
                            511 	.globl _CAL_OFST_REG1
                            512 	.globl _CAL_OFST_REG0
                            513 	.globl _DFE_READ_ODD_2C_REG8
                            514 	.globl _DFE_READ_EVEN_2C_REG8
                            515 	.globl _DFE_READ_ODD_2C_REG7
                            516 	.globl _DFE_READ_ODD_2C_REG6
                            517 	.globl _DFE_READ_ODD_2C_REG5
                            518 	.globl _DFE_READ_ODD_2C_REG4
                            519 	.globl _DFE_READ_ODD_2C_REG3
                            520 	.globl _DFE_READ_ODD_2C_REG2
                            521 	.globl _DFE_READ_ODD_2C_REG1
                            522 	.globl _DFE_READ_ODD_2C_REG0
                            523 	.globl _DFE_READ_EVEN_2C_REG7
                            524 	.globl _DFE_READ_EVEN_2C_REG6
                            525 	.globl _DFE_READ_EVEN_2C_REG5
                            526 	.globl _DFE_READ_EVEN_2C_REG4
                            527 	.globl _DFE_READ_EVEN_2C_REG3
                            528 	.globl _DFE_READ_EVEN_2C_REG2
                            529 	.globl _DFE_READ_EVEN_2C_REG1
                            530 	.globl _DFE_READ_EVEN_2C_REG0
                            531 	.globl _DFE_READ_ODD_SM_REG8
                            532 	.globl _DFE_READ_EVEN_SM_REG8
                            533 	.globl _DFE_READ_ODD_SM_REG7
                            534 	.globl _DFE_READ_ODD_SM_REG6
                            535 	.globl _DFE_READ_ODD_SM_REG5
                            536 	.globl _DFE_READ_ODD_SM_REG4
                            537 	.globl _DFE_READ_ODD_SM_REG3
                            538 	.globl _DFE_READ_ODD_SM_REG2
                            539 	.globl _DFE_READ_ODD_SM_REG1
                            540 	.globl _DFE_READ_ODD_SM_REG0
                            541 	.globl _DFE_READ_EVEN_SM_REG7
                            542 	.globl _DFE_READ_EVEN_SM_REG6
                            543 	.globl _DFE_READ_EVEN_SM_REG5
                            544 	.globl _DFE_READ_EVEN_SM_REG4
                            545 	.globl _DFE_READ_EVEN_SM_REG3
                            546 	.globl _DFE_READ_EVEN_SM_REG2
                            547 	.globl _DFE_READ_EVEN_SM_REG1
                            548 	.globl _DFE_READ_EVEN_SM_REG0
                            549 	.globl _DFE_FEXT_ODD_REG7
                            550 	.globl _DFE_FEXT_ODD_REG6
                            551 	.globl _DFE_FEXT_ODD_REG5
                            552 	.globl _DFE_FEXT_ODD_REG4
                            553 	.globl _DFE_FEXT_ODD_REG3
                            554 	.globl _DFE_FEXT_ODD_REG2
                            555 	.globl _DFE_FEXT_ODD_REG1
                            556 	.globl _DFE_FEXT_ODD_REG0
                            557 	.globl _DFE_FEXT_EVEN_REG7
                            558 	.globl _DFE_FEXT_EVEN_REG6
                            559 	.globl _DFE_FEXT_EVEN_REG5
                            560 	.globl _DFE_FEXT_EVEN_REG4
                            561 	.globl _DFE_FEXT_EVEN_REG3
                            562 	.globl _DFE_FEXT_EVEN_REG2
                            563 	.globl _DFE_FEXT_EVEN_REG1
                            564 	.globl _DFE_FEXT_EVEN_REG0
                            565 	.globl _DFE_DC_ODD_REG8
                            566 	.globl _DFE_DC_EVEN_REG8
                            567 	.globl _DFE_FEN_ODD_REG
                            568 	.globl _DFE_FEN_EVEN_REG
                            569 	.globl _DFE_STEP_REG1
                            570 	.globl _DFE_STEP_REG0
                            571 	.globl _DFE_ANA_REG1
                            572 	.globl _DFE_ANA_REG0
                            573 	.globl _DFE_CTRL_REG4
                            574 	.globl _RX_EQ_CLK_CTRL
                            575 	.globl _DFE_CTRL_REG3
                            576 	.globl _DFE_CTRL_REG2
                            577 	.globl _DFE_CTRL_REG1
                            578 	.globl _DFE_CTRL_REG0
                            579 	.globl _PT_COUNTER2
                            580 	.globl _PT_COUNTER1
                            581 	.globl _PT_COUNTER0
                            582 	.globl _PT_USER_PATTERN2
                            583 	.globl _PT_USER_PATTERN1
                            584 	.globl _PT_USER_PATTERN0
                            585 	.globl _PT_CONTROL1
                            586 	.globl _PT_CONTROL0
                            587 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            589 	.globl _MEM_ECC_ERR_ADDRESS0
                            590 	.globl _MCU_COMMAND0
                            591 	.globl _MCU_INT_CONTROL_13
                            592 	.globl _MCU_WDT_LANE
                            593 	.globl _MCU_IRQ_ISR_LANE
                            594 	.globl _ANA_IF_DFEO_REG0
                            595 	.globl _ANA_IF_DFEE_REG0
                            596 	.globl _ANA_IF_TRX_REG0
                            597 	.globl _EXT_INT_CONTROL
                            598 	.globl _MCU_DEBUG_LANE
                            599 	.globl _MCU_DEBUG3_LANE
                            600 	.globl _MCU_DEBUG2_LANE
                            601 	.globl _MCU_DEBUG1_LANE
                            602 	.globl _MCU_DEBUG0_LANE
                            603 	.globl _MCU_TIMER_CTRL_7_LANE
                            604 	.globl _MCU_TIMER_CTRL_6_LANE
                            605 	.globl _MCU_TIMER_CTRL_5_LANE
                            606 	.globl _MCU_TIMER_CTRL_4_LANE
                            607 	.globl _MCU_TIMER_CTRL_3_LANE
                            608 	.globl _MCU_TIMER_CTRL_2_LANE
                            609 	.globl _MCU_TIMER_CTRL_1_LANE
                            610 	.globl _MCU_MEM_REG2_LANE
                            611 	.globl _MCU_MEM_REG1_LANE
                            612 	.globl _MCU_IRQ_MASK_LANE
                            613 	.globl _MCU_IRQ_LANE
                            614 	.globl _MCU_TIMER3_CONTROL
                            615 	.globl _MCU_TIMER2_CONTROL
                            616 	.globl _MCU_TIMER1_CONTROL
                            617 	.globl _MCU_TIMER0_CONTROL
                            618 	.globl _MCU_TIMER_CONTROL
                            619 	.globl _MCU_INT12_CONTROL
                            620 	.globl _MCU_INT11_CONTROL
                            621 	.globl _MCU_INT10_CONTROL
                            622 	.globl _MCU_INT9_CONTROL
                            623 	.globl _MCU_INT8_CONTROL
                            624 	.globl _MCU_INT7_CONTROL
                            625 	.globl _MCU_INT6_CONTROL
                            626 	.globl _MCU_INT5_CONTROL
                            627 	.globl _MCU_INT4_CONTROL
                            628 	.globl _MCU_INT3_CONTROL
                            629 	.globl _MCU_INT2_CONTROL
                            630 	.globl _MCU_INT1_CONTROL
                            631 	.globl _MCU_INT0_CONTROL
                            632 	.globl _MCU_STATUS3_LANE
                            633 	.globl _MCU_STATUS2_LANE
                            634 	.globl _MCU_STATUS1_LANE
                            635 	.globl _MCU_STATUS0_LANE
                            636 	.globl _LANE_SYSTEM0
                            637 	.globl _CACHE_DEBUG1
                            638 	.globl _CACHE_DEBUG0
                            639 	.globl _MCU_GPIO
                            640 	.globl _MCU_CONTROL_LANE
                            641 	.globl _LANE_32G_PRESET_CFG16_LANE
                            642 	.globl _LANE_32G_PRESET_CFG14_LANE
                            643 	.globl _LANE_32G_PRESET_CFG12_LANE
                            644 	.globl _LANE_32G_PRESET_CFG10_LANE
                            645 	.globl _LANE_32G_PRESET_CFG8_LANE
                            646 	.globl _LANE_32G_PRESET_CFG6_LANE
                            647 	.globl _LANE_32G_PRESET_CFG4_LANE
                            648 	.globl _LANE_32G_PRESET_CFG2_LANE
                            649 	.globl _LANE_32G_PRESET_CFG0_LANE
                            650 	.globl _LANE_EQ_32G_CFG0_LANE
                            651 	.globl _LANE_16G_PRESET_CFG16_LANE
                            652 	.globl _LANE_16G_PRESET_CFG14_LANE
                            653 	.globl _LANE_16G_PRESET_CFG12_LANE
                            654 	.globl _LANE_16G_PRESET_CFG10_LANE
                            655 	.globl _LANE_16G_PRESET_CFG8_LANE
                            656 	.globl _LANE_16G_PRESET_CFG6_LANE
                            657 	.globl _LANE_16G_PRESET_CFG4_LANE
                            658 	.globl _LANE_16G_PRESET_CFG2_LANE
                            659 	.globl _LANE_16G_PRESET_CFG0_LANE
                            660 	.globl _LANE_EQ_16G_CFG0_LANE
                            661 	.globl _LANE_REMOTE_SET_LANE
                            662 	.globl _LANE_COEFF_MAX0_LANE
                            663 	.globl _LANE_PRESET_CFG16_LANE
                            664 	.globl _LANE_PRESET_CFG14_LANE
                            665 	.globl _LANE_PRESET_CFG12_LANE
                            666 	.globl _LANE_PRESET_CFG10_LANE
                            667 	.globl _LANE_PRESET_CFG8_LANE
                            668 	.globl _LANE_PRESET_CFG6_LANE
                            669 	.globl _LANE_PRESET_CFG4_LANE
                            670 	.globl _LANE_PRESET_CFG2_LANE
                            671 	.globl _LANE_PRESET_CFG0_LANE
                            672 	.globl _LANE_EQ_CFG1_LANE
                            673 	.globl _LANE_EQ_CFG0_LANE
                            674 	.globl _LANE_USB_DP_CFG2_LANE
                            675 	.globl _LANE_USB_DP_CFG1_LANE
                            676 	.globl _LANE_DP_PIE8_CFG0_LANE
                            677 	.globl _LANE_CFG_STATUS3_LANE
                            678 	.globl _LANE_CFG4
                            679 	.globl _LANE_CFG2_LANE
                            680 	.globl _LANE_CFG_STATUS2_LANE
                            681 	.globl _LANE_STATUS0
                            682 	.globl _LANE_CFG0
                            683 	.globl _SQ_REG0
                            684 	.globl _DTL_REG3
                            685 	.globl _DTL_REG2
                            686 	.globl _DTL_REG1
                            687 	.globl _DTL_REG0
                            688 	.globl _RX_LANE_INTERRUPT_REG1
                            689 	.globl _RX_CALIBRATION_REG
                            690 	.globl _INPUT_RX_PIN_REG3_LANE
                            691 	.globl _RX_DATA_PATH_REG
                            692 	.globl _RX_LANE_INTERRUPT_MASK
                            693 	.globl _RX_LANE_INTERRUPT
                            694 	.globl _CDR_LOCK_REG
                            695 	.globl _FRAME_SYNC_DET_REG6
                            696 	.globl _FRAME_SYNC_DET_REG5
                            697 	.globl _FRAME_SYNC_DET_REG4
                            698 	.globl _FRAME_SYNC_DET_REG3
                            699 	.globl _FRAME_SYNC_DET_REG2
                            700 	.globl _FRAME_SYNC_DET_REG1
                            701 	.globl _FRAME_SYNC_DET_REG0
                            702 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            703 	.globl _DIG_RX_RSVD_REG0
                            704 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            705 	.globl _INPUT_RX_PIN_REG2_LANE
                            706 	.globl _INPUT_RX_PIN_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG0_LANE
                            708 	.globl _RX_SYSTEM_LANE
                            709 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            710 	.globl _MON_TOP
                            711 	.globl _ANALOG_TX_REALTIME_REG_1
                            712 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            713 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            714 	.globl __FIELDNAME__LANE
                            715 	.globl _INPUT_TX_PIN_REG5_LANE
                            716 	.globl _DIG_TX_RSVD_REG0
                            717 	.globl _TX_CALIBRATION_LANE
                            718 	.globl _INPUT_TX_PIN_REG4_LANE
                            719 	.globl _TX_SYSTEM_LANE
                            720 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            721 	.globl _SPD_CTRL_INTERRUPT_REG2
                            722 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            723 	.globl _TX_SPEED_CONVERT_LANE
                            724 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            725 	.globl _PM_CTRL_INTERRUPT_REG2
                            726 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            727 	.globl _INPUT_TX_PIN_REG3_LANE
                            728 	.globl _INPUT_TX_PIN_REG2_LANE
                            729 	.globl _INPUT_TX_PIN_REG1_LANE
                            730 	.globl _INPUT_TX_PIN_REG0_LANE
                            731 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            733 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            820 	.globl _ANA_DFEO_REG_0B
                            821 	.globl _ANA_DFEO_REG_0A
                            822 	.globl _ANA_DFEO_REG_09
                            823 	.globl _ANA_DFEO_REG_08
                            824 	.globl _ANA_DFEO_REG_07
                            825 	.globl _ANA_DFEO_REG_06
                            826 	.globl _ANA_DFEO_REG_05
                            827 	.globl _ANA_DFEO_REG_04
                            828 	.globl _ANA_DFEO_REG_03
                            829 	.globl _ANA_DFEO_REG_02
                            830 	.globl _ANA_DFEO_REG_01
                            831 	.globl _ANA_DFEO_REG_00
                            832 	.globl _ANA_DFEO_REG_27
                            833 	.globl _ANA_DFEO_REG_26
                            834 	.globl _ANA_DFEO_REG_25
                            835 	.globl _ANA_DFEO_REG_24
                            836 	.globl _ANA_DFEO_REG_23
                            837 	.globl _ANA_DFEO_REG_22
                            838 	.globl _ANA_DFEO_REG_21
                            839 	.globl _ANA_DFEO_REG_20
                            840 	.globl _ANA_DFEO_REG_1F
                            841 	.globl _ANA_DFEO_REG_1E
                            842 	.globl _ANA_DFEO_REG_1D
                            843 	.globl _ANA_DFEO_REG_1C
                            844 	.globl _ANA_DFEO_REG_1B
                            845 	.globl _ANA_DFEO_REG_1A
                            846 	.globl _ANA_DFEO_REG_19
                            847 	.globl _ANA_DFEO_REG_18
                            848 	.globl _ANA_DFEO_REG_17
                            849 	.globl _ANA_DFEO_REG_16
                            850 	.globl _ANA_DFEO_REG_15
                            851 	.globl _ANA_DFEO_REG_14
                            852 	.globl _ANA_DFEO_REG_13
                            853 	.globl _ANA_DFEO_REG_12
                            854 	.globl _ANA_DFEO_REG_11
                            855 	.globl _ANA_DFEO_REG_10
                            856 	.globl _ANA_DFEO_REG_0F
                            857 	.globl _ANA_DFEO_REG_0E
                            858 	.globl _ANA_DFEO_REG_0D
                            859 	.globl _ANA_DFEO_REG_0C
                            860 	.globl _ANA_DFEE_REG_1D
                            861 	.globl _ANA_DFEE_REG_1C
                            862 	.globl _ANA_DFEE_REG_1B
                            863 	.globl _ANA_DFEE_REG_1A
                            864 	.globl _ANA_DFEE_REG_19
                            865 	.globl _ANA_DFEE_REG_18
                            866 	.globl _ANA_DFEE_REG_17
                            867 	.globl _ANA_DFEE_REG_16
                            868 	.globl _ANA_DFEE_REG_15
                            869 	.globl _ANA_DFEE_REG_14
                            870 	.globl _ANA_DFEE_REG_13
                            871 	.globl _ANA_DFEE_REG_12
                            872 	.globl _ANA_DFEE_REG_11
                            873 	.globl _ANA_DFEE_REG_10
                            874 	.globl _ANA_DFEE_REG_0F
                            875 	.globl _ANA_DFEE_REG_0E
                            876 	.globl _ANA_DFEE_REG_0D
                            877 	.globl _ANA_DFEE_REG_0C
                            878 	.globl _ANA_DFEE_REG_0B
                            879 	.globl _ANA_DFEE_REG_0A
                            880 	.globl _ANA_DFEE_REG_09
                            881 	.globl _ANA_DFEE_REG_08
                            882 	.globl _ANA_DFEE_REG_07
                            883 	.globl _ANA_DFEE_REG_06
                            884 	.globl _ANA_DFEE_REG_05
                            885 	.globl _ANA_DFEE_REG_04
                            886 	.globl _ANA_DFEE_REG_03
                            887 	.globl _ANA_DFEE_REG_02
                            888 	.globl _ANA_DFEE_REG_01
                            889 	.globl _ANA_DFEE_REG_00
                            890 	.globl _ANA_DFEE_REG_27
                            891 	.globl _ANA_DFEE_REG_26
                            892 	.globl _ANA_DFEE_REG_25
                            893 	.globl _ANA_DFEE_REG_24
                            894 	.globl _ANA_DFEE_REG_23
                            895 	.globl _ANA_DFEE_REG_22
                            896 	.globl _ANA_DFEE_REG_21
                            897 	.globl _ANA_DFEE_REG_20
                            898 	.globl _ANA_DFEE_REG_1F
                            899 	.globl _ANA_DFEE_REG_1E
                            900 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            933 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            963 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            979 	.globl _SpeedChange
                            980 	.globl _sata_speedchange
                            981 	.globl _loadspeedtbl_pll
                            982 	.globl _loadspeedtbl_ringpll
                            983 	.globl _loadspeedtbl_gen
                            984 	.globl _loadSpeedtbl
                            985 	.globl _loadSpdtbl_4_fcnt
                            986 	.globl _ringloadSpdtbl_4_fcnt
                            987 ;--------------------------------------------------------
                            988 ; special function registers
                            989 ;--------------------------------------------------------
                            990 	.area RSEG    (ABS,DATA)
   0000                     991 	.org 0x0000
                    0080    992 _P0	=	0x0080
                    0082    993 _DPL	=	0x0082
                    0083    994 _DPH	=	0x0083
                    0086    995 _WDTREL	=	0x0086
                    0087    996 _PCON	=	0x0087
                    0088    997 _TCON	=	0x0088
                    0089    998 _TMOD	=	0x0089
                    008A    999 _TL0	=	0x008a
                    008B   1000 _TL1	=	0x008b
                    008C   1001 _TH0	=	0x008c
                    008D   1002 _TH1	=	0x008d
                    008E   1003 _CKCON	=	0x008e
                    0090   1004 _P1	=	0x0090
                    0092   1005 _DPS	=	0x0092
                    0094   1006 _PSBANK	=	0x0094
                    0098   1007 _SCON	=	0x0098
                    0099   1008 _SBUF	=	0x0099
                    009A   1009 _IEN2	=	0x009a
                    00A0   1010 _P2	=	0x00a0
                    00A1   1011 _DMAS0	=	0x00a1
                    00A2   1012 _DMAS1	=	0x00a2
                    00A3   1013 _DMAS2	=	0x00a3
                    00A4   1014 _DMAT0	=	0x00a4
                    00A5   1015 _DMAT1	=	0x00a5
                    00A6   1016 _DMAT2	=	0x00a6
                    00A8   1017 _IEN0	=	0x00a8
                    00A9   1018 _IP0	=	0x00a9
                    00AA   1019 _S0RELL	=	0x00aa
                    00B0   1020 _P3	=	0x00b0
                    00B1   1021 _DMAC0	=	0x00b1
                    00B2   1022 _DMAC1	=	0x00b2
                    00B3   1023 _DMAC2	=	0x00b3
                    00B4   1024 _DMASEL	=	0x00b4
                    00B5   1025 _DMAM0	=	0x00b5
                    00B6   1026 _DMAM1	=	0x00b6
                    00B8   1027 _IEN1	=	0x00b8
                    00B9   1028 _IP1	=	0x00b9
                    00BA   1029 _S0RELH	=	0x00ba
                    00C0   1030 _IRCON	=	0x00c0
                    00C1   1031 _CCEN	=	0x00c1
                    00C8   1032 _T2CON	=	0x00c8
                    00CA   1033 _RCAP2L	=	0x00ca
                    00CB   1034 _RCAP2H	=	0x00cb
                    00CC   1035 _TL2	=	0x00cc
                    00CD   1036 _TH2	=	0x00cd
                    00D0   1037 _PSW	=	0x00d0
                    00D8   1038 _ADCON	=	0x00d8
                    00E0   1039 _ACC	=	0x00e0
                    00E8   1040 _EIE	=	0x00e8
                    00F0   1041 _B	=	0x00f0
                    00F7   1042 _SRST	=	0x00f7
                    8C8A   1043 _TMR0	=	0x8c8a
                    8D8B   1044 _TMR1	=	0x8d8b
                    CDCC   1045 _TMR2	=	0xcdcc
                    A2A1   1046 _DMASA	=	0xa2a1
                    A5A4   1047 _DMATA	=	0xa5a4
                    B2B1   1048 _DMAC	=	0xb2b1
                           1049 ;--------------------------------------------------------
                           1050 ; special function bits
                           1051 ;--------------------------------------------------------
                           1052 	.area RSEG    (ABS,DATA)
   0000                    1053 	.org 0x0000
                    0080   1054 _P0_0	=	0x0080
                    0081   1055 _P0_1	=	0x0081
                    0082   1056 _P0_2	=	0x0082
                    0083   1057 _P0_3	=	0x0083
                    0084   1058 _P0_4	=	0x0084
                    0085   1059 _P0_5	=	0x0085
                    0086   1060 _P0_6	=	0x0086
                    0087   1061 _P0_7	=	0x0087
                    0090   1062 _P1_0	=	0x0090
                    0091   1063 _P1_1	=	0x0091
                    0092   1064 _P1_2	=	0x0092
                    0093   1065 _P1_3	=	0x0093
                    0094   1066 _P1_4	=	0x0094
                    0095   1067 _P1_5	=	0x0095
                    0096   1068 _P1_6	=	0x0096
                    0097   1069 _P1_7	=	0x0097
                    00A0   1070 _P2_0	=	0x00a0
                    00A1   1071 _P2_1	=	0x00a1
                    00A2   1072 _P2_2	=	0x00a2
                    00A3   1073 _P2_3	=	0x00a3
                    00A4   1074 _P2_4	=	0x00a4
                    00A5   1075 _P2_5	=	0x00a5
                    00A6   1076 _P2_6	=	0x00a6
                    00A7   1077 _P2_7	=	0x00a7
                    00B0   1078 _P3_0	=	0x00b0
                    00B1   1079 _P3_1	=	0x00b1
                    00B2   1080 _P3_2	=	0x00b2
                    00B3   1081 _P3_3	=	0x00b3
                    00B4   1082 _P3_4	=	0x00b4
                    00B5   1083 _P3_5	=	0x00b5
                    00B6   1084 _P3_6	=	0x00b6
                    00B7   1085 _P3_7	=	0x00b7
                    0088   1086 _IT0	=	0x0088
                    0089   1087 _IE0	=	0x0089
                    008A   1088 _IT1	=	0x008a
                    008B   1089 _IE1	=	0x008b
                    008C   1090 _TR0	=	0x008c
                    008D   1091 _TF0	=	0x008d
                    008E   1092 _TR1	=	0x008e
                    008F   1093 _TF1	=	0x008f
                    00A8   1094 _EX0	=	0x00a8
                    00A9   1095 _ET0	=	0x00a9
                    00AA   1096 _EX1	=	0x00aa
                    00AB   1097 _ET1	=	0x00ab
                    00AC   1098 _ES	=	0x00ac
                    00AD   1099 _ET2	=	0x00ad
                    00AE   1100 _WDT	=	0x00ae
                    00AF   1101 _EA	=	0x00af
                    00B8   1102 _EX7	=	0x00b8
                    00B9   1103 _EX2	=	0x00b9
                    00BA   1104 _EX3	=	0x00ba
                    00BB   1105 _EX4	=	0x00bb
                    00BC   1106 _EX5	=	0x00bc
                    00BD   1107 _EX6	=	0x00bd
                    00BE   1108 _PS1	=	0x00be
                    009A   1109 _ES1	=	0x009a
                    009B   1110 _EX8	=	0x009b
                    009C   1111 _EX9	=	0x009c
                    009D   1112 _EX10	=	0x009d
                    009E   1113 _EX11	=	0x009e
                    009F   1114 _EX12	=	0x009f
                    0098   1115 _RI	=	0x0098
                    0099   1116 _TI	=	0x0099
                    00C6   1117 _TF2	=	0x00c6
                           1118 ;--------------------------------------------------------
                           1119 ; overlayable register banks
                           1120 ;--------------------------------------------------------
                           1121 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1122 	.ds 8
                           1123 ;--------------------------------------------------------
                           1124 ; overlayable bit register bank
                           1125 ;--------------------------------------------------------
                           1126 	.area BIT_BANK	(REL,OVR,DATA)
   0000                    1127 bits:
   0000                    1128 	.ds 1
                    8000   1129 	b0 = bits[0]
                    8100   1130 	b1 = bits[1]
                    8200   1131 	b2 = bits[2]
                    8300   1132 	b3 = bits[3]
                    8400   1133 	b4 = bits[4]
                    8500   1134 	b5 = bits[5]
                    8600   1135 	b6 = bits[6]
                    8700   1136 	b7 = bits[7]
                           1137 ;--------------------------------------------------------
                           1138 ; internal ram data
                           1139 ;--------------------------------------------------------
                           1140 	.area DSEG    (DATA)
                           1141 ;--------------------------------------------------------
                           1142 ; overlayable items in internal ram 
                           1143 ;--------------------------------------------------------
                           1144 	.area OSEG    (OVR,DATA)
                           1145 ;--------------------------------------------------------
                           1146 ; indirectly addressable internal ram data
                           1147 ;--------------------------------------------------------
                           1148 	.area ISEG    (DATA)
                           1149 ;--------------------------------------------------------
                           1150 ; absolute internal ram data
                           1151 ;--------------------------------------------------------
                           1152 	.area IABS    (ABS,DATA)
                           1153 	.area IABS    (ABS,DATA)
                           1154 ;--------------------------------------------------------
                           1155 ; bit data
                           1156 ;--------------------------------------------------------
                           1157 	.area BSEG    (BIT)
                           1158 ;--------------------------------------------------------
                           1159 ; paged external ram data
                           1160 ;--------------------------------------------------------
                           1161 	.area PSEG    (PAG,XDATA)
                           1162 ;--------------------------------------------------------
                           1163 ; external ram data
                           1164 ;--------------------------------------------------------
                           1165 	.area XSEG    (XDATA)
                    1000   1166 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1167 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1168 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1169 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1170 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1171 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1172 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1173 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1174 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1175 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1176 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1177 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1178 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1179 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1180 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1181 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1182 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1183 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1184 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1185 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1186 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1187 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1188 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1189 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1190 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1191 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1192 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1193 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1194 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1195 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1196 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1197 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1198 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1199 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1200 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1201 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1202 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1203 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1204 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1205 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1206 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1207 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1208 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1209 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1210 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1211 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1212 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1213 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1214 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1215 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1216 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1217 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1218 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1219 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1220 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1221 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1222 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1223 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1224 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1225 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1226 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1227 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1228 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1229 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1230 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1231 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1232 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1233 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1234 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1235 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1236 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1237 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1238 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1239 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1240 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1241 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1242 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1243 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1244 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1245 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1246 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1247 _ANA_DFEE_REG_20	=	0x0480
                    0484   1248 _ANA_DFEE_REG_21	=	0x0484
                    0488   1249 _ANA_DFEE_REG_22	=	0x0488
                    048C   1250 _ANA_DFEE_REG_23	=	0x048c
                    0490   1251 _ANA_DFEE_REG_24	=	0x0490
                    0494   1252 _ANA_DFEE_REG_25	=	0x0494
                    0498   1253 _ANA_DFEE_REG_26	=	0x0498
                    049C   1254 _ANA_DFEE_REG_27	=	0x049c
                    0400   1255 _ANA_DFEE_REG_00	=	0x0400
                    0404   1256 _ANA_DFEE_REG_01	=	0x0404
                    0408   1257 _ANA_DFEE_REG_02	=	0x0408
                    040C   1258 _ANA_DFEE_REG_03	=	0x040c
                    0410   1259 _ANA_DFEE_REG_04	=	0x0410
                    0414   1260 _ANA_DFEE_REG_05	=	0x0414
                    0418   1261 _ANA_DFEE_REG_06	=	0x0418
                    041C   1262 _ANA_DFEE_REG_07	=	0x041c
                    0420   1263 _ANA_DFEE_REG_08	=	0x0420
                    0424   1264 _ANA_DFEE_REG_09	=	0x0424
                    0428   1265 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1266 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1267 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1268 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1269 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1270 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1271 _ANA_DFEE_REG_10	=	0x0440
                    0444   1272 _ANA_DFEE_REG_11	=	0x0444
                    0448   1273 _ANA_DFEE_REG_12	=	0x0448
                    044C   1274 _ANA_DFEE_REG_13	=	0x044c
                    0450   1275 _ANA_DFEE_REG_14	=	0x0450
                    0454   1276 _ANA_DFEE_REG_15	=	0x0454
                    0458   1277 _ANA_DFEE_REG_16	=	0x0458
                    045C   1278 _ANA_DFEE_REG_17	=	0x045c
                    0460   1279 _ANA_DFEE_REG_18	=	0x0460
                    0464   1280 _ANA_DFEE_REG_19	=	0x0464
                    0468   1281 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1282 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1283 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1284 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1285 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1286 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1287 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1288 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1289 _ANA_DFEO_REG_10	=	0x0840
                    0844   1290 _ANA_DFEO_REG_11	=	0x0844
                    0848   1291 _ANA_DFEO_REG_12	=	0x0848
                    084C   1292 _ANA_DFEO_REG_13	=	0x084c
                    0850   1293 _ANA_DFEO_REG_14	=	0x0850
                    0854   1294 _ANA_DFEO_REG_15	=	0x0854
                    0858   1295 _ANA_DFEO_REG_16	=	0x0858
                    085C   1296 _ANA_DFEO_REG_17	=	0x085c
                    0860   1297 _ANA_DFEO_REG_18	=	0x0860
                    0864   1298 _ANA_DFEO_REG_19	=	0x0864
                    0868   1299 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1300 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1301 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1302 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1303 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1304 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1305 _ANA_DFEO_REG_20	=	0x0880
                    0884   1306 _ANA_DFEO_REG_21	=	0x0884
                    0888   1307 _ANA_DFEO_REG_22	=	0x0888
                    088C   1308 _ANA_DFEO_REG_23	=	0x088c
                    0890   1309 _ANA_DFEO_REG_24	=	0x0890
                    0894   1310 _ANA_DFEO_REG_25	=	0x0894
                    0898   1311 _ANA_DFEO_REG_26	=	0x0898
                    089C   1312 _ANA_DFEO_REG_27	=	0x089c
                    0800   1313 _ANA_DFEO_REG_00	=	0x0800
                    0804   1314 _ANA_DFEO_REG_01	=	0x0804
                    0808   1315 _ANA_DFEO_REG_02	=	0x0808
                    080C   1316 _ANA_DFEO_REG_03	=	0x080c
                    0810   1317 _ANA_DFEO_REG_04	=	0x0810
                    0814   1318 _ANA_DFEO_REG_05	=	0x0814
                    0818   1319 _ANA_DFEO_REG_06	=	0x0818
                    081C   1320 _ANA_DFEO_REG_07	=	0x081c
                    0820   1321 _ANA_DFEO_REG_08	=	0x0820
                    0824   1322 _ANA_DFEO_REG_09	=	0x0824
                    0828   1323 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1324 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1325 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1326 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1327 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1328 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1329 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1330 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1331 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1332 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1333 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1334 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1335 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1336 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1337 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1338 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1339 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1340 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1341 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1342 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1343 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1344 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1345 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1346 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1347 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1348 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1349 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1350 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1351 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1352 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1353 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1354 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1355 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1356 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1357 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1358 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1359 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1360 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1361 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1362 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1363 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1364 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1365 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1366 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1367 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1368 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1369 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1370 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1371 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1372 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1373 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1374 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1375 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1376 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1377 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1378 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1379 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1380 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1381 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1382 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1383 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1384 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1385 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1386 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1387 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1388 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1389 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1390 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1391 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1392 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1393 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1394 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1395 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1396 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1397 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1398 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1399 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1400 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1401 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1402 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1403 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1404 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1405 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1406 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1407 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1408 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1409 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1410 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1411 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1412 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1413 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1414 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1415 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1416 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1417 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1418 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1419 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1420 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1421 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1422 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1423 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1424 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1425 _TX_SYSTEM_LANE	=	0x2034
                    203C   1426 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1427 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1428 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1429 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1430 __FIELDNAME__LANE	=	0x204c
                    2050   1431 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1432 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1433 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1434 _MON_TOP	=	0x205c
                    2100   1435 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1436 _RX_SYSTEM_LANE	=	0x2104
                    2108   1437 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1438 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1439 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1440 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1441 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1442 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1443 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1444 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1445 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1446 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1447 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1448 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1449 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1450 _CDR_LOCK_REG	=	0x213c
                    2140   1451 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1452 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1453 _RX_DATA_PATH_REG	=	0x2148
                    214C   1454 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1455 _RX_CALIBRATION_REG	=	0x2150
                    2158   1456 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1457 _DTL_REG0	=	0x2160
                    2164   1458 _DTL_REG1	=	0x2164
                    2168   1459 _DTL_REG2	=	0x2168
                    216C   1460 _DTL_REG3	=	0x216c
                    2170   1461 _SQ_REG0	=	0x2170
                    4000   1462 _LANE_CFG0	=	0x4000
                    4004   1463 _LANE_STATUS0	=	0x4004
                    4008   1464 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1465 _LANE_CFG2_LANE	=	0x400c
                    4010   1466 _LANE_CFG4	=	0x4010
                    4014   1467 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1468 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1469 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1470 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1471 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1472 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1473 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1474 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1475 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1476 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1477 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1478 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1479 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1480 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1481 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1482 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1483 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1484 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1485 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1486 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1487 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1488 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1489 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1490 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1491 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1492 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1493 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1494 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1495 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1496 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1497 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1498 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1499 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1500 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1501 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1502 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1503 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1504 _MCU_CONTROL_LANE	=	0x2200
                    2204   1505 _MCU_GPIO	=	0x2204
                    2208   1506 _CACHE_DEBUG0	=	0x2208
                    220C   1507 _CACHE_DEBUG1	=	0x220c
                    2210   1508 _LANE_SYSTEM0	=	0x2210
                    2230   1509 _MCU_STATUS0_LANE	=	0x2230
                    2234   1510 _MCU_STATUS1_LANE	=	0x2234
                    2238   1511 _MCU_STATUS2_LANE	=	0x2238
                    223C   1512 _MCU_STATUS3_LANE	=	0x223c
                    2240   1513 _MCU_INT0_CONTROL	=	0x2240
                    2244   1514 _MCU_INT1_CONTROL	=	0x2244
                    2248   1515 _MCU_INT2_CONTROL	=	0x2248
                    224C   1516 _MCU_INT3_CONTROL	=	0x224c
                    2250   1517 _MCU_INT4_CONTROL	=	0x2250
                    2254   1518 _MCU_INT5_CONTROL	=	0x2254
                    2258   1519 _MCU_INT6_CONTROL	=	0x2258
                    225C   1520 _MCU_INT7_CONTROL	=	0x225c
                    2260   1521 _MCU_INT8_CONTROL	=	0x2260
                    2264   1522 _MCU_INT9_CONTROL	=	0x2264
                    2268   1523 _MCU_INT10_CONTROL	=	0x2268
                    226C   1524 _MCU_INT11_CONTROL	=	0x226c
                    2270   1525 _MCU_INT12_CONTROL	=	0x2270
                    2274   1526 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1527 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1528 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1529 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1530 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1531 _MCU_IRQ_LANE	=	0x2288
                    228C   1532 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1533 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1534 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1535 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1536 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1537 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1538 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1539 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1540 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1541 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1542 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1543 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1544 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1545 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1546 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1547 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1548 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1549 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1550 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1551 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1552 _MCU_WDT_LANE	=	0x22dc
                    22E0   1553 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1554 _MCU_COMMAND0	=	0x22e4
                    22F4   1555 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1556 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1557 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1558 _PT_CONTROL0	=	0x2300
                    2304   1559 _PT_CONTROL1	=	0x2304
                    2308   1560 _PT_USER_PATTERN0	=	0x2308
                    230C   1561 _PT_USER_PATTERN1	=	0x230c
                    2310   1562 _PT_USER_PATTERN2	=	0x2310
                    2314   1563 _PT_COUNTER0	=	0x2314
                    2318   1564 _PT_COUNTER1	=	0x2318
                    231C   1565 _PT_COUNTER2	=	0x231c
                    2400   1566 _DFE_CTRL_REG0	=	0x2400
                    2404   1567 _DFE_CTRL_REG1	=	0x2404
                    2408   1568 _DFE_CTRL_REG2	=	0x2408
                    240C   1569 _DFE_CTRL_REG3	=	0x240c
                    2410   1570 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1571 _DFE_CTRL_REG4	=	0x2414
                    2418   1572 _DFE_ANA_REG0	=	0x2418
                    241C   1573 _DFE_ANA_REG1	=	0x241c
                    2420   1574 _DFE_STEP_REG0	=	0x2420
                    2424   1575 _DFE_STEP_REG1	=	0x2424
                    2430   1576 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1577 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1578 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1579 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1580 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1581 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1582 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1583 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1584 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1585 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1586 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1587 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1588 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1589 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1590 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1591 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1592 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1593 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1594 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1595 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1596 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1597 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1598 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1599 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1600 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1601 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1602 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1603 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1604 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1605 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1606 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1607 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1608 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1609 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1610 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1611 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1612 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1613 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1614 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1615 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1616 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1617 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1618 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1619 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1620 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1621 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1622 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1623 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1624 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1625 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1626 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1627 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1628 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1629 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1630 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1631 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1632 _CAL_OFST_REG0	=	0x2518
                    251C   1633 _CAL_OFST_REG1	=	0x251c
                    2520   1634 _CAL_OFST_REG2	=	0x2520
                    2530   1635 _DFE_DCE_REG0	=	0x2530
                    2540   1636 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1637 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1638 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1639 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1640 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1641 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1642 _EOM_VLD_REG0	=	0x2560
                    2564   1643 _EOM_VLD_REG1	=	0x2564
                    2568   1644 _EOM_VLD_REG2	=	0x2568
                    256C   1645 _EOM_VLD_REG3	=	0x256c
                    2570   1646 _EOM_ERR_REG0	=	0x2570
                    2574   1647 _EOM_ERR_REG1	=	0x2574
                    2578   1648 _EOM_ERR_REG2	=	0x2578
                    257C   1649 _EOM_ERR_REG3	=	0x257c
                    2580   1650 _EOM_REG0	=	0x2580
                    25F0   1651 _EOM_VLD_REG4	=	0x25f0
                    25F4   1652 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1653 _CAL_CTRL1_LANE	=	0x6000
                    6004   1654 _CAL_CTRL2_LANE	=	0x6004
                    6008   1655 _CAL_CTRL3_LANE	=	0x6008
                    600C   1656 _CAL_CTRL4_LANE	=	0x600c
                    6010   1657 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1658 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1659 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1660 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1661 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1662 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1663 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1664 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1665 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1666 _DFE_CONTROL_0	=	0x6034
                    6038   1667 _DFE_CONTROL_1	=	0x6038
                    6040   1668 _DFE_CONTROL_2	=	0x6040
                    6044   1669 _DFE_CONTROL_3	=	0x6044
                    6048   1670 _DFE_CONTROL_4	=	0x6048
                    604C   1671 _DFE_CONTROL_5	=	0x604c
                    6050   1672 _TRAIN_CONTROL_0	=	0x6050
                    6054   1673 _TRAIN_CONTROL_1	=	0x6054
                    6058   1674 _TRAIN_CONTROL_2	=	0x6058
                    605C   1675 _RPTA_CONFIG_0	=	0x605c
                    6060   1676 _RPTA_CONFIG_1	=	0x6060
                    6064   1677 _DLL_CAL	=	0x6064
                    6068   1678 _TRAIN_PARA_0	=	0x6068
                    606C   1679 _TRAIN_PARA_1	=	0x606c
                    6070   1680 _TRAIN_PARA_2	=	0x6070
                    6074   1681 _TRAIN_PARA_3	=	0x6074
                    6078   1682 _DFE_CONTROL_6	=	0x6078
                    607C   1683 _DFE_TEST_0	=	0x607c
                    6080   1684 _DFE_TEST_1	=	0x6080
                    6084   1685 _DFE_TEST_4	=	0x6084
                    6088   1686 _DFE_TEST_5	=	0x6088
                    608C   1687 _DFE_CONTROL_7	=	0x608c
                    6090   1688 _DFE_CONTROL_8	=	0x6090
                    6094   1689 _DFE_CONTROL_9	=	0x6094
                    6098   1690 _DFE_CONTROL_10	=	0x6098
                    609C   1691 _DFE_CONTROL_11	=	0x609c
                    60A0   1692 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1693 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1694 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1695 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1696 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1697 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1698 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1699 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1700 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1701 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1702 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1703 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1704 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1705 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1706 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1707 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1708 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1709 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1710 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1711 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1712 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1713 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1714 _END_XDAT_LANE	=	0x60f8
                    A000   1715 _TX_CMN_REG	=	0xa000
                    A008   1716 _DTX_REG0	=	0xa008
                    A00C   1717 _DTX_REG1	=	0xa00c
                    A010   1718 _DTX_REG2	=	0xa010
                    A014   1719 _DTX_REG3	=	0xa014
                    A018   1720 _DTX_REG4	=	0xa018
                    A01C   1721 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1722 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1723 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1724 _SRIS_REG0	=	0xa02c
                    A030   1725 _SRIS_REG1	=	0xa030
                    A100   1726 _RX_CMN_0	=	0xa100
                    A110   1727 _DFE_STATIC_REG0	=	0xa110
                    A114   1728 _DFE_STATIC_REG1	=	0xa114
                    A118   1729 _DFE_STATIC_REG3	=	0xa118
                    A11C   1730 _DFE_STATIC_REG4	=	0xa11c
                    A120   1731 _DFE_STATIC_REG5	=	0xa120
                    A124   1732 _DFE_STATIC_REG6	=	0xa124
                    4200   1733 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1734 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1735 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1736 _GLOB_MISC_CTRL	=	0x420c
                    4210   1737 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1738 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1739 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1740 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1741 _GLOB_PM_CFG0	=	0x4220
                    4224   1742 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1743 _GLOB_COUNTER_HI	=	0x4228
                    422C   1744 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1745 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1746 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1747 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1748 _GLOB_BIST_CTRL	=	0x423c
                    4240   1749 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1750 _GLOB_BIST_START	=	0x4244
                    4248   1751 _GLOB_BIST_MASK	=	0x4248
                    424C   1752 _GLOB_BIST_RESULT	=	0x424c
                    4250   1753 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1754 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1755 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1756 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1757 _MCU_CONTROL_0	=	0xa200
                    A204   1758 _MCU_CONTROL_1	=	0xa204
                    A208   1759 _MCU_CONTROL_2	=	0xa208
                    A20C   1760 _MCU_CONTROL_3	=	0xa20c
                    A210   1761 _MCU_CONTROL_4	=	0xa210
                    A214   1762 _MCU_DEBUG0	=	0xa214
                    A218   1763 _MCU_DEBUG1	=	0xa218
                    A21C   1764 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1765 _MEMORY_CONTROL_1	=	0xa220
                    A224   1766 _MEMORY_CONTROL_2	=	0xa224
                    A228   1767 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1768 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1769 _MCU_INFO_0	=	0xa234
                    A238   1770 _MCU_INFO_1	=	0xa238
                    A23C   1771 _MCU_INFO_2	=	0xa23c
                    A240   1772 _MCU_INFO_3	=	0xa240
                    A244   1773 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1774 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1775 _MEM_IRQ	=	0xa2e4
                    A2E8   1776 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1777 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1778 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1779 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1780 _MCU_SYNC1	=	0xa2f8
                    A2FC   1781 _MCU_SYNC2	=	0xa2fc
                    A300   1782 _TEST0	=	0xa300
                    A304   1783 _TEST1	=	0xa304
                    A308   1784 _TEST2	=	0xa308
                    A30C   1785 _TEST3	=	0xa30c
                    A310   1786 _TEST4	=	0xa310
                    A314   1787 _SYSTEM	=	0xa314
                    A318   1788 _PM_CMN_REG1	=	0xa318
                    A31C   1789 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1790 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1791 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1792 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1793 _PLLCAL_REG0	=	0xa32c
                    A330   1794 _PLLCAL_REG1	=	0xa330
                    A334   1795 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1796 _SPD_CMN_REG1	=	0xa338
                    A33C   1797 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1798 _CMN_CALIBRATION	=	0xa340
                    A344   1799 __FIELDNAME_	=	0xa344
                    A348   1800 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1801 _PM_CMN_REG2	=	0xa34c
                    A354   1802 _TEST5	=	0xa354
                    A358   1803 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1804 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1805 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1806 _MCU_SDT_CMN	=	0xa364
                    A368   1807 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1808 _MCU_INT_ADDR	=	0xa36c
                    A370   1809 _CMN_ISR_2	=	0xa370
                    A374   1810 _CMN_ISR_MASK_2	=	0xa374
                    A378   1811 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1812 _CMN_MCU_GPIO	=	0xa37c
                    A380   1813 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1814 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1815 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1816 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1817 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1818 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1819 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1820 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1821 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1822 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1823 _CMN_ISR_1	=	0xa3a8
                    A3AC   1824 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1825 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1826 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1827 _CID_REG0	=	0xa3f8
                    A3FC   1828 _CID_REG1	=	0xa3fc
                    E600   1829 _FW_REV	=	0xe600
                    E604   1830 _CONTROL_CONFIG0	=	0xe604
                    E608   1831 _CONTROL_CONFIG1	=	0xe608
                    E60C   1832 _CONTROL_CONFIG2	=	0xe60c
                    E610   1833 _CONTROL_CONFIG3	=	0xe610
                    E614   1834 _CONTROL_CONFIG4	=	0xe614
                    E618   1835 _CONTROL_CONFIG5	=	0xe618
                    E61C   1836 _CONTROL_CONFIG6	=	0xe61c
                    E620   1837 _CONTROL_CONFIG7	=	0xe620
                    E624   1838 _CAL_DATA0	=	0xe624
                    E628   1839 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1840 _CONTROL_CONFIG8	=	0xe62c
                    E630   1841 _CONTROL_CONFIG9	=	0xe630
                    E634   1842 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1843 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1844 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1845 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1846 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1847 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1848 _CAL_STATUS_READ	=	0xe64c
                    E650   1849 _MCU_CONFIG	=	0xe650
                    E654   1850 _CAL_DATA1	=	0xe654
                    E658   1851 _LOOP_CNTS	=	0xe658
                    E65C   1852 _MCU_CONFIG1	=	0xe65c
                    E660   1853 _TIMER_SEL1	=	0xe660
                    E664   1854 _TIMER_SEL2	=	0xe664
                    E668   1855 _TIMER_SEL3	=	0xe668
                    E66C   1856 _G_SELLV_TXCLK	=	0xe66c
                    E670   1857 _G_SELLV_TXDATA	=	0xe670
                    E674   1858 _G_SELLV_TXPRE	=	0xe674
                    E678   1859 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1860 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1861 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1862 _SAS_PRESET0_TB	=	0xe684
                    E688   1863 _SAS_PRESET1_TB	=	0xe688
                    E68C   1864 _SAS_PRESET2_TB	=	0xe68c
                    E690   1865 _ETH_PRESET0_TB	=	0xe690
                    E694   1866 _ETH_PRESET1_TB	=	0xe694
                    E698   1867 _TX_SAVE_0	=	0xe698
                    E69C   1868 _TX_SAVE_1	=	0xe69c
                    E6A0   1869 _TX_SAVE_2	=	0xe6a0
                    E6A4   1870 _TX_SAVE_3	=	0xe6a4
                    E6A8   1871 _TX_SAVE_4	=	0xe6a8
                    E6AC   1872 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1873 _SYNC_INFO	=	0xe6b0
                    E6B4   1874 _MCU_INFO_4	=	0xe6b4
                    E6B8   1875 _MCU_INFO_5	=	0xe6b8
                    E6BC   1876 _MCU_INFO_12	=	0xe6bc
                    E6C0   1877 _MCU_INFO_13	=	0xe6c0
                    E6C4   1878 _END_XDAT_CMN	=	0xe6c4
                    2600   1879 _DME_ENC_REG0	=	0x2600
                    2604   1880 _DME_ENC_REG1	=	0x2604
                    2608   1881 _DME_ENC_REG2	=	0x2608
                    260C   1882 _DME_DEC_REG0	=	0x260c
                    2610   1883 _DME_DEC_REG1	=	0x2610
                    2614   1884 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1885 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1886 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1887 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1888 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1889 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1890 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1891 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1892 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1893 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1894 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1895 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1896 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1897 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1898 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1899 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1900 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1901 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1902 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1903 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1904 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1905 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1906 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1907 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1908 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1909 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1910 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1911 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1912 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1913 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1914 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1915 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1916 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1917 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1918 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1919 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1920 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1921 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1922 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1923 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1924 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1925 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1926 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1927 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1928 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1929 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1930 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1931 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1932 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1933 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1934 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1935 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1936 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1937 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1938 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1939 _CDS_READ_MISC0	=	0x6170
                    6174   1940 _CDS_READ_MISC1	=	0x6174
                    6214   1941 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1942 _lc_speedtable	=	0xe000
                    E1C0   1943 _ring_speedtable	=	0xe1c0
                    E5C0   1944 _phy_mode_cmn_table	=	0xe5c0
                    6300   1945 _max_gen	=	0x6300
                    6301   1946 _min_gen	=	0x6301
                    6304   1947 _speedtable	=	0x6304
                    65D4   1948 _phy_mode_lane_table	=	0x65d4
                    60B4   1949 _rc_save	=	0x60b4
                    60D0   1950 _txffe_save	=	0x60d0
                    60E4   1951 _phase_save	=	0x60e4
                    6030   1952 _train_gn1_index	=	0x6030
                    6031   1953 _train_g1_index	=	0x6031
                    6032   1954 _train_g0_index	=	0x6032
                    E6B0   1955 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1956 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1957 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1958 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1959 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1960 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1961 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1962 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1963 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1964 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1965 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1966 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1967 _lnx_cal_txdcc	=	0x65da
                    65DE   1968 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1969 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1970 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1971 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1972 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1973 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1974 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1975 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1976 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1977 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1978 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1979 _lnx_cal_eom_dpher	=	0x6610
                    6612   1980 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1981 _lnx_cal_align90_dac	=	0x661a
                    6622   1982 _lnx_cal_align90_gm	=	0x6622
                    662A   1983 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1984 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1985 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1986 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1987 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1988 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1989 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1990 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1991 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1992 _lnx_calx_txdcc	=	0x6499
                    649F   1993 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   1994 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   1995 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   1996 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   1997 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   1998 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   1999 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   2000 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   2001 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   2002 _lnx_calx_align90_dac	=	0x64cc
                    64D8   2003 _lnx_calx_align90_gm	=	0x64d8
                    6100   2004 _cds28	=	0x6100
                    6178   2005 _dfe_sm	=	0x6178
                    61B8   2006 _dfe_sm_dc	=	0x61b8
                    61C0   2007 _dfe_sm_save	=	0x61c0
                    03FC   2008 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   2009 _tx_tb	=	0xe684
                    E698   2010 _train_save_tb	=	0xe698
                    607C   2011 _sq_thrs_ratio_tb	=	0x607c
                           2012 ;--------------------------------------------------------
                           2013 ; absolute external ram data
                           2014 ;--------------------------------------------------------
                           2015 	.area XABS    (ABS,XDATA)
                           2016 ;--------------------------------------------------------
                           2017 ; external initialized ram data
                           2018 ;--------------------------------------------------------
                           2019 	.area HOME    (CODE)
                           2020 	.area GSINIT0 (CODE)
                           2021 	.area GSINIT1 (CODE)
                           2022 	.area GSINIT2 (CODE)
                           2023 	.area GSINIT3 (CODE)
                           2024 	.area GSINIT4 (CODE)
                           2025 	.area GSINIT5 (CODE)
                           2026 	.area GSINIT  (CODE)
                           2027 	.area GSFINAL (CODE)
                           2028 	.area CSEG    (CODE)
                           2029 ;--------------------------------------------------------
                           2030 ; global & static initialisations
                           2031 ;--------------------------------------------------------
                           2032 	.area HOME    (CODE)
                           2033 	.area GSINIT  (CODE)
                           2034 	.area GSFINAL (CODE)
                           2035 	.area GSINIT  (CODE)
                           2036 ;--------------------------------------------------------
                           2037 ; Home
                           2038 ;--------------------------------------------------------
                           2039 	.area HOME    (CODE)
                           2040 	.area HOME    (CODE)
                           2041 ;--------------------------------------------------------
                           2042 ; code
                           2043 ;--------------------------------------------------------
                           2044 	.area CSEG    (CODE)
                           2045 ;------------------------------------------------------------
                           2046 ;Allocation info for local variables in function 'SpeedChange'
                           2047 ;------------------------------------------------------------
                           2048 ;dtx_off                   Allocated to registers r2 
                           2049 ;------------------------------------------------------------
                           2050 ;	../../shared/src/spd_ctrl.c:26: void SpeedChange(){
                           2051 ;	-----------------------------------------
                           2052 ;	 function SpeedChange
                           2053 ;	-----------------------------------------
   0000                    2054 _SpeedChange:
                    0002   2055 	ar2 = 0x02
                    0003   2056 	ar3 = 0x03
                    0004   2057 	ar4 = 0x04
                    0005   2058 	ar5 = 0x05
                    0006   2059 	ar6 = 0x06
                    0007   2060 	ar7 = 0x07
                    0000   2061 	ar0 = 0x00
                    0001   2062 	ar1 = 0x01
                           2063 ;	../../shared/src/spd_ctrl.c:30: dtx_off = 0;
   0000 7A 00              2064 	mov	r2,#0x00
                           2065 ;	../../shared/src/spd_ctrl.c:32: SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE.BT.B3 = 0xc0;
                           2066 ;	../../shared/src/spd_ctrl.c:33: SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE.BT.B3 = 0;
   0002 90 20 57           2067 	mov	dptr,#(_SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE + 0x0003)
   0005 74 C0              2068 	mov	a,#0xC0
   0007 F0                 2069 	movx	@dptr,a
                           2070 ;	../../shared/src/spd_ctrl.c:35: rxinit_4_spdchg_en = 0;
   0008 E4                 2071 	clr	a
   0009 F0                 2072 	movx	@dptr,a
   000A 90s00r00           2073 	mov	dptr,#_rxinit_4_spdchg_en
   000D F0                 2074 	movx	@dptr,a
                           2075 ;	../../shared/src/spd_ctrl.c:37: new_gen_tx = reg_PIN_PHY_GEN_TX_RD_LANE_3_0; new_gen_tx = (new_gen_tx<cmx_PHY_GEN_MAX_3_0)? new_gen_tx: cmx_PHY_GEN_MAX_3_0;
   000E 90 20 33           2076 	mov	dptr,#(_SPD_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0011 E0                 2077 	movx	a,@dptr
   0012 C4                 2078 	swap	a
   0013 54 0F              2079 	anl	a,#0x0f
   0015 FB                 2080 	mov	r3,a
   0016 90s00r00           2081 	mov	dptr,#_new_gen_tx
   0019 F0                 2082 	movx	@dptr,a
   001A 90 E6 2C           2083 	mov	dptr,#_CONTROL_CONFIG8
   001D E0                 2084 	movx	a,@dptr
   001E 54 0F              2085 	anl	a,#0x0f
   0020 FC                 2086 	mov	r4,a
   0021 8B 05              2087 	mov	ar5,r3
   0023 C3                 2088 	clr	c
   0024 ED                 2089 	mov	a,r5
   0025 64 80              2090 	xrl	a,#0x80
   0027 8C F0              2091 	mov	b,r4
   0029 63 F0 80           2092 	xrl	b,#0x80
   002C 95 F0              2093 	subb	a,b
   002E 50 02              2094 	jnc	00165$
   0030 80 08              2095 	sjmp	00166$
   0032                    2096 00165$:
   0032 90 E6 2C           2097 	mov	dptr,#_CONTROL_CONFIG8
   0035 E0                 2098 	movx	a,@dptr
   0036 54 0F              2099 	anl	a,#0x0f
   0038 FC                 2100 	mov	r4,a
   0039 FB                 2101 	mov	r3,a
   003A                    2102 00166$:
   003A 90s00r00           2103 	mov	dptr,#_new_gen_tx
   003D EB                 2104 	mov	a,r3
   003E F0                 2105 	movx	@dptr,a
                           2106 ;	../../shared/src/spd_ctrl.c:38: new_gen_rx = reg_PIN_PHY_GEN_RX_RD_LANE_3_0; new_gen_rx = (new_gen_rx<cmx_PHY_GEN_MAX_3_0)? new_gen_rx: cmx_PHY_GEN_MAX_3_0;
   003F 90 21 17           2107 	mov	dptr,#(_SPD_CTRL_RX_LANE_REG1_LANE + 0x0003)
   0042 E0                 2108 	movx	a,@dptr
   0043 C4                 2109 	swap	a
   0044 54 0F              2110 	anl	a,#0x0f
   0046 FC                 2111 	mov	r4,a
   0047 90s00r00           2112 	mov	dptr,#_new_gen_rx
   004A F0                 2113 	movx	@dptr,a
   004B 90 E6 2C           2114 	mov	dptr,#_CONTROL_CONFIG8
   004E E0                 2115 	movx	a,@dptr
   004F 54 0F              2116 	anl	a,#0x0f
   0051 FD                 2117 	mov	r5,a
   0052 8C 06              2118 	mov	ar6,r4
   0054 C3                 2119 	clr	c
   0055 EE                 2120 	mov	a,r6
   0056 64 80              2121 	xrl	a,#0x80
   0058 8D F0              2122 	mov	b,r5
   005A 63 F0 80           2123 	xrl	b,#0x80
   005D 95 F0              2124 	subb	a,b
   005F 50 02              2125 	jnc	00167$
   0061 80 08              2126 	sjmp	00168$
   0063                    2127 00167$:
   0063 90 E6 2C           2128 	mov	dptr,#_CONTROL_CONFIG8
   0066 E0                 2129 	movx	a,@dptr
   0067 54 0F              2130 	anl	a,#0x0f
   0069 FD                 2131 	mov	r5,a
   006A FC                 2132 	mov	r4,a
   006B                    2133 00168$:
   006B 90s00r00           2134 	mov	dptr,#_new_gen_rx
   006E EC                 2135 	mov	a,r4
   006F F0                 2136 	movx	@dptr,a
                           2137 ;	../../shared/src/spd_ctrl.c:40: if ((new_gen_tx != gen_tx || new_gen_rx != gen_rx /*|| ( pwrsq_on && phy_mode!=SERDES )*/ ) && phy_mode!=SERDES) {
   0070 90s00r00           2138 	mov	dptr,#_gen_tx
   0073 E0                 2139 	movx	a,@dptr
   0074 FD                 2140 	mov	r5,a
   0075 EB                 2141 	mov	a,r3
   0076 B5 05 0C           2142 	cjne	a,ar5,00152$
   0079 90s00r00           2143 	mov	dptr,#_gen_rx
   007C E0                 2144 	movx	a,@dptr
   007D FD                 2145 	mov	r5,a
   007E EC                 2146 	mov	a,r4
   007F B5 05 03           2147 	cjne	a,ar5,00207$
   0082 02s02rC0           2148 	ljmp	00150$
   0085                    2149 00207$:
   0085                    2150 00152$:
   0085 90 A3 16           2151 	mov	dptr,#(_SYSTEM + 0x0002)
   0088 E0                 2152 	movx	a,@dptr
   0089 54 07              2153 	anl	a,#0x07
   008B FD                 2154 	mov	r5,a
   008C BD 04 03           2155 	cjne	r5,#0x04,00208$
   008F 02s02rC0           2156 	ljmp	00150$
   0092                    2157 00208$:
                           2158 ;	../../shared/src/spd_ctrl.c:42: reg_PIN_PLL_READY_RX_LANE = 0;
   0092 90 21 02           2159 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0095 E0                 2160 	movx	a,@dptr
   0096 54 BF              2161 	anl	a,#0xbf
   0098 F0                 2162 	movx	@dptr,a
                           2163 ;	../../shared/src/spd_ctrl.c:43: reg_PIN_PLL_READY_TX_LANE = 0;
   0099 90 20 02           2164 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   009C E0                 2165 	movx	a,@dptr
   009D 54 FB              2166 	anl	a,#0xfb
   009F F0                 2167 	movx	@dptr,a
                           2168 ;	../../shared/src/spd_ctrl.c:54: gen_tx = new_gen_tx;
   00A0 90s00r00           2169 	mov	dptr,#_gen_tx
   00A3 EB                 2170 	mov	a,r3
   00A4 F0                 2171 	movx	@dptr,a
                           2172 ;	../../shared/src/spd_ctrl.c:55: gen_rx = new_gen_rx;
   00A5 90s00r00           2173 	mov	dptr,#_gen_rx
   00A8 EC                 2174 	mov	a,r4
   00A9 F0                 2175 	movx	@dptr,a
                           2176 ;	../../shared/src/spd_ctrl.c:59: if(phy_mode==SATA) { //SATA must support 1.5G/3G/6G only!! 
   00AA 90 A3 16           2177 	mov	dptr,#(_SYSTEM + 0x0002)
   00AD E0                 2178 	movx	a,@dptr
   00AE 54 07              2179 	anl	a,#0x07
   00B0 70 06              2180 	jnz	00147$
                           2181 ;	../../shared/src/spd_ctrl.c:60: sata_speedchange();
   00B2 12s03r6D           2182 	lcall	_sata_speedchange
   00B5 02s02rC0           2183 	ljmp	00150$
   00B8                    2184 00147$:
                           2185 ;	../../shared/src/spd_ctrl.c:63: gen_pll_rate = speedtable[gen_tx][spdoft_pll_rate_sel_tx]; 
   00B8 8B 04              2186 	mov	ar4,r3
   00BA EC                 2187 	mov	a,r4
   00BB 75 F0 50           2188 	mov	b,#0x50
   00BE A4                 2189 	mul	ab
   00BF 24 04              2190 	add	a,#_speedtable
   00C1 F5 82              2191 	mov	dpl,a
   00C3 74 63              2192 	mov	a,#(_speedtable >> 8)
   00C5 35 F0              2193 	addc	a,b
   00C7 F5 83              2194 	mov	dph,a
   00C9 E0                 2195 	movx	a,@dptr
   00CA FC                 2196 	mov	r4,a
   00CB 90s00r00           2197 	mov	dptr,#_gen_pll_rate
   00CE F0                 2198 	movx	@dptr,a
                           2199 ;	../../shared/src/spd_ctrl.c:65: use_ring_pll = speedtable[gen_tx][spdoft_tx_ck_sel_lane];
   00CF EB                 2200 	mov	a,r3
   00D0 75 F0 50           2201 	mov	b,#0x50
   00D3 A4                 2202 	mul	ab
   00D4 24 04              2203 	add	a,#_speedtable
   00D6 FB                 2204 	mov	r3,a
   00D7 74 63              2205 	mov	a,#(_speedtable >> 8)
   00D9 35 F0              2206 	addc	a,b
   00DB FD                 2207 	mov	r5,a
   00DC 8B 82              2208 	mov	dpl,r3
   00DE 8D 83              2209 	mov	dph,r5
   00E0 A3                 2210 	inc	dptr
   00E1 E0                 2211 	movx	a,@dptr
   00E2 24 FF              2212 	add	a,#0xff
   00E4 92*00              2213 	mov	_use_ring_pll,c
                           2214 ;	../../shared/src/spd_ctrl.c:80: if (((!ring_pll_enabled || !lc_pll_used ||
   00E6 30*00 3D           2215 	jnb	_ring_pll_enabled,00113$
   00E9 30*00 3A           2216 	jnb	_lc_pll_used,00113$
                           2217 ;	../../shared/src/spd_ctrl.c:81: (phy_mode==PCIE && (use_ring_pll==1? gen_pll_rate!=pre_ringpll_rate : gen_pll_rate!=pre_lcpll_rate)))
   00EC 90 A3 16           2218 	mov	dptr,#(_SYSTEM + 0x0002)
   00EF E0                 2219 	movx	a,@dptr
   00F0 54 07              2220 	anl	a,#0x07
   00F2 FB                 2221 	mov	r3,a
   00F3 BB 03 6A           2222 	cjne	r3,#0x03,00109$
   00F6 30*00 16           2223 	jnb	_use_ring_pll,00169$
   00F9 90s00r00           2224 	mov	dptr,#_pre_ringpll_rate
   00FC E0                 2225 	movx	a,@dptr
   00FD FB                 2226 	mov	r3,a
   00FE EC                 2227 	mov	a,r4
   00FF B5 03 04           2228 	cjne	a,ar3,00215$
   0102 74 01              2229 	mov	a,#0x01
   0104 80 01              2230 	sjmp	00216$
   0106                    2231 00215$:
   0106 E4                 2232 	clr	a
   0107                    2233 00216$:
   0107 FB                 2234 	mov	r3,a
   0108 B4 01 00           2235 	cjne	a,#0x01,00217$
   010B                    2236 00217$:
   010B 92*00              2237 	mov	b0,c
   010D 80 14              2238 	sjmp	00170$
   010F                    2239 00169$:
   010F 90s00r00           2240 	mov	dptr,#_pre_lcpll_rate
   0112 E0                 2241 	movx	a,@dptr
   0113 FB                 2242 	mov	r3,a
   0114 EC                 2243 	mov	a,r4
   0115 B5 03 04           2244 	cjne	a,ar3,00218$
   0118 74 01              2245 	mov	a,#0x01
   011A 80 01              2246 	sjmp	00219$
   011C                    2247 00218$:
   011C E4                 2248 	clr	a
   011D                    2249 00219$:
   011D FC                 2250 	mov	r4,a
   011E B4 01 00           2251 	cjne	a,#0x01,00220$
   0121                    2252 00220$:
   0121 92*00              2253 	mov	b0,c
   0123                    2254 00170$:
   0123 30*00 3A           2255 	jnb	b0,00109$
   0126                    2256 00113$:
                           2257 ;	../../shared/src/spd_ctrl.c:82: /*|| pwrsq_on*/) && !no_pllspdchg /*&& !force_exit_cal*/) {
   0126 20*00 37           2258 	jb	_no_pllspdchg,00109$
                           2259 ;	../../shared/src/spd_ctrl.c:83: if(mcuid==master_mcu) {
   0129 90 22 00           2260 	mov	dptr,#_MCU_CONTROL_LANE
   012C E0                 2261 	movx	a,@dptr
   012D FB                 2262 	mov	r3,a
   012E 90 E6 50           2263 	mov	dptr,#_MCU_CONFIG
   0131 E0                 2264 	movx	a,@dptr
   0132 FC                 2265 	mov	r4,a
   0133 EB                 2266 	mov	a,r3
   0134 B5 04 0B           2267 	cjne	a,ar4,00102$
                           2268 ;	../../shared/src/spd_ctrl.c:84: pll_clk_ready_all_0();
   0137 78r00              2269 	mov	r0,#_pll_clk_ready_all_0
   0139 79s00              2270 	mov	r1,#(_pll_clk_ready_all_0 >> 8)
   013B 7As00              2271 	mov	r2,#(_pll_clk_ready_all_0 >> 16)
   013D 12s00r00           2272 	lcall	__sdcc_banked_call
                           2273 ;	../../shared/src/spd_ctrl.c:91: while(reg_ANA_PLL_CLK_READY_PRE0==1 || reg_ANA_PLL_CLK_READY_RING==1);
   0140 80 1C              2274 	sjmp	00107$
   0142                    2275 00102$:
   0142 90 A3 4F           2276 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   0145 E0                 2277 	movx	a,@dptr
   0146 03                 2278 	rr	a
   0147 03                 2279 	rr	a
   0148 54 01              2280 	anl	a,#0x01
   014A FB                 2281 	mov	r3,a
   014B BB 01 02           2282 	cjne	r3,#0x01,00225$
   014E 80 F2              2283 	sjmp	00102$
   0150                    2284 00225$:
   0150 90 A3 4E           2285 	mov	dptr,#(_PM_CMN_REG2 + 0x0002)
   0153 E0                 2286 	movx	a,@dptr
   0154 C4                 2287 	swap	a
   0155 03                 2288 	rr	a
   0156 54 01              2289 	anl	a,#0x01
   0158 FB                 2290 	mov	r3,a
   0159 BB 01 02           2291 	cjne	r3,#0x01,00226$
   015C 80 E4              2292 	sjmp	00102$
   015E                    2293 00226$:
   015E                    2294 00107$:
                           2295 ;	../../shared/src/spd_ctrl.c:94: dtx_off = 1;
   015E 7A 01              2296 	mov	r2,#0x01
   0160                    2297 00109$:
                           2298 ;	../../shared/src/spd_ctrl.c:98: DTL_DTX_DFE_clkoff_reset_1(dtx_off);
   0160 8A 82              2299 	mov	dpl,r2
   0162 78r00              2300 	mov	r0,#_DTL_DTX_DFE_clkoff_reset_1
   0164 79s00              2301 	mov	r1,#(_DTL_DTX_DFE_clkoff_reset_1 >> 8)
   0166 7As00              2302 	mov	r2,#(_DTL_DTX_DFE_clkoff_reset_1 >> 16)
   0168 12s00r00           2303 	lcall	__sdcc_banked_call
                           2304 ;	../../shared/src/spd_ctrl.c:100: loadspeedtbl_gen();
   016B 12s0CrA9           2305 	lcall	_loadspeedtbl_gen
                           2306 ;	../../shared/src/spd_ctrl.c:102: reg_MCU_DEBUG0_LANE_7_0 = 0x34;
   016E 90 22 B4           2307 	mov	dptr,#_MCU_DEBUG0_LANE
   0171 74 34              2308 	mov	a,#0x34
   0173 F0                 2309 	movx	@dptr,a
                           2310 ;	../../shared/src/spd_ctrl.c:103: reg_MCU_DEBUG1_LANE_7_0 = gen_tx;
   0174 90s00r00           2311 	mov	dptr,#_gen_tx
   0177 E0                 2312 	movx	a,@dptr
   0178 FA                 2313 	mov	r2,a
   0179 90 22 B5           2314 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   017C EA                 2315 	mov	a,r2
   017D F0                 2316 	movx	@dptr,a
                           2317 ;	../../shared/src/spd_ctrl.c:104: reg_MCU_DEBUG2_LANE_7_0 = lc_pll_used;
   017E A2*00              2318 	mov	c,_lc_pll_used
   0180 E4                 2319 	clr	a
   0181 33                 2320 	rlc	a
   0182 FA                 2321 	mov	r2,a
   0183 90 22 B6           2322 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   0186 EA                 2323 	mov	a,r2
   0187 F0                 2324 	movx	@dptr,a
                           2325 ;	../../shared/src/spd_ctrl.c:105: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   0188 90s00r00           2326 	mov	dptr,#_gen_pll_rate
   018B E0                 2327 	movx	a,@dptr
   018C FA                 2328 	mov	r2,a
   018D 90 22 B7           2329 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   0190 EA                 2330 	mov	a,r2
   0191 F0                 2331 	movx	@dptr,a
                           2332 ;	../../shared/src/spd_ctrl.c:106: reg_MCU_DEBUG4_LANE_7_0 = max_gen;
   0192 90 63 00           2333 	mov	dptr,#_max_gen
   0195 E0                 2334 	movx	a,@dptr
   0196 FB                 2335 	mov	r3,a
   0197 90 22 B8           2336 	mov	dptr,#_MCU_DEBUG1_LANE
   019A EB                 2337 	mov	a,r3
   019B F0                 2338 	movx	@dptr,a
                           2339 ;	../../shared/src/spd_ctrl.c:107: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   019C A2*00              2340 	mov	c,_ring_pll_enabled
   019E E4                 2341 	clr	a
   019F 33                 2342 	rlc	a
   01A0 FB                 2343 	mov	r3,a
   01A1 90 22 B9           2344 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   01A4 EB                 2345 	mov	a,r3
   01A5 F0                 2346 	movx	@dptr,a
                           2347 ;	../../shared/src/spd_ctrl.c:108: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   01A6 A2*00              2348 	mov	c,_use_ring_pll
   01A8 E4                 2349 	clr	a
   01A9 33                 2350 	rlc	a
   01AA FB                 2351 	mov	r3,a
   01AB 90 22 BA           2352 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   01AE EB                 2353 	mov	a,r3
   01AF F0                 2354 	movx	@dptr,a
                           2355 ;	../../shared/src/spd_ctrl.c:109: reg_MCU_DEBUG7_LANE_7_0 = tx_pll_rate;
   01B0 A2*00              2356 	mov	c,_tx_pll_rate
   01B2 E4                 2357 	clr	a
   01B3 33                 2358 	rlc	a
   01B4 FB                 2359 	mov	r3,a
   01B5 90 22 BB           2360 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0003)
   01B8 EB                 2361 	mov	a,r3
   01B9 F0                 2362 	movx	@dptr,a
                           2363 ;	../../shared/src/spd_ctrl.c:110: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   01BA 90s00r00           2364 	mov	dptr,#_ring_lane_sel
   01BD E0                 2365 	movx	a,@dptr
   01BE FB                 2366 	mov	r3,a
   01BF 90 22 BC           2367 	mov	dptr,#_MCU_DEBUG2_LANE
   01C2 EB                 2368 	mov	a,r3
   01C3 F0                 2369 	movx	@dptr,a
                           2370 ;	../../shared/src/spd_ctrl.c:111: reg_MCU_DEBUG9_LANE_7_0 = serdes_ring_lane_en;
   01C4 90s00r00           2371 	mov	dptr,#_serdes_ring_lane_en
   01C7 E0                 2372 	movx	a,@dptr
   01C8 FB                 2373 	mov	r3,a
   01C9 90 22 BD           2374 	mov	dptr,#(_MCU_DEBUG2_LANE + 0x0001)
   01CC EB                 2375 	mov	a,r3
   01CD F0                 2376 	movx	@dptr,a
                           2377 ;	../../shared/src/spd_ctrl.c:112: reg_MCU_DEBUGA_LANE_7_0 = master_mcu;
   01CE 90 E6 50           2378 	mov	dptr,#_MCU_CONFIG
   01D1 E0                 2379 	movx	a,@dptr
   01D2 FB                 2380 	mov	r3,a
   01D3 90 22 BE           2381 	mov	dptr,#(_MCU_DEBUG2_LANE + 0x0002)
   01D6 EB                 2382 	mov	a,r3
   01D7 F0                 2383 	movx	@dptr,a
                           2384 ;	../../shared/src/spd_ctrl.c:115: if (mcuid == master_mcu) {
   01D8 90 22 00           2385 	mov	dptr,#_MCU_CONTROL_LANE
   01DB E0                 2386 	movx	a,@dptr
   01DC FB                 2387 	mov	r3,a
   01DD 90 E6 50           2388 	mov	dptr,#_MCU_CONFIG
   01E0 E0                 2389 	movx	a,@dptr
   01E1 FC                 2390 	mov	r4,a
   01E2 EB                 2391 	mov	a,r3
   01E3 B5 04 63           2392 	cjne	a,ar4,00129$
                           2393 ;	../../shared/src/spd_ctrl.c:139: if((!ring_pll_enabled && !no_pllspdchg ) ||
   01E6 20*00 03           2394 	jb	_ring_pll_enabled,00125$
   01E9 30*00 18           2395 	jnb	_no_pllspdchg,00120$
   01EC                    2396 00125$:
                           2397 ;	../../shared/src/spd_ctrl.c:140: (phy_mode==PCIE && !use_ring_pll && gen_pll_rate!=pre_lcpll_rate)) {
   01EC 90 A3 16           2398 	mov	dptr,#(_SYSTEM + 0x0002)
   01EF E0                 2399 	movx	a,@dptr
   01F0 54 07              2400 	anl	a,#0x07
   01F2 FB                 2401 	mov	r3,a
   01F3 BB 03 43           2402 	cjne	r3,#0x03,00121$
   01F6 20*00 40           2403 	jb	_use_ring_pll,00121$
   01F9 90s00r00           2404 	mov	dptr,#_pre_lcpll_rate
   01FC E0                 2405 	movx	a,@dptr
   01FD FB                 2406 	mov	r3,a
   01FE EA                 2407 	mov	a,r2
   01FF B5 03 02           2408 	cjne	a,ar3,00234$
   0202 80 35              2409 	sjmp	00121$
   0204                    2410 00234$:
   0204                    2411 00120$:
                           2412 ;	../../shared/src/spd_ctrl.c:142: if (phy_mode==PCIE)
   0204 90 A3 16           2413 	mov	dptr,#(_SYSTEM + 0x0002)
   0207 E0                 2414 	movx	a,@dptr
   0208 54 07              2415 	anl	a,#0x07
   020A FB                 2416 	mov	r3,a
   020B BB 03 07           2417 	cjne	r3,#0x03,00115$
                           2418 ;	../../shared/src/spd_ctrl.c:145: loadspeedtbl_pll(gen_pll_rate);
   020E 8A 82              2419 	mov	dpl,r2
   0210 12s03rFF           2420 	lcall	_loadspeedtbl_pll
   0213 80 09              2421 	sjmp	00116$
   0215                    2422 00115$:
                           2423 ;	../../shared/src/spd_ctrl.c:148: loadspeedtbl_pll(tx_pll_rate);
   0215 A2*00              2424 	mov	c,_tx_pll_rate
   0217 E4                 2425 	clr	a
   0218 33                 2426 	rlc	a
   0219 F5 82              2427 	mov	dpl,a
   021B 12s03rFF           2428 	lcall	_loadspeedtbl_pll
   021E                    2429 00116$:
                           2430 ;	../../shared/src/spd_ctrl.c:150: if(slave_phy_on) {
   021E 90s00r00           2431 	mov	dptr,#_slave_phy_on
   0221 E0                 2432 	movx	a,@dptr
   0222 FA                 2433 	mov	r2,a
   0223 60 0B              2434 	jz	00118$
                           2435 ;	../../shared/src/spd_ctrl.c:152: pll_clk_ready_1();
   0225 78r00              2436 	mov	r0,#_pll_clk_ready_1
   0227 79s00              2437 	mov	r1,#(_pll_clk_ready_1 >> 8)
   0229 7As00              2438 	mov	r2,#(_pll_clk_ready_1 >> 16)
   022B 12s00r00           2439 	lcall	__sdcc_banked_call
   022E 80 09              2440 	sjmp	00121$
   0230                    2441 00118$:
                           2442 ;	../../shared/src/spd_ctrl.c:155: spdchg_pll_fast_cal();
   0230 78r00              2443 	mov	r0,#_spdchg_pll_fast_cal
   0232 79s00              2444 	mov	r1,#(_spdchg_pll_fast_cal >> 8)
   0234 7As00              2445 	mov	r2,#(_spdchg_pll_fast_cal >> 16)
   0236 12s00r00           2446 	lcall	__sdcc_banked_call
   0239                    2447 00121$:
                           2448 ;	../../shared/src/spd_ctrl.c:159: if(reg_ANA_PLL_CLK_READY==0) pll_clk_ready_1();
   0239 90 A3 4F           2449 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   023C E0                 2450 	movx	a,@dptr
   023D 20 E0 09           2451 	jb	acc.0,00129$
   0240 78r00              2452 	mov	r0,#_pll_clk_ready_1
   0242 79s00              2453 	mov	r1,#(_pll_clk_ready_1 >> 8)
   0244 7As00              2454 	mov	r2,#(_pll_clk_ready_1 >> 16)
   0246 12s00r00           2455 	lcall	__sdcc_banked_call
   0249                    2456 00129$:
                           2457 ;	../../shared/src/spd_ctrl.c:162: if( ring_lane_sel )
   0249 90s00r00           2458 	mov	dptr,#_ring_lane_sel
   024C E0                 2459 	movx	a,@dptr
   024D FA                 2460 	mov	r2,a
   024E 60 54              2461 	jz	00141$
                           2462 ;	../../shared/src/spd_ctrl.c:177: if( !lc_pll_used || (phy_mode==PCIE && use_ring_pll && gen_pll_rate!=pre_ringpll_rate) ) { 
   0250 30*00 1D           2463 	jnb	_lc_pll_used,00133$
   0253 90 A3 16           2464 	mov	dptr,#(_SYSTEM + 0x0002)
   0256 E0                 2465 	movx	a,@dptr
   0257 54 07              2466 	anl	a,#0x07
   0259 FA                 2467 	mov	r2,a
   025A BA 03 37           2468 	cjne	r2,#0x03,00134$
   025D 30*00 34           2469 	jnb	_use_ring_pll,00134$
   0260 90s00r00           2470 	mov	dptr,#_gen_pll_rate
   0263 E0                 2471 	movx	a,@dptr
   0264 FA                 2472 	mov	r2,a
   0265 90s00r00           2473 	mov	dptr,#_pre_ringpll_rate
   0268 E0                 2474 	movx	a,@dptr
   0269 FB                 2475 	mov	r3,a
   026A EA                 2476 	mov	a,r2
   026B B5 03 02           2477 	cjne	a,ar3,00244$
   026E 80 24              2478 	sjmp	00134$
   0270                    2479 00244$:
   0270                    2480 00133$:
                           2481 ;	../../shared/src/spd_ctrl.c:178: loadspeedtbl_ringpll(tx_pll_rate);
   0270 A2*00              2482 	mov	c,_tx_pll_rate
   0272 E4                 2483 	clr	a
   0273 33                 2484 	rlc	a
   0274 F5 82              2485 	mov	dpl,a
   0276 12s07rD2           2486 	lcall	_loadspeedtbl_ringpll
                           2487 ;	../../shared/src/spd_ctrl.c:180: if(slave_phy_on) {
   0279 90s00r00           2488 	mov	dptr,#_slave_phy_on
   027C E0                 2489 	movx	a,@dptr
   027D FA                 2490 	mov	r2,a
   027E 60 0B              2491 	jz	00131$
                           2492 ;	../../shared/src/spd_ctrl.c:182: pll_clk_ready_ring_1();
   0280 78r00              2493 	mov	r0,#_pll_clk_ready_ring_1
   0282 79s00              2494 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   0284 7As00              2495 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   0286 12s00r00           2496 	lcall	__sdcc_banked_call
   0289 80 09              2497 	sjmp	00134$
   028B                    2498 00131$:
                           2499 ;	../../shared/src/spd_ctrl.c:186: ring_pll_fast_cal();
   028B 78r00              2500 	mov	r0,#_ring_pll_fast_cal
   028D 79s00              2501 	mov	r1,#(_ring_pll_fast_cal >> 8)
   028F 7As00              2502 	mov	r2,#(_ring_pll_fast_cal >> 16)
   0291 12s00r00           2503 	lcall	__sdcc_banked_call
   0294                    2504 00134$:
                           2505 ;	../../shared/src/spd_ctrl.c:193: if(reg_ANA_PLL_CLK_READY_RING==0) pll_clk_ready_ring_1();
   0294 90 A3 4E           2506 	mov	dptr,#(_PM_CMN_REG2 + 0x0002)
   0297 E0                 2507 	movx	a,@dptr
   0298 20 E5 09           2508 	jb	acc.5,00141$
   029B 78r00              2509 	mov	r0,#_pll_clk_ready_ring_1
   029D 79s00              2510 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   029F 7As00              2511 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   02A1 12s00r00           2512 	lcall	__sdcc_banked_call
   02A4                    2513 00141$:
                           2514 ;	../../shared/src/spd_ctrl.c:197: if(serdes_ring_lane_en==0)
   02A4 90s00r00           2515 	mov	dptr,#_serdes_ring_lane_en
   02A7 E0                 2516 	movx	a,@dptr
   02A8 FA                 2517 	mov	r2,a
   02A9 70 09              2518 	jnz	00143$
                           2519 ;	../../shared/src/spd_ctrl.c:198: check_pll_clk_ready();
   02AB 78r00              2520 	mov	r0,#_check_pll_clk_ready
   02AD 79s00              2521 	mov	r1,#(_check_pll_clk_ready >> 8)
   02AF 7As00              2522 	mov	r2,#(_check_pll_clk_ready >> 16)
   02B1 12s00r00           2523 	lcall	__sdcc_banked_call
   02B4                    2524 00143$:
                           2525 ;	../../shared/src/spd_ctrl.c:204: if(!force_exit_cal)
   02B4 20*00 09           2526 	jb	_force_exit_cal,00150$
                           2527 ;	../../shared/src/spd_ctrl.c:205: load_cal_data_all();
   02B7 78r00              2528 	mov	r0,#_load_cal_data_all
   02B9 79s00              2529 	mov	r1,#(_load_cal_data_all >> 8)
   02BB 7As00              2530 	mov	r2,#(_load_cal_data_all >> 16)
   02BD 12s00r00           2531 	lcall	__sdcc_banked_call
   02C0                    2532 00150$:
                           2533 ;	../../shared/src/spd_ctrl.c:210: if( phy_mode==PCIE ) { //only pcie need align because of one mac
   02C0 90 A3 16           2534 	mov	dptr,#(_SYSTEM + 0x0002)
   02C3 E0                 2535 	movx	a,@dptr
   02C4 54 07              2536 	anl	a,#0x07
   02C6 FA                 2537 	mov	r2,a
   02C7 BA 03 20           2538 	cjne	r2,#0x03,00157$
                           2539 ;	../../shared/src/spd_ctrl.c:211: txlane_align();
   02CA 78r00              2540 	mov	r0,#_txlane_align
   02CC 79s00              2541 	mov	r1,#(_txlane_align >> 8)
   02CE 7As00              2542 	mov	r2,#(_txlane_align >> 16)
   02D0 12s00r00           2543 	lcall	__sdcc_banked_call
                           2544 ;	../../shared/src/spd_ctrl.c:212: if(use_ring_pll) pre_ringpll_rate = gen_pll_rate;
   02D3 30*00 0B           2545 	jnb	_use_ring_pll,00154$
   02D6 90s00r00           2546 	mov	dptr,#_gen_pll_rate
   02D9 E0                 2547 	movx	a,@dptr
   02DA FA                 2548 	mov	r2,a
   02DB 90s00r00           2549 	mov	dptr,#_pre_ringpll_rate
   02DE F0                 2550 	movx	@dptr,a
   02DF 80 09              2551 	sjmp	00157$
   02E1                    2552 00154$:
                           2553 ;	../../shared/src/spd_ctrl.c:213: else pre_lcpll_rate = gen_pll_rate;
   02E1 90s00r00           2554 	mov	dptr,#_gen_pll_rate
   02E4 E0                 2555 	movx	a,@dptr
   02E5 FA                 2556 	mov	r2,a
   02E6 90s00r00           2557 	mov	dptr,#_pre_lcpll_rate
   02E9 F0                 2558 	movx	@dptr,a
   02EA                    2559 00157$:
                           2560 ;	../../shared/src/spd_ctrl.c:217: restore_train();
   02EA 12s00r00           2561 	lcall	_restore_train
                           2562 ;	../../shared/src/spd_ctrl.c:219: DTL_DTX_DFE_clkoff_reset_0();
   02ED 78r00              2563 	mov	r0,#_DTL_DTX_DFE_clkoff_reset_0
   02EF 79s00              2564 	mov	r1,#(_DTL_DTX_DFE_clkoff_reset_0 >> 8)
   02F1 7As00              2565 	mov	r2,#(_DTL_DTX_DFE_clkoff_reset_0 >> 16)
   02F3 12s00r00           2566 	lcall	__sdcc_banked_call
                           2567 ;	../../shared/src/spd_ctrl.c:221: if(phy_mode!=SATA) 
   02F6 90 A3 16           2568 	mov	dptr,#(_SYSTEM + 0x0002)
   02F9 E0                 2569 	movx	a,@dptr
   02FA 54 07              2570 	anl	a,#0x07
   02FC 60 0C              2571 	jz	00159$
                           2572 ;	../../shared/src/spd_ctrl.c:222: delay01(90);
   02FE 90 00 5A           2573 	mov	dptr,#0x005A
   0301 78r00              2574 	mov	r0,#_delay01
   0303 79s00              2575 	mov	r1,#(_delay01 >> 8)
   0305 7As00              2576 	mov	r2,#(_delay01 >> 16)
   0307 12s00r00           2577 	lcall	__sdcc_banked_call
   030A                    2578 00159$:
                           2579 ;	../../shared/src/spd_ctrl.c:224: lnx_EOM_ALIGN_CAL_DONE_LANE = 0; //moved eom_align_cal to inside train
   030A 90 60 01           2580 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0001)
   030D E0                 2581 	movx	a,@dptr
   030E 54 FB              2582 	anl	a,#0xfb
   0310 F0                 2583 	movx	@dptr,a
                           2584 ;	../../shared/src/spd_ctrl.c:228: reg_RST_FRAME_SYNC_DET_CLK_LANE = 1;
   0311 90 21 1F           2585 	mov	dptr,#(_CLKGEN_RX_LANE_REG1_LANE + 0x0003)
   0314 E0                 2586 	movx	a,@dptr
   0315 44 04              2587 	orl	a,#0x04
   0317 F0                 2588 	movx	@dptr,a
                           2589 ;	../../shared/src/spd_ctrl.c:229: delay01(10);
   0318 90 00 0A           2590 	mov	dptr,#0x000A
   031B 78r00              2591 	mov	r0,#_delay01
   031D 79s00              2592 	mov	r1,#(_delay01 >> 8)
   031F 7As00              2593 	mov	r2,#(_delay01 >> 16)
   0321 12s00r00           2594 	lcall	__sdcc_banked_call
                           2595 ;	../../shared/src/spd_ctrl.c:230: reg_RST_FRAME_SYNC_DET_CLK_LANE = 0;
   0324 90 21 1F           2596 	mov	dptr,#(_CLKGEN_RX_LANE_REG1_LANE + 0x0003)
   0327 E0                 2597 	movx	a,@dptr
   0328 54 FB              2598 	anl	a,#0xfb
   032A F0                 2599 	movx	@dptr,a
                           2600 ;	../../shared/src/spd_ctrl.c:232: PHY_STATUS_INT = IDLE;
   032B 90 22 38           2601 	mov	dptr,#_MCU_STATUS2_LANE
   032E E4                 2602 	clr	a
   032F F0                 2603 	movx	@dptr,a
                           2604 ;	../../shared/src/spd_ctrl.c:233: pre_gen_pll_rate = gen_pll_rate;
   0330 90s00r00           2605 	mov	dptr,#_gen_pll_rate
   0333 E0                 2606 	movx	a,@dptr
   0334 90s00r00           2607 	mov	dptr,#_pre_gen_pll_rate
   0337 F0                 2608 	movx	@dptr,a
                           2609 ;	../../shared/src/spd_ctrl.c:234: rxinit_4_spdchg_en = 1;
   0338 90s00r00           2610 	mov	dptr,#_rxinit_4_spdchg_en
   033B 74 01              2611 	mov	a,#0x01
   033D F0                 2612 	movx	@dptr,a
                           2613 ;	../../shared/src/spd_ctrl.c:243: delay01(5); //TXCLK need more time 0.5sec even in bypassed delay
   033E 90 00 05           2614 	mov	dptr,#0x0005
   0341 78r00              2615 	mov	r0,#_delay01
   0343 79s00              2616 	mov	r1,#(_delay01 >> 8)
   0345 7As00              2617 	mov	r2,#(_delay01 >> 16)
   0347 12s00r00           2618 	lcall	__sdcc_banked_call
                           2619 ;	../../shared/src/spd_ctrl.c:245: reg_PIN_PLL_READY_RX_LANE = 1;
   034A 90 21 02           2620 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   034D E0                 2621 	movx	a,@dptr
   034E 44 40              2622 	orl	a,#0x40
   0350 F0                 2623 	movx	@dptr,a
                           2624 ;	../../shared/src/spd_ctrl.c:246: reg_PIN_PLL_READY_TX_LANE = 1;
   0351 90 20 02           2625 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   0354 E0                 2626 	movx	a,@dptr
   0355 44 04              2627 	orl	a,#0x04
   0357 F0                 2628 	movx	@dptr,a
                           2629 ;	../../shared/src/spd_ctrl.c:248: if(cmx_AUTO_RX_INIT_EN == 0)
   0358 90 E6 2E           2630 	mov	dptr,#(_CONTROL_CONFIG8 + 0x0002)
   035B E0                 2631 	movx	a,@dptr
   035C 20 E0 07           2632 	jb	acc.0,00161$
                           2633 ;	../../shared/src/spd_ctrl.c:249: PHY_STATUS = ST_PLLREADY; 
   035F 90 22 30           2634 	mov	dptr,#_MCU_STATUS0_LANE
   0362 74 27              2635 	mov	a,#0x27
   0364 F0                 2636 	movx	@dptr,a
   0365 22                 2637 	ret
   0366                    2638 00161$:
                           2639 ;	../../shared/src/spd_ctrl.c:251: PHY_STATUS = ST_DTL;
   0366 90 22 30           2640 	mov	dptr,#_MCU_STATUS0_LANE
   0369 74 2C              2641 	mov	a,#0x2C
   036B F0                 2642 	movx	@dptr,a
   036C 22                 2643 	ret
                           2644 ;------------------------------------------------------------
                           2645 ;Allocation info for local variables in function 'sata_speedchange'
                           2646 ;------------------------------------------------------------
                           2647 ;------------------------------------------------------------
                           2648 ;	../../shared/src/spd_ctrl.c:255: void sata_speedchange(void) {
                           2649 ;	-----------------------------------------
                           2650 ;	 function sata_speedchange
                           2651 ;	-----------------------------------------
   036D                    2652 _sata_speedchange:
                           2653 ;	../../shared/src/spd_ctrl.c:258: reg_DTL_CLK_OFF_LANE= 1; 
   036D 90 21 02           2654 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0370 E0                 2655 	movx	a,@dptr
   0371 44 10              2656 	orl	a,#0x10
   0373 F0                 2657 	movx	@dptr,a
                           2658 ;	../../shared/src/spd_ctrl.c:259: reg_DFE_CLK_OFF_LANE = 1; 
   0374 90 24 10           2659 	mov	dptr,#_RX_EQ_CLK_CTRL
   0377 E0                 2660 	movx	a,@dptr
   0378 44 01              2661 	orl	a,#0x01
   037A F0                 2662 	movx	@dptr,a
                           2663 ;	../../shared/src/spd_ctrl.c:260: reg_RESET_DTL_LANE = 1;
   037B 90 21 02           2664 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   037E E0                 2665 	movx	a,@dptr
   037F 44 20              2666 	orl	a,#0x20
   0381 F0                 2667 	movx	@dptr,a
                           2668 ;	../../shared/src/spd_ctrl.c:261: CKCON = 0x07 ;  //MCU WAIT time the slowest
   0382 75 8E 07           2669 	mov	_CKCON,#0x07
                           2670 ;	../../shared/src/spd_ctrl.c:262: reg_RESET_DFE_LANE = 1;
   0385 90 24 10           2671 	mov	dptr,#_RX_EQ_CLK_CTRL
   0388 E0                 2672 	movx	a,@dptr
   0389 44 04              2673 	orl	a,#0x04
   038B F0                 2674 	movx	@dptr,a
                           2675 ;	../../shared/src/spd_ctrl.c:263: CKCON = 0x00 ; //MCU WAIT time setting back to normal.
   038C 75 8E 00           2676 	mov	_CKCON,#0x00
                           2677 ;	../../shared/src/spd_ctrl.c:266: loadspeedtbl_gen();
   038F 12s0CrA9           2678 	lcall	_loadspeedtbl_gen
                           2679 ;	../../shared/src/spd_ctrl.c:269: reg_TXDCCCAL_PDIV_CNT_LANE_5_0 = lnx_cal_txdcc_pdiv[PWR + cmx_TXDCC_PDIV_CAL_CONT_CUR_LOAD_EN][tx_pll_rate];  
   0392 90 E6 32           2680 	mov	dptr,#(_CONTROL_CONFIG9 + 0x0002)
   0395 E0                 2681 	movx	a,@dptr
   0396 23                 2682 	rl	a
   0397 23                 2683 	rl	a
   0398 54 01              2684 	anl	a,#0x01
   039A 25 E0              2685 	add	a,acc
   039C 24 D4              2686 	add	a,#_lnx_cal_txdcc_pdiv
   039E FA                 2687 	mov	r2,a
   039F E4                 2688 	clr	a
   03A0 34 65              2689 	addc	a,#(_lnx_cal_txdcc_pdiv >> 8)
   03A2 FB                 2690 	mov	r3,a
   03A3 A2*00              2691 	mov	c,_tx_pll_rate
   03A5 E4                 2692 	clr	a
   03A6 33                 2693 	rlc	a
   03A7 2A                 2694 	add	a,r2
   03A8 F5 82              2695 	mov	dpl,a
   03AA E4                 2696 	clr	a
   03AB 3B                 2697 	addc	a,r3
   03AC F5 83              2698 	mov	dph,a
   03AE E0                 2699 	movx	a,@dptr
   03AF 90 02 5C           2700 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_151
   03B2 25 E0              2701 	add	a,acc
   03B4 25 E0              2702 	add	a,acc
   03B6 54 FC              2703 	anl	a,#0xfc
   03B8 F5 F0              2704 	mov	b,a
   03BA E0                 2705 	movx	a,@dptr
   03BB 54 03              2706 	anl	a,#0x03
   03BD 45 F0              2707 	orl	a,b
   03BF F0                 2708 	movx	@dptr,a
                           2709 ;	../../shared/src/spd_ctrl.c:270: reg_TRXDCC_CAL_CLK100KHZ_LANE = 1;
   03C0 90 02 20           2710 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   03C3 E0                 2711 	movx	a,@dptr
   03C4 44 01              2712 	orl	a,#0x01
   03C6 F0                 2713 	movx	@dptr,a
                           2714 ;	../../shared/src/spd_ctrl.c:271: txdcc_pdiv_step_cnt = TXDCC_PDIV_CAL_STEP_SIZE;    //when speed change, restore the fracition code to middle
   03C7 90 E6 3E           2715 	mov	dptr,#(_CON_CAL_STEP_SIZE3 + 0x0002)
   03CA E0                 2716 	movx	a,@dptr
   03CB 90s00r00           2717 	mov	dptr,#_txdcc_pdiv_step_cnt
   03CE F0                 2718 	movx	@dptr,a
                           2719 ;	../../shared/src/spd_ctrl.c:272: reg_TRXDCC_CAL_CLK100KHZ_LANE = 0;
   03CF 90 02 20           2720 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   03D2 E0                 2721 	movx	a,@dptr
   03D3 54 FE              2722 	anl	a,#0xfe
   03D5 F0                 2723 	movx	@dptr,a
                           2724 ;	../../shared/src/spd_ctrl.c:279: reg_DTL_CLK_OFF_LANE= 0; 
   03D6 90 21 02           2725 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   03D9 E0                 2726 	movx	a,@dptr
   03DA 54 EF              2727 	anl	a,#0xef
   03DC F0                 2728 	movx	@dptr,a
                           2729 ;	../../shared/src/spd_ctrl.c:280: reg_DFE_CLK_OFF_LANE = 0;
   03DD 90 24 10           2730 	mov	dptr,#_RX_EQ_CLK_CTRL
   03E0 E0                 2731 	movx	a,@dptr
   03E1 54 FE              2732 	anl	a,#0xfe
   03E3 F0                 2733 	movx	@dptr,a
                           2734 ;	../../shared/src/spd_ctrl.c:281: delay01(5);
   03E4 90 00 05           2735 	mov	dptr,#0x0005
   03E7 78r00              2736 	mov	r0,#_delay01
   03E9 79s00              2737 	mov	r1,#(_delay01 >> 8)
   03EB 7As00              2738 	mov	r2,#(_delay01 >> 16)
   03ED 12s00r00           2739 	lcall	__sdcc_banked_call
                           2740 ;	../../shared/src/spd_ctrl.c:282: reg_RESET_DTL_LANE = 0;
   03F0 90 21 02           2741 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   03F3 E0                 2742 	movx	a,@dptr
   03F4 54 DF              2743 	anl	a,#0xdf
   03F6 F0                 2744 	movx	@dptr,a
                           2745 ;	../../shared/src/spd_ctrl.c:283: reg_RESET_DFE_LANE = 0;
   03F7 90 24 10           2746 	mov	dptr,#_RX_EQ_CLK_CTRL
   03FA E0                 2747 	movx	a,@dptr
   03FB 54 FB              2748 	anl	a,#0xfb
   03FD F0                 2749 	movx	@dptr,a
   03FE 22                 2750 	ret
                           2751 ;------------------------------------------------------------
                           2752 ;Allocation info for local variables in function 'loadspeedtbl_pll'
                           2753 ;------------------------------------------------------------
                           2754 ;rate                      Allocated to registers r2 
                           2755 ;temp                      Allocated to stack - offset 1
                           2756 ;fbck                      Allocated to registers r3 
                           2757 ;rate_no                   Allocated to registers r5 
                           2758 ;------------------------------------------------------------
                           2759 ;	../../shared/src/spd_ctrl.c:287: void loadspeedtbl_pll(uint8_t rate) {
                           2760 ;	-----------------------------------------
                           2761 ;	 function loadspeedtbl_pll
                           2762 ;	-----------------------------------------
   03FF                    2763 _loadspeedtbl_pll:
   03FF C0*00              2764 	push	_bp
   0401 85 81*00           2765 	mov	_bp,sp
   0404 05 81              2766 	inc	sp
   0406 05 81              2767 	inc	sp
   0408 AA 82              2768 	mov	r2,dpl
                           2769 ;	../../shared/src/spd_ctrl.c:291: fbck = fbck_sel;
   040A 90 A3 19           2770 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   040D E0                 2771 	movx	a,@dptr
   040E 03                 2772 	rr	a
   040F 54 01              2773 	anl	a,#0x01
   0411 FB                 2774 	mov	r3,a
                           2775 ;	../../shared/src/spd_ctrl.c:293: reg_MCU_DEBUG0_LANE_7_0 = 0x35;
   0412 90 22 B4           2776 	mov	dptr,#_MCU_DEBUG0_LANE
   0415 74 35              2777 	mov	a,#0x35
   0417 F0                 2778 	movx	@dptr,a
                           2779 ;	../../shared/src/spd_ctrl.c:295: if(phy_mode==SERDES)
   0418 90 A3 16           2780 	mov	dptr,#(_SYSTEM + 0x0002)
   041B E0                 2781 	movx	a,@dptr
   041C 54 07              2782 	anl	a,#0x07
   041E FC                 2783 	mov	r4,a
   041F BC 04 05           2784 	cjne	r4,#0x04,00102$
                           2785 ;	../../shared/src/spd_ctrl.c:302: rate = gen_pll_rate;
   0422 90s00r00           2786 	mov	dptr,#_gen_pll_rate
   0425 E0                 2787 	movx	a,@dptr
   0426 FA                 2788 	mov	r2,a
   0427                    2789 00102$:
                           2790 ;	../../shared/src/spd_ctrl.c:304: rate_no				= lc_speedtable[fbck][rate][spdoft_pll_rate_sel];
   0427 EB                 2791 	mov	a,r3
   0428 75 F0 E0           2792 	mov	b,#0xE0
   042B A4                 2793 	mul	ab
   042C FB                 2794 	mov	r3,a
   042D AC F0              2795 	mov	r4,b
   042F 8B 05              2796 	mov	ar5,r3
   0431 74 E0              2797 	mov	a,#(_lc_speedtable >> 8)
   0433 2C                 2798 	add	a,r4
   0434 FE                 2799 	mov	r6,a
   0435 EA                 2800 	mov	a,r2
   0436 C4                 2801 	swap	a
   0437 23                 2802 	rl	a
   0438 54 E0              2803 	anl	a,#0xe0
   043A FA                 2804 	mov	r2,a
   043B 2D                 2805 	add	a,r5
   043C FD                 2806 	mov	r5,a
   043D E4                 2807 	clr	a
   043E 3E                 2808 	addc	a,r6
   043F FE                 2809 	mov	r6,a
   0440 8D 82              2810 	mov	dpl,r5
   0442 8E 83              2811 	mov	dph,r6
   0444 A3                 2812 	inc	dptr
   0445 E0                 2813 	movx	a,@dptr
   0446 FD                 2814 	mov	r5,a
                           2815 ;	../../shared/src/spd_ctrl.c:305: if(rate_no>1 || phy_mode==SERDES) rate_no = 0;
   0447 74 01              2816 	mov	a,#0x01
   0449 B5 05 00           2817 	cjne	a,ar5,00126$
   044C                    2818 00126$:
   044C 40 0A              2819 	jc	00103$
   044E 90 A3 16           2820 	mov	dptr,#(_SYSTEM + 0x0002)
   0451 E0                 2821 	movx	a,@dptr
   0452 54 07              2822 	anl	a,#0x07
   0454 FE                 2823 	mov	r6,a
   0455 BE 04 02           2824 	cjne	r6,#0x04,00104$
   0458                    2825 00103$:
   0458 7D 00              2826 	mov	r5,#0x00
   045A                    2827 00104$:
                           2828 ;	../../shared/src/spd_ctrl.c:306: PLL_RATE_SEL = rate_no;
   045A 90 E6 1E           2829 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   045D ED                 2830 	mov	a,r5
   045E F0                 2831 	movx	@dptr,a
                           2832 ;	../../shared/src/spd_ctrl.c:308: reg_PLL_REG_SEL_2_0		= lc_speedtable[fbck][rate][spdoft_pll_reg_sel];
   045F 8B 05              2833 	mov	ar5,r3
   0461 74 E0              2834 	mov	a,#(_lc_speedtable >> 8)
   0463 2C                 2835 	add	a,r4
   0464 FE                 2836 	mov	r6,a
   0465 EA                 2837 	mov	a,r2
   0466 2D                 2838 	add	a,r5
   0467 F5 82              2839 	mov	dpl,a
   0469 E4                 2840 	clr	a
   046A 3E                 2841 	addc	a,r6
   046B F5 83              2842 	mov	dph,a
   046D E0                 2843 	movx	a,@dptr
   046E 90 82 DC           2844 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_183
   0471 C4                 2845 	swap	a
   0472 54 70              2846 	anl	a,#(0xf0&0x70)
   0474 F5 F0              2847 	mov	b,a
   0476 E0                 2848 	movx	a,@dptr
   0477 54 8F              2849 	anl	a,#0x8f
   0479 45 F0              2850 	orl	a,b
   047B F0                 2851 	movx	@dptr,a
                           2852 ;	../../shared/src/spd_ctrl.c:309: reg_FBDIV_7_0 			= lc_speedtable[fbck][rate][spdoft_fbdiv];
   047C 8B 05              2853 	mov	ar5,r3
   047E 74 E0              2854 	mov	a,#(_lc_speedtable >> 8)
   0480 2C                 2855 	add	a,r4
   0481 FE                 2856 	mov	r6,a
   0482 EA                 2857 	mov	a,r2
   0483 2D                 2858 	add	a,r5
   0484 FD                 2859 	mov	r5,a
   0485 E4                 2860 	clr	a
   0486 3E                 2861 	addc	a,r6
   0487 FE                 2862 	mov	r6,a
   0488 8D 82              2863 	mov	dpl,r5
   048A 8E 83              2864 	mov	dph,r6
   048C A3                 2865 	inc	dptr
   048D A3                 2866 	inc	dptr
   048E E0                 2867 	movx	a,@dptr
   048F 90 82 A4           2868 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_169
   0492 F0                 2869 	movx	@dptr,a
                           2870 ;	../../shared/src/spd_ctrl.c:310: reg_FBDIV_9_8			= lc_speedtable[fbck][rate][spdoft_fbdiv+1];
   0493 8B 05              2871 	mov	ar5,r3
   0495 74 E0              2872 	mov	a,#(_lc_speedtable >> 8)
   0497 2C                 2873 	add	a,r4
   0498 FE                 2874 	mov	r6,a
   0499 EA                 2875 	mov	a,r2
   049A 2D                 2876 	add	a,r5
   049B FD                 2877 	mov	r5,a
   049C E4                 2878 	clr	a
   049D 3E                 2879 	addc	a,r6
   049E FE                 2880 	mov	r6,a
   049F 8D 82              2881 	mov	dpl,r5
   04A1 8E 83              2882 	mov	dph,r6
   04A3 A3                 2883 	inc	dptr
   04A4 A3                 2884 	inc	dptr
   04A5 A3                 2885 	inc	dptr
   04A6 E0                 2886 	movx	a,@dptr
   04A7 90 82 A0           2887 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_168
   04AA C4                 2888 	swap	a
   04AB 54 30              2889 	anl	a,#(0xf0&0x30)
   04AD F5 F0              2890 	mov	b,a
   04AF E0                 2891 	movx	a,@dptr
   04B0 54 CF              2892 	anl	a,#0xcf
   04B2 45 F0              2893 	orl	a,b
   04B4 F0                 2894 	movx	@dptr,a
                           2895 ;	../../shared/src/spd_ctrl.c:311: reg_REFDIV_3_0 			= lc_speedtable[fbck][rate][spdoft_refdiv];
   04B5 8B 05              2896 	mov	ar5,r3
   04B7 74 E0              2897 	mov	a,#(_lc_speedtable >> 8)
   04B9 2C                 2898 	add	a,r4
   04BA FE                 2899 	mov	r6,a
   04BB EA                 2900 	mov	a,r2
   04BC 2D                 2901 	add	a,r5
   04BD FD                 2902 	mov	r5,a
   04BE E4                 2903 	clr	a
   04BF 3E                 2904 	addc	a,r6
   04C0 FE                 2905 	mov	r6,a
   04C1 74 06              2906 	mov	a,#0x06
   04C3 2D                 2907 	add	a,r5
   04C4 F5 82              2908 	mov	dpl,a
   04C6 E4                 2909 	clr	a
   04C7 3E                 2910 	addc	a,r6
   04C8 F5 83              2911 	mov	dph,a
   04CA E0                 2912 	movx	a,@dptr
   04CB 90 82 A8           2913 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   04CE C4                 2914 	swap	a
   04CF 54 F0              2915 	anl	a,#(0xf0&0xf0)
   04D1 F5 F0              2916 	mov	b,a
   04D3 E0                 2917 	movx	a,@dptr
   04D4 54 0F              2918 	anl	a,#0x0f
   04D6 45 F0              2919 	orl	a,b
   04D8 F0                 2920 	movx	@dptr,a
                           2921 ;	../../shared/src/spd_ctrl.c:312: reg_VIND_BAND_SEL 		= lc_speedtable[fbck][rate][spdoft_vind_band_sel];
   04D9 8B 05              2922 	mov	ar5,r3
   04DB 74 E0              2923 	mov	a,#(_lc_speedtable >> 8)
   04DD 2C                 2924 	add	a,r4
   04DE FE                 2925 	mov	r6,a
   04DF EA                 2926 	mov	a,r2
   04E0 2D                 2927 	add	a,r5
   04E1 FD                 2928 	mov	r5,a
   04E2 E4                 2929 	clr	a
   04E3 3E                 2930 	addc	a,r6
   04E4 FE                 2931 	mov	r6,a
   04E5 74 07              2932 	mov	a,#0x07
   04E7 2D                 2933 	add	a,r5
   04E8 F5 82              2934 	mov	dpl,a
   04EA E4                 2935 	clr	a
   04EB 3E                 2936 	addc	a,r6
   04EC F5 83              2937 	mov	dph,a
   04EE E0                 2938 	movx	a,@dptr
   04EF 90 82 9C           2939 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_167
   04F2 13                 2940 	rrc	a
   04F3 E0                 2941 	movx	a,@dptr
   04F4 92 E1              2942 	mov	acc.1,c
   04F6 F0                 2943 	movx	@dptr,a
                           2944 ;	../../shared/src/spd_ctrl.c:313: if(reg_RING_REF_DIV_SEL==1) {
   04F7 90 82 D4           2945 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_181
   04FA E0                 2946 	movx	a,@dptr
   04FB 23                 2947 	rl	a
   04FC 54 01              2948 	anl	a,#0x01
   04FE FD                 2949 	mov	r5,a
   04FF BD 01 42           2950 	cjne	r5,#0x01,00107$
                           2951 ;	../../shared/src/spd_ctrl.c:314: reg_DIV_1G_7_0 		= lc_speedtable[fbck][rate][spdoft_div_1g_fbck];
   0502 8B 05              2952 	mov	ar5,r3
   0504 74 E0              2953 	mov	a,#(_lc_speedtable >> 8)
   0506 2C                 2954 	add	a,r4
   0507 FE                 2955 	mov	r6,a
   0508 EA                 2956 	mov	a,r2
   0509 2D                 2957 	add	a,r5
   050A FD                 2958 	mov	r5,a
   050B E4                 2959 	clr	a
   050C 3E                 2960 	addc	a,r6
   050D FE                 2961 	mov	r6,a
   050E 74 0B              2962 	mov	a,#0x0B
   0510 2D                 2963 	add	a,r5
   0511 F5 82              2964 	mov	dpl,a
   0513 E4                 2965 	clr	a
   0514 3E                 2966 	addc	a,r6
   0515 F5 83              2967 	mov	dph,a
   0517 E0                 2968 	movx	a,@dptr
   0518 90 82 E8           2969 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_186
   051B F0                 2970 	movx	@dptr,a
                           2971 ;	../../shared/src/spd_ctrl.c:315: reg_DIV_1G_9_8 		= lc_speedtable[fbck][rate][spdoft_div_1g_fbck+1];
   051C 8B 05              2972 	mov	ar5,r3
   051E 74 E0              2973 	mov	a,#(_lc_speedtable >> 8)
   0520 2C                 2974 	add	a,r4
   0521 FE                 2975 	mov	r6,a
   0522 EA                 2976 	mov	a,r2
   0523 2D                 2977 	add	a,r5
   0524 FD                 2978 	mov	r5,a
   0525 E4                 2979 	clr	a
   0526 3E                 2980 	addc	a,r6
   0527 FE                 2981 	mov	r6,a
   0528 74 0C              2982 	mov	a,#0x0C
   052A 2D                 2983 	add	a,r5
   052B F5 82              2984 	mov	dpl,a
   052D E4                 2985 	clr	a
   052E 3E                 2986 	addc	a,r6
   052F F5 83              2987 	mov	dph,a
   0531 E0                 2988 	movx	a,@dptr
   0532 FD                 2989 	mov	r5,a
   0533 90 82 E4           2990 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_185
   0536 03                 2991 	rr	a
   0537 03                 2992 	rr	a
   0538 54 C0              2993 	anl	a,#(0xc0&0xc0)
   053A F5 F0              2994 	mov	b,a
   053C E0                 2995 	movx	a,@dptr
   053D 54 3F              2996 	anl	a,#0x3f
   053F 45 F0              2997 	orl	a,b
   0541 F0                 2998 	movx	@dptr,a
   0542 80 40              2999 	sjmp	00108$
   0544                    3000 00107$:
                           3001 ;	../../shared/src/spd_ctrl.c:318: reg_DIV_1G_7_0 		= lc_speedtable[fbck][rate][spdoft_div_1g];
   0544 8B 05              3002 	mov	ar5,r3
   0546 74 E0              3003 	mov	a,#(_lc_speedtable >> 8)
   0548 2C                 3004 	add	a,r4
   0549 FE                 3005 	mov	r6,a
   054A EA                 3006 	mov	a,r2
   054B 2D                 3007 	add	a,r5
   054C FD                 3008 	mov	r5,a
   054D E4                 3009 	clr	a
   054E 3E                 3010 	addc	a,r6
   054F FE                 3011 	mov	r6,a
   0550 74 09              3012 	mov	a,#0x09
   0552 2D                 3013 	add	a,r5
   0553 F5 82              3014 	mov	dpl,a
   0555 E4                 3015 	clr	a
   0556 3E                 3016 	addc	a,r6
   0557 F5 83              3017 	mov	dph,a
   0559 E0                 3018 	movx	a,@dptr
   055A 90 82 E8           3019 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_186
   055D F0                 3020 	movx	@dptr,a
                           3021 ;	../../shared/src/spd_ctrl.c:319: reg_DIV_1G_9_8 		= lc_speedtable[fbck][rate][spdoft_div_1g+1];
   055E 8B 05              3022 	mov	ar5,r3
   0560 74 E0              3023 	mov	a,#(_lc_speedtable >> 8)
   0562 2C                 3024 	add	a,r4
   0563 FE                 3025 	mov	r6,a
   0564 EA                 3026 	mov	a,r2
   0565 2D                 3027 	add	a,r5
   0566 FD                 3028 	mov	r5,a
   0567 E4                 3029 	clr	a
   0568 3E                 3030 	addc	a,r6
   0569 FE                 3031 	mov	r6,a
   056A 74 0A              3032 	mov	a,#0x0A
   056C 2D                 3033 	add	a,r5
   056D F5 82              3034 	mov	dpl,a
   056F E4                 3035 	clr	a
   0570 3E                 3036 	addc	a,r6
   0571 F5 83              3037 	mov	dph,a
   0573 E0                 3038 	movx	a,@dptr
   0574 FD                 3039 	mov	r5,a
   0575 90 82 E4           3040 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_185
   0578 03                 3041 	rr	a
   0579 03                 3042 	rr	a
   057A 54 C0              3043 	anl	a,#(0xc0&0xc0)
   057C F5 F0              3044 	mov	b,a
   057E E0                 3045 	movx	a,@dptr
   057F 54 3F              3046 	anl	a,#0x3f
   0581 45 F0              3047 	orl	a,b
   0583 F0                 3048 	movx	@dptr,a
   0584                    3049 00108$:
                           3050 ;	../../shared/src/spd_ctrl.c:321: reg_ICP_LC_4_0			= lc_speedtable[fbck][rate][spdoft_icp_lc];
   0584 8B 05              3051 	mov	ar5,r3
   0586 74 E0              3052 	mov	a,#(_lc_speedtable >> 8)
   0588 2C                 3053 	add	a,r4
   0589 FE                 3054 	mov	r6,a
   058A EA                 3055 	mov	a,r2
   058B 2D                 3056 	add	a,r5
   058C FD                 3057 	mov	r5,a
   058D E4                 3058 	clr	a
   058E 3E                 3059 	addc	a,r6
   058F FE                 3060 	mov	r6,a
   0590 74 0D              3061 	mov	a,#0x0D
   0592 2D                 3062 	add	a,r5
   0593 F5 82              3063 	mov	dpl,a
   0595 E4                 3064 	clr	a
   0596 3E                 3065 	addc	a,r6
   0597 F5 83              3066 	mov	dph,a
   0599 E0                 3067 	movx	a,@dptr
   059A 90 83 34           3068 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_205
   059D 54 1F              3069 	anl	a,#0x1f
   059F F5 F0              3070 	mov	b,a
   05A1 E0                 3071 	movx	a,@dptr
   05A2 54 E0              3072 	anl	a,#0xe0
   05A4 45 F0              3073 	orl	a,b
   05A6 F0                 3074 	movx	@dptr,a
                           3075 ;	../../shared/src/spd_ctrl.c:322: reg_PLL_LPFR_1_0		= lc_speedtable[fbck][rate][spdoft_pll_lpfr];
   05A7 8B 05              3076 	mov	ar5,r3
   05A9 74 E0              3077 	mov	a,#(_lc_speedtable >> 8)
   05AB 2C                 3078 	add	a,r4
   05AC FE                 3079 	mov	r6,a
   05AD EA                 3080 	mov	a,r2
   05AE 2D                 3081 	add	a,r5
   05AF FD                 3082 	mov	r5,a
   05B0 E4                 3083 	clr	a
   05B1 3E                 3084 	addc	a,r6
   05B2 FE                 3085 	mov	r6,a
   05B3 74 0E              3086 	mov	a,#0x0E
   05B5 2D                 3087 	add	a,r5
   05B6 F5 82              3088 	mov	dpl,a
   05B8 E4                 3089 	clr	a
   05B9 3E                 3090 	addc	a,r6
   05BA F5 83              3091 	mov	dph,a
   05BC E0                 3092 	movx	a,@dptr
   05BD 90 82 A8           3093 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   05C0 54 03              3094 	anl	a,#0x03
   05C2 F5 F0              3095 	mov	b,a
   05C4 E0                 3096 	movx	a,@dptr
   05C5 54 FC              3097 	anl	a,#0xfc
   05C7 45 F0              3098 	orl	a,b
   05C9 F0                 3099 	movx	@dptr,a
                           3100 ;	../../shared/src/spd_ctrl.c:323: reg_PLL_LPFC_1_0		= lc_speedtable[fbck][rate][spdoft_pll_lpfc];
   05CA 8B 05              3101 	mov	ar5,r3
   05CC 74 E0              3102 	mov	a,#(_lc_speedtable >> 8)
   05CE 2C                 3103 	add	a,r4
   05CF FE                 3104 	mov	r6,a
   05D0 EA                 3105 	mov	a,r2
   05D1 2D                 3106 	add	a,r5
   05D2 FD                 3107 	mov	r5,a
   05D3 E4                 3108 	clr	a
   05D4 3E                 3109 	addc	a,r6
   05D5 FE                 3110 	mov	r6,a
   05D6 74 0F              3111 	mov	a,#0x0F
   05D8 2D                 3112 	add	a,r5
   05D9 F5 82              3113 	mov	dpl,a
   05DB E4                 3114 	clr	a
   05DC 3E                 3115 	addc	a,r6
   05DD F5 83              3116 	mov	dph,a
   05DF E0                 3117 	movx	a,@dptr
   05E0 90 82 A8           3118 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   05E3 25 E0              3119 	add	a,acc
   05E5 25 E0              3120 	add	a,acc
   05E7 54 0C              3121 	anl	a,#0x0c
   05E9 F5 F0              3122 	mov	b,a
   05EB E0                 3123 	movx	a,@dptr
   05EC 54 F3              3124 	anl	a,#0xf3
   05EE 45 F0              3125 	orl	a,b
   05F0 F0                 3126 	movx	@dptr,a
                           3127 ;	../../shared/src/spd_ctrl.c:324: cmx_G_INTPI_LCPLL_7_0		= lc_speedtable[fbck][rate][spdoft_intpi_lcpll];
   05F1 8B 05              3128 	mov	ar5,r3
   05F3 74 E0              3129 	mov	a,#(_lc_speedtable >> 8)
   05F5 2C                 3130 	add	a,r4
   05F6 FE                 3131 	mov	r6,a
   05F7 EA                 3132 	mov	a,r2
   05F8 2D                 3133 	add	a,r5
   05F9 FD                 3134 	mov	r5,a
   05FA E4                 3135 	clr	a
   05FB 3E                 3136 	addc	a,r6
   05FC FE                 3137 	mov	r6,a
   05FD 74 10              3138 	mov	a,#0x10
   05FF 2D                 3139 	add	a,r5
   0600 F5 82              3140 	mov	dpl,a
   0602 E4                 3141 	clr	a
   0603 3E                 3142 	addc	a,r6
   0604 F5 83              3143 	mov	dph,a
   0606 E0                 3144 	movx	a,@dptr
                           3145 ;	../../shared/src/spd_ctrl.c:325: reg_INTPI_LCPLL_3_0 = cmx_G_INTPI_LCPLL_7_0;
   0607 90 E6 56           3146 	mov	dptr,#(_CAL_DATA1 + 0x0002)
   060A F0                 3147 	movx	@dptr,a
   060B E0                 3148 	movx	a,@dptr
   060C 90 82 0C           3149 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   060F C4                 3150 	swap	a
   0610 54 F0              3151 	anl	a,#(0xf0&0xf0)
   0612 F5 F0              3152 	mov	b,a
   0614 E0                 3153 	movx	a,@dptr
   0615 54 0F              3154 	anl	a,#0x0f
   0617 45 F0              3155 	orl	a,b
   0619 F0                 3156 	movx	@dptr,a
                           3157 ;	../../shared/src/spd_ctrl.c:326: reg_INTPI_RING_3_0 = cmx_G_INTPI_RING_7_0;
   061A 90 E6 57           3158 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   061D E0                 3159 	movx	a,@dptr
   061E 90 82 0C           3160 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   0621 54 0F              3161 	anl	a,#0x0f
   0623 F5 F0              3162 	mov	b,a
   0625 E0                 3163 	movx	a,@dptr
   0626 54 F0              3164 	anl	a,#0xf0
   0628 45 F0              3165 	orl	a,b
   062A F0                 3166 	movx	@dptr,a
                           3167 ;	../../shared/src/spd_ctrl.c:327: reg_TX_INTPR_1_0		= lc_speedtable[fbck][rate][spdoft_tx_intpr];
   062B 8B 05              3168 	mov	ar5,r3
   062D 74 E0              3169 	mov	a,#(_lc_speedtable >> 8)
   062F 2C                 3170 	add	a,r4
   0630 FE                 3171 	mov	r6,a
   0631 EA                 3172 	mov	a,r2
   0632 2D                 3173 	add	a,r5
   0633 FD                 3174 	mov	r5,a
   0634 E4                 3175 	clr	a
   0635 3E                 3176 	addc	a,r6
   0636 FE                 3177 	mov	r6,a
   0637 74 11              3178 	mov	a,#0x11
   0639 2D                 3179 	add	a,r5
   063A F5 82              3180 	mov	dpl,a
   063C E4                 3181 	clr	a
   063D 3E                 3182 	addc	a,r6
   063E F5 83              3183 	mov	dph,a
   0640 E0                 3184 	movx	a,@dptr
   0641 90 82 EC           3185 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_187
   0644 03                 3186 	rr	a
   0645 03                 3187 	rr	a
   0646 54 C0              3188 	anl	a,#(0xc0&0xc0)
   0648 F5 F0              3189 	mov	b,a
   064A E0                 3190 	movx	a,@dptr
   064B 54 3F              3191 	anl	a,#0x3f
   064D 45 F0              3192 	orl	a,b
   064F F0                 3193 	movx	@dptr,a
                           3194 ;	../../shared/src/spd_ctrl.c:328: reg_INIT_TXFOFFS_9_0_b0		= lc_speedtable[fbck][rate][spdoft_init_txfoffs]; 
   0650 8B 05              3195 	mov	ar5,r3
   0652 74 E0              3196 	mov	a,#(_lc_speedtable >> 8)
   0654 2C                 3197 	add	a,r4
   0655 FE                 3198 	mov	r6,a
   0656 EA                 3199 	mov	a,r2
   0657 2D                 3200 	add	a,r5
   0658 FD                 3201 	mov	r5,a
   0659 E4                 3202 	clr	a
   065A 3E                 3203 	addc	a,r6
   065B FE                 3204 	mov	r6,a
   065C 74 12              3205 	mov	a,#0x12
   065E 2D                 3206 	add	a,r5
   065F F5 82              3207 	mov	dpl,a
   0661 E4                 3208 	clr	a
   0662 3E                 3209 	addc	a,r6
   0663 F5 83              3210 	mov	dph,a
   0665 E0                 3211 	movx	a,@dptr
   0666 90 A0 08           3212 	mov	dptr,#_DTX_REG0
   0669 F0                 3213 	movx	@dptr,a
                           3214 ;	../../shared/src/spd_ctrl.c:329: reg_INIT_TXFOFFS_9_0_b1		= lc_speedtable[fbck][rate][spdoft_init_txfoffs+1];
   066A 8B 05              3215 	mov	ar5,r3
   066C 74 E0              3216 	mov	a,#(_lc_speedtable >> 8)
   066E 2C                 3217 	add	a,r4
   066F FE                 3218 	mov	r6,a
   0670 EA                 3219 	mov	a,r2
   0671 2D                 3220 	add	a,r5
   0672 FD                 3221 	mov	r5,a
   0673 E4                 3222 	clr	a
   0674 3E                 3223 	addc	a,r6
   0675 FE                 3224 	mov	r6,a
   0676 74 13              3225 	mov	a,#0x13
   0678 2D                 3226 	add	a,r5
   0679 F5 82              3227 	mov	dpl,a
   067B E4                 3228 	clr	a
   067C 3E                 3229 	addc	a,r6
   067D F5 83              3230 	mov	dph,a
   067F E0                 3231 	movx	a,@dptr
   0680 90 A0 09           3232 	mov	dptr,#(_DTX_REG0 + 0x0001)
   0683 54 03              3233 	anl	a,#0x03
   0685 F5 F0              3234 	mov	b,a
   0687 E0                 3235 	movx	a,@dptr
   0688 54 FC              3236 	anl	a,#0xfc
   068A 45 F0              3237 	orl	a,b
   068C F0                 3238 	movx	@dptr,a
                           3239 ;	../../shared/src/spd_ctrl.c:330: temp				= (uint16_t)lc_speedtable[fbck][rate][spdoft_speed_thresh+1]; temp<<=8;
   068D 8B 05              3240 	mov	ar5,r3
   068F 74 E0              3241 	mov	a,#(_lc_speedtable >> 8)
   0691 2C                 3242 	add	a,r4
   0692 FE                 3243 	mov	r6,a
   0693 EA                 3244 	mov	a,r2
   0694 2D                 3245 	add	a,r5
   0695 FD                 3246 	mov	r5,a
   0696 E4                 3247 	clr	a
   0697 3E                 3248 	addc	a,r6
   0698 FE                 3249 	mov	r6,a
   0699 74 15              3250 	mov	a,#0x15
   069B 2D                 3251 	add	a,r5
   069C F5 82              3252 	mov	dpl,a
   069E E4                 3253 	clr	a
   069F 3E                 3254 	addc	a,r6
   06A0 F5 83              3255 	mov	dph,a
   06A2 E0                 3256 	movx	a,@dptr
   06A3 FD                 3257 	mov	r5,a
   06A4 A8*00              3258 	mov	r0,_bp
   06A6 08                 3259 	inc	r0
   06A7 A6 05              3260 	mov	@r0,ar5
   06A9 08                 3261 	inc	r0
   06AA 76 00              3262 	mov	@r0,#0x00
   06AC A8*00              3263 	mov	r0,_bp
   06AE 08                 3264 	inc	r0
   06AF E6                 3265 	mov	a,@r0
   06B0 08                 3266 	inc	r0
   06B1 F6                 3267 	mov	@r0,a
   06B2 18                 3268 	dec	r0
   06B3 76 00              3269 	mov	@r0,#0x00
                           3270 ;	../../shared/src/spd_ctrl.c:331: temp				+= (uint16_t)lc_speedtable[fbck][rate][spdoft_speed_thresh];
   06B5 8B 07              3271 	mov	ar7,r3
   06B7 74 E0              3272 	mov	a,#(_lc_speedtable >> 8)
   06B9 2C                 3273 	add	a,r4
   06BA FD                 3274 	mov	r5,a
   06BB EA                 3275 	mov	a,r2
   06BC 2F                 3276 	add	a,r7
   06BD FF                 3277 	mov	r7,a
   06BE E4                 3278 	clr	a
   06BF 3D                 3279 	addc	a,r5
   06C0 FD                 3280 	mov	r5,a
   06C1 74 14              3281 	mov	a,#0x14
   06C3 2F                 3282 	add	a,r7
   06C4 F5 82              3283 	mov	dpl,a
   06C6 E4                 3284 	clr	a
   06C7 3D                 3285 	addc	a,r5
   06C8 F5 83              3286 	mov	dph,a
   06CA E0                 3287 	movx	a,@dptr
   06CB FD                 3288 	mov	r5,a
   06CC 7E 00              3289 	mov	r6,#0x00
   06CE A8*00              3290 	mov	r0,_bp
   06D0 08                 3291 	inc	r0
   06D1 ED                 3292 	mov	a,r5
   06D2 26                 3293 	add	a,@r0
   06D3 F6                 3294 	mov	@r0,a
   06D4 EE                 3295 	mov	a,r6
   06D5 08                 3296 	inc	r0
   06D6 36                 3297 	addc	a,@r0
   06D7 F6                 3298 	mov	@r0,a
                           3299 ;	../../shared/src/spd_ctrl.c:332: temp <<= FBC_RATIO;
   06D8 90 E6 14           3300 	mov	dptr,#_CONTROL_CONFIG4
   06DB E0                 3301 	movx	a,@dptr
   06DC FD                 3302 	mov	r5,a
   06DD 8D F0              3303 	mov	b,r5
   06DF 05 F0              3304 	inc	b
   06E1 A8*00              3305 	mov	r0,_bp
   06E3 08                 3306 	inc	r0
   06E4 80 09              3307 	sjmp	00133$
   06E6                    3308 00132$:
   06E6 E6                 3309 	mov	a,@r0
   06E7 25 E0              3310 	add	a,acc
   06E9 F6                 3311 	mov	@r0,a
   06EA 08                 3312 	inc	r0
   06EB E6                 3313 	mov	a,@r0
   06EC 33                 3314 	rlc	a
   06ED F6                 3315 	mov	@r0,a
   06EE 18                 3316 	dec	r0
   06EF                    3317 00133$:
   06EF D5 F0 F4           3318 	djnz	b,00132$
                           3319 ;	../../shared/src/spd_ctrl.c:333: cmx_SPEED_THRESH_15_0 = temp;
   06F2 90 E6 1C           3320 	mov	dptr,#_CONTROL_CONFIG6
   06F5 A8*00              3321 	mov	r0,_bp
   06F7 08                 3322 	inc	r0
   06F8 E6                 3323 	mov	a,@r0
   06F9 F0                 3324 	movx	@dptr,a
   06FA A3                 3325 	inc	dptr
   06FB 08                 3326 	inc	r0
   06FC E6                 3327 	mov	a,@r0
   06FD F0                 3328 	movx	@dptr,a
                           3329 ;	../../shared/src/spd_ctrl.c:335: reg_LCCAP_USB			= lc_speedtable[fbck][rate][spdoft_lccap_usb];
   06FE 8B 05              3330 	mov	ar5,r3
   0700 74 E0              3331 	mov	a,#(_lc_speedtable >> 8)
   0702 2C                 3332 	add	a,r4
   0703 FE                 3333 	mov	r6,a
   0704 EA                 3334 	mov	a,r2
   0705 2D                 3335 	add	a,r5
   0706 FD                 3336 	mov	r5,a
   0707 E4                 3337 	clr	a
   0708 3E                 3338 	addc	a,r6
   0709 FE                 3339 	mov	r6,a
   070A 74 16              3340 	mov	a,#0x16
   070C 2D                 3341 	add	a,r5
   070D F5 82              3342 	mov	dpl,a
   070F E4                 3343 	clr	a
   0710 3E                 3344 	addc	a,r6
   0711 F5 83              3345 	mov	dph,a
   0713 E0                 3346 	movx	a,@dptr
   0714 90 82 C0           3347 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   0717 13                 3348 	rrc	a
   0718 E0                 3349 	movx	a,@dptr
   0719 92 E4              3350 	mov	acc.4,c
   071B F0                 3351 	movx	@dptr,a
                           3352 ;	../../shared/src/spd_ctrl.c:336: reg_SSC_STEP_125PPM_3_0 	= lc_speedtable[fbck][rate][spdoft_ssc_step_125ppm]; 
   071C 8B 05              3353 	mov	ar5,r3
   071E 74 E0              3354 	mov	a,#(_lc_speedtable >> 8)
   0720 2C                 3355 	add	a,r4
   0721 FE                 3356 	mov	r6,a
   0722 EA                 3357 	mov	a,r2
   0723 2D                 3358 	add	a,r5
   0724 FD                 3359 	mov	r5,a
   0725 E4                 3360 	clr	a
   0726 3E                 3361 	addc	a,r6
   0727 FE                 3362 	mov	r6,a
   0728 74 18              3363 	mov	a,#0x18
   072A 2D                 3364 	add	a,r5
   072B F5 82              3365 	mov	dpl,a
   072D E4                 3366 	clr	a
   072E 3E                 3367 	addc	a,r6
   072F F5 83              3368 	mov	dph,a
   0731 E0                 3369 	movx	a,@dptr
   0732 90 A0 09           3370 	mov	dptr,#(_DTX_REG0 + 0x0001)
   0735 25 E0              3371 	add	a,acc
   0737 25 E0              3372 	add	a,acc
   0739 54 3C              3373 	anl	a,#0x3c
   073B F5 F0              3374 	mov	b,a
   073D E0                 3375 	movx	a,@dptr
   073E 54 C3              3376 	anl	a,#0xc3
   0740 45 F0              3377 	orl	a,b
   0742 F0                 3378 	movx	@dptr,a
                           3379 ;	../../shared/src/spd_ctrl.c:337: reg_SSC_M_12_0_b0		= lc_speedtable[fbck][rate][spdoft_ssc_m];
   0743 8B 05              3380 	mov	ar5,r3
   0745 74 E0              3381 	mov	a,#(_lc_speedtable >> 8)
   0747 2C                 3382 	add	a,r4
   0748 FE                 3383 	mov	r6,a
   0749 EA                 3384 	mov	a,r2
   074A 2D                 3385 	add	a,r5
   074B FD                 3386 	mov	r5,a
   074C E4                 3387 	clr	a
   074D 3E                 3388 	addc	a,r6
   074E FE                 3389 	mov	r6,a
   074F 74 19              3390 	mov	a,#0x19
   0751 2D                 3391 	add	a,r5
   0752 F5 82              3392 	mov	dpl,a
   0754 E4                 3393 	clr	a
   0755 3E                 3394 	addc	a,r6
   0756 F5 83              3395 	mov	dph,a
   0758 E0                 3396 	movx	a,@dptr
   0759 90 A0 0E           3397 	mov	dptr,#(_DTX_REG1 + 0x0002)
   075C F0                 3398 	movx	@dptr,a
                           3399 ;	../../shared/src/spd_ctrl.c:338: reg_SSC_M_12_0_b1		= lc_speedtable[fbck][rate][spdoft_ssc_m+1];
   075D 8B 05              3400 	mov	ar5,r3
   075F 74 E0              3401 	mov	a,#(_lc_speedtable >> 8)
   0761 2C                 3402 	add	a,r4
   0762 FE                 3403 	mov	r6,a
   0763 EA                 3404 	mov	a,r2
   0764 2D                 3405 	add	a,r5
   0765 FD                 3406 	mov	r5,a
   0766 E4                 3407 	clr	a
   0767 3E                 3408 	addc	a,r6
   0768 FE                 3409 	mov	r6,a
   0769 74 1A              3410 	mov	a,#0x1A
   076B 2D                 3411 	add	a,r5
   076C F5 82              3412 	mov	dpl,a
   076E E4                 3413 	clr	a
   076F 3E                 3414 	addc	a,r6
   0770 F5 83              3415 	mov	dph,a
   0772 E0                 3416 	movx	a,@dptr
   0773 90 A0 0F           3417 	mov	dptr,#(_DTX_REG1 + 0x0003)
   0776 54 1F              3418 	anl	a,#0x1f
   0778 F5 F0              3419 	mov	b,a
   077A E0                 3420 	movx	a,@dptr
   077B 54 E0              3421 	anl	a,#0xe0
   077D 45 F0              3422 	orl	a,b
   077F F0                 3423 	movx	@dptr,a
                           3424 ;	../../shared/src/spd_ctrl.c:346: reg_LCPLLCLK_DIV2_SEL = lc_speedtable[fbck][rate][spdoft_lcpllclk_div2_sel];
   0780 74 E0              3425 	mov	a,#(_lc_speedtable >> 8)
   0782 2C                 3426 	add	a,r4
   0783 FC                 3427 	mov	r4,a
   0784 EA                 3428 	mov	a,r2
   0785 2B                 3429 	add	a,r3
   0786 FA                 3430 	mov	r2,a
   0787 E4                 3431 	clr	a
   0788 3C                 3432 	addc	a,r4
   0789 FD                 3433 	mov	r5,a
   078A 74 08              3434 	mov	a,#0x08
   078C 2A                 3435 	add	a,r2
   078D F5 82              3436 	mov	dpl,a
   078F E4                 3437 	clr	a
   0790 3D                 3438 	addc	a,r5
   0791 F5 83              3439 	mov	dph,a
   0793 E0                 3440 	movx	a,@dptr
   0794 90 83 3C           3441 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   0797 13                 3442 	rrc	a
   0798 E0                 3443 	movx	a,@dptr
   0799 92 E1              3444 	mov	acc.1,c
   079B F0                 3445 	movx	@dptr,a
                           3446 ;	../../shared/src/spd_ctrl.c:347: if(mcuid==master_mcu && !use_ring_pll && phy_mode==PCIE) {
   079C 90 22 00           3447 	mov	dptr,#_MCU_CONTROL_LANE
   079F E0                 3448 	movx	a,@dptr
   07A0 FA                 3449 	mov	r2,a
   07A1 90 E6 50           3450 	mov	dptr,#_MCU_CONFIG
   07A4 E0                 3451 	movx	a,@dptr
   07A5 FB                 3452 	mov	r3,a
   07A6 EA                 3453 	mov	a,r2
   07A7 B5 03 1C           3454 	cjne	a,ar3,00112$
   07AA 20*00 19           3455 	jb	_use_ring_pll,00112$
   07AD 90 A3 16           3456 	mov	dptr,#(_SYSTEM + 0x0002)
   07B0 E0                 3457 	movx	a,@dptr
   07B1 54 07              3458 	anl	a,#0x07
   07B3 FA                 3459 	mov	r2,a
   07B4 BA 03 0F           3460 	cjne	r2,#0x03,00112$
                           3461 ;	../../shared/src/spd_ctrl.c:348: if (gen_tx == 4)
   07B7 90s00r00           3462 	mov	dptr,#_gen_tx
   07BA E0                 3463 	movx	a,@dptr
   07BB FA                 3464 	mov	r2,a
   07BC BA 04 07           3465 	cjne	r2,#0x04,00112$
                           3466 ;	../../shared/src/spd_ctrl.c:349: reg_LCPLLCLK_DIV2_SEL = 1;
   07BF 90 83 3C           3467 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   07C2 E0                 3468 	movx	a,@dptr
   07C3 44 02              3469 	orl	a,#0x02
   07C5 F0                 3470 	movx	@dptr,a
   07C6                    3471 00112$:
                           3472 ;	../../shared/src/spd_ctrl.c:353: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   07C6 90 22 B4           3473 	mov	dptr,#_MCU_DEBUG0_LANE
   07C9 74 39              3474 	mov	a,#0x39
   07CB F0                 3475 	movx	@dptr,a
   07CC 85*00 81           3476 	mov	sp,_bp
   07CF D0*00              3477 	pop	_bp
   07D1 22                 3478 	ret
                           3479 ;------------------------------------------------------------
                           3480 ;Allocation info for local variables in function 'loadspeedtbl_ringpll'
                           3481 ;------------------------------------------------------------
                           3482 ;rate                      Allocated to registers r2 
                           3483 ;temp                      Allocated to stack - offset 1
                           3484 ;fbck                      Allocated to registers r3 
                           3485 ;ck1g                      Allocated to registers r4 
                           3486 ;rate_no                   Allocated to registers r3 
                           3487 ;sloc0                     Allocated to stack - offset 3
                           3488 ;------------------------------------------------------------
                           3489 ;	../../shared/src/spd_ctrl.c:356: void loadspeedtbl_ringpll(uint8_t rate) {
                           3490 ;	-----------------------------------------
                           3491 ;	 function loadspeedtbl_ringpll
                           3492 ;	-----------------------------------------
   07D2                    3493 _loadspeedtbl_ringpll:
   07D2 C0*00              3494 	push	_bp
   07D4 E5 81              3495 	mov	a,sp
   07D6 F5*00              3496 	mov	_bp,a
   07D8 24 04              3497 	add	a,#0x04
   07DA F5 81              3498 	mov	sp,a
   07DC AA 82              3499 	mov	r2,dpl
                           3500 ;	../../shared/src/spd_ctrl.c:360: fbck = fbck_sel_ring;
   07DE 90 A3 18           3501 	mov	dptr,#_PM_CMN_REG1
   07E1 E0                 3502 	movx	a,@dptr
   07E2 03                 3503 	rr	a
   07E3 03                 3504 	rr	a
   07E4 54 01              3505 	anl	a,#0x01
   07E6 FB                 3506 	mov	r3,a
                           3507 ;	../../shared/src/spd_ctrl.c:361: reg_MCU_DEBUG0_LANE_7_0 = 0x36;
   07E7 90 22 B4           3508 	mov	dptr,#_MCU_DEBUG0_LANE
   07EA 74 36              3509 	mov	a,#0x36
   07EC F0                 3510 	movx	@dptr,a
                           3511 ;	../../shared/src/spd_ctrl.c:366: ck1g = ring_use_250m;
   07ED A2*00              3512 	mov	c,_ring_use_250m
   07EF E4                 3513 	clr	a
   07F0 33                 3514 	rlc	a
   07F1 FC                 3515 	mov	r4,a
                           3516 ;	../../shared/src/spd_ctrl.c:368: if(phy_mode==SERDES) rate = gen_pll_rate;
   07F2 90 A3 16           3517 	mov	dptr,#(_SYSTEM + 0x0002)
   07F5 E0                 3518 	movx	a,@dptr
   07F6 54 07              3519 	anl	a,#0x07
   07F8 FD                 3520 	mov	r5,a
   07F9 BD 04 05           3521 	cjne	r5,#0x04,00102$
   07FC 90s00r00           3522 	mov	dptr,#_gen_pll_rate
   07FF E0                 3523 	movx	a,@dptr
   0800 FA                 3524 	mov	r2,a
   0801                    3525 00102$:
                           3526 ;	../../shared/src/spd_ctrl.c:370: rate_no					= ring_speedtable[ck1g][fbck][rate][spdoft_pll_rate_sel_ring];
   0801 7D 00              3527 	mov	r5,#0x00
   0803 C0 02              3528 	push	ar2
   0805 C0 03              3529 	push	ar3
   0807 C0 04              3530 	push	ar4
   0809 C0 05              3531 	push	ar5
   080B 90 01 20           3532 	mov	dptr,#0x0120
   080E 12s00r00           3533 	lcall	__mulint
   0811 AC 82              3534 	mov	r4,dpl
   0813 AD 83              3535 	mov	r5,dph
   0815 15 81              3536 	dec	sp
   0817 15 81              3537 	dec	sp
   0819 D0 03              3538 	pop	ar3
   081B D0 02              3539 	pop	ar2
   081D EC                 3540 	mov	a,r4
   081E 24 C0              3541 	add	a,#_ring_speedtable
   0820 FE                 3542 	mov	r6,a
   0821 ED                 3543 	mov	a,r5
   0822 34 E1              3544 	addc	a,#(_ring_speedtable >> 8)
   0824 FF                 3545 	mov	r7,a
   0825 E5*00              3546 	mov	a,_bp
   0827 24 03              3547 	add	a,#0x03
   0829 F8                 3548 	mov	r0,a
   082A EB                 3549 	mov	a,r3
   082B 75 F0 90           3550 	mov	b,#0x90
   082E A4                 3551 	mul	ab
   082F F6                 3552 	mov	@r0,a
   0830 08                 3553 	inc	r0
   0831 A6 F0              3554 	mov	@r0,b
   0833 E5*00              3555 	mov	a,_bp
   0835 24 03              3556 	add	a,#0x03
   0837 F8                 3557 	mov	r0,a
   0838 E6                 3558 	mov	a,@r0
   0839 2E                 3559 	add	a,r6
   083A FE                 3560 	mov	r6,a
   083B 08                 3561 	inc	r0
   083C E6                 3562 	mov	a,@r0
   083D 3F                 3563 	addc	a,r7
   083E FF                 3564 	mov	r7,a
   083F EA                 3565 	mov	a,r2
   0840 75 F0 24           3566 	mov	b,#0x24
   0843 A4                 3567 	mul	ab
   0844 FA                 3568 	mov	r2,a
   0845 2E                 3569 	add	a,r6
   0846 F5 82              3570 	mov	dpl,a
   0848 E4                 3571 	clr	a
   0849 3F                 3572 	addc	a,r7
   084A F5 83              3573 	mov	dph,a
   084C E0                 3574 	movx	a,@dptr
   084D FB                 3575 	mov	r3,a
                           3576 ;	../../shared/src/spd_ctrl.c:371: if(rate_no>1 || phy_mode==SERDES) rate_no = 0;
   084E 74 01              3577 	mov	a,#0x01
   0850 B5 03 00           3578 	cjne	a,ar3,00116$
   0853                    3579 00116$:
   0853 40 0A              3580 	jc	00103$
   0855 90 A3 16           3581 	mov	dptr,#(_SYSTEM + 0x0002)
   0858 E0                 3582 	movx	a,@dptr
   0859 54 07              3583 	anl	a,#0x07
   085B FE                 3584 	mov	r6,a
   085C BE 04 02           3585 	cjne	r6,#0x04,00104$
   085F                    3586 00103$:
   085F 7B 00              3587 	mov	r3,#0x00
   0861                    3588 00104$:
                           3589 ;	../../shared/src/spd_ctrl.c:372: PLL_RATE_SEL_RING = rate_no;
   0861 90 E6 1F           3590 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   0864 EB                 3591 	mov	a,r3
   0865 F0                 3592 	movx	@dptr,a
                           3593 ;	../../shared/src/spd_ctrl.c:377: reg_PLL_REFDIV_RING_3_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_refdiv_ring];
   0866 EC                 3594 	mov	a,r4
   0867 24 C0              3595 	add	a,#_ring_speedtable
   0869 FB                 3596 	mov	r3,a
   086A ED                 3597 	mov	a,r5
   086B 34 E1              3598 	addc	a,#(_ring_speedtable >> 8)
   086D FE                 3599 	mov	r6,a
   086E E5*00              3600 	mov	a,_bp
   0870 24 03              3601 	add	a,#0x03
   0872 F8                 3602 	mov	r0,a
   0873 E6                 3603 	mov	a,@r0
   0874 2B                 3604 	add	a,r3
   0875 FB                 3605 	mov	r3,a
   0876 08                 3606 	inc	r0
   0877 E6                 3607 	mov	a,@r0
   0878 3E                 3608 	addc	a,r6
   0879 FE                 3609 	mov	r6,a
   087A EA                 3610 	mov	a,r2
   087B 2B                 3611 	add	a,r3
   087C FB                 3612 	mov	r3,a
   087D E4                 3613 	clr	a
   087E 3E                 3614 	addc	a,r6
   087F FE                 3615 	mov	r6,a
   0880 8B 82              3616 	mov	dpl,r3
   0882 8E 83              3617 	mov	dph,r6
   0884 A3                 3618 	inc	dptr
   0885 A3                 3619 	inc	dptr
   0886 A3                 3620 	inc	dptr
   0887 E0                 3621 	movx	a,@dptr
   0888 90 82 F0           3622 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   088B C4                 3623 	swap	a
   088C 03                 3624 	rr	a
   088D 54 78              3625 	anl	a,#(0xf8&0x78)
   088F F5 F0              3626 	mov	b,a
   0891 E0                 3627 	movx	a,@dptr
   0892 54 87              3628 	anl	a,#0x87
   0894 45 F0              3629 	orl	a,b
   0896 F0                 3630 	movx	@dptr,a
                           3631 ;	../../shared/src/spd_ctrl.c:379: if(reg_RING_REF_DIV_SEL==1) {
   0897 90 82 D4           3632 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_181
   089A E0                 3633 	movx	a,@dptr
   089B 23                 3634 	rl	a
   089C 54 01              3635 	anl	a,#0x01
   089E FB                 3636 	mov	r3,a
   089F BB 01 02           3637 	cjne	r3,#0x01,00120$
   08A2 80 03              3638 	sjmp	00121$
   08A4                    3639 00120$:
   08A4 02s09r5F           3640 	ljmp	00107$
   08A7                    3641 00121$:
                           3642 ;	../../shared/src/spd_ctrl.c:386: reg_PLL_FBDIV_RING_7_0 			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring_fbck];
   08A7 EC                 3643 	mov	a,r4
   08A8 24 C0              3644 	add	a,#_ring_speedtable
   08AA FB                 3645 	mov	r3,a
   08AB ED                 3646 	mov	a,r5
   08AC 34 E1              3647 	addc	a,#(_ring_speedtable >> 8)
   08AE FE                 3648 	mov	r6,a
   08AF E5*00              3649 	mov	a,_bp
   08B1 24 03              3650 	add	a,#0x03
   08B3 F8                 3651 	mov	r0,a
   08B4 E6                 3652 	mov	a,@r0
   08B5 2B                 3653 	add	a,r3
   08B6 FB                 3654 	mov	r3,a
   08B7 08                 3655 	inc	r0
   08B8 E6                 3656 	mov	a,@r0
   08B9 3E                 3657 	addc	a,r6
   08BA FE                 3658 	mov	r6,a
   08BB EA                 3659 	mov	a,r2
   08BC 2B                 3660 	add	a,r3
   08BD FB                 3661 	mov	r3,a
   08BE E4                 3662 	clr	a
   08BF 3E                 3663 	addc	a,r6
   08C0 FE                 3664 	mov	r6,a
   08C1 74 06              3665 	mov	a,#0x06
   08C3 2B                 3666 	add	a,r3
   08C4 F5 82              3667 	mov	dpl,a
   08C6 E4                 3668 	clr	a
   08C7 3E                 3669 	addc	a,r6
   08C8 F5 83              3670 	mov	dph,a
   08CA E0                 3671 	movx	a,@dptr
   08CB 90 82 F4           3672 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   08CE F0                 3673 	movx	@dptr,a
                           3674 ;	../../shared/src/spd_ctrl.c:387: reg_PLL_FBDIV_RING_9_8			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring_fbck+1];
   08CF EC                 3675 	mov	a,r4
   08D0 24 C0              3676 	add	a,#_ring_speedtable
   08D2 FB                 3677 	mov	r3,a
   08D3 ED                 3678 	mov	a,r5
   08D4 34 E1              3679 	addc	a,#(_ring_speedtable >> 8)
   08D6 FE                 3680 	mov	r6,a
   08D7 E5*00              3681 	mov	a,_bp
   08D9 24 03              3682 	add	a,#0x03
   08DB F8                 3683 	mov	r0,a
   08DC E6                 3684 	mov	a,@r0
   08DD 2B                 3685 	add	a,r3
   08DE FB                 3686 	mov	r3,a
   08DF 08                 3687 	inc	r0
   08E0 E6                 3688 	mov	a,@r0
   08E1 3E                 3689 	addc	a,r6
   08E2 FE                 3690 	mov	r6,a
   08E3 EA                 3691 	mov	a,r2
   08E4 2B                 3692 	add	a,r3
   08E5 FB                 3693 	mov	r3,a
   08E6 E4                 3694 	clr	a
   08E7 3E                 3695 	addc	a,r6
   08E8 FE                 3696 	mov	r6,a
   08E9 74 07              3697 	mov	a,#0x07
   08EB 2B                 3698 	add	a,r3
   08EC F5 82              3699 	mov	dpl,a
   08EE E4                 3700 	clr	a
   08EF 3E                 3701 	addc	a,r6
   08F0 F5 83              3702 	mov	dph,a
   08F2 E0                 3703 	movx	a,@dptr
   08F3 90 82 F0           3704 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   08F6 25 E0              3705 	add	a,acc
   08F8 54 06              3706 	anl	a,#0x06
   08FA F5 F0              3707 	mov	b,a
   08FC E0                 3708 	movx	a,@dptr
   08FD 54 F9              3709 	anl	a,#0xf9
   08FF 45 F0              3710 	orl	a,b
   0901 F0                 3711 	movx	@dptr,a
                           3712 ;	../../shared/src/spd_ctrl.c:388: reg_INIT_TXFOFFS_RING_9_0_b0		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring_fbck];
   0902 EC                 3713 	mov	a,r4
   0903 24 C0              3714 	add	a,#_ring_speedtable
   0905 FB                 3715 	mov	r3,a
   0906 ED                 3716 	mov	a,r5
   0907 34 E1              3717 	addc	a,#(_ring_speedtable >> 8)
   0909 FE                 3718 	mov	r6,a
   090A E5*00              3719 	mov	a,_bp
   090C 24 03              3720 	add	a,#0x03
   090E F8                 3721 	mov	r0,a
   090F E6                 3722 	mov	a,@r0
   0910 2B                 3723 	add	a,r3
   0911 FB                 3724 	mov	r3,a
   0912 08                 3725 	inc	r0
   0913 E6                 3726 	mov	a,@r0
   0914 3E                 3727 	addc	a,r6
   0915 FE                 3728 	mov	r6,a
   0916 EA                 3729 	mov	a,r2
   0917 2B                 3730 	add	a,r3
   0918 FB                 3731 	mov	r3,a
   0919 E4                 3732 	clr	a
   091A 3E                 3733 	addc	a,r6
   091B FE                 3734 	mov	r6,a
   091C 74 15              3735 	mov	a,#0x15
   091E 2B                 3736 	add	a,r3
   091F F5 82              3737 	mov	dpl,a
   0921 E4                 3738 	clr	a
   0922 3E                 3739 	addc	a,r6
   0923 F5 83              3740 	mov	dph,a
   0925 E0                 3741 	movx	a,@dptr
   0926 90 A0 10           3742 	mov	dptr,#_DTX_REG2
   0929 F0                 3743 	movx	@dptr,a
                           3744 ;	../../shared/src/spd_ctrl.c:389: reg_INIT_TXFOFFS_RING_9_0_b1		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring_fbck+1];
   092A EC                 3745 	mov	a,r4
   092B 24 C0              3746 	add	a,#_ring_speedtable
   092D FB                 3747 	mov	r3,a
   092E ED                 3748 	mov	a,r5
   092F 34 E1              3749 	addc	a,#(_ring_speedtable >> 8)
   0931 FE                 3750 	mov	r6,a
   0932 E5*00              3751 	mov	a,_bp
   0934 24 03              3752 	add	a,#0x03
   0936 F8                 3753 	mov	r0,a
   0937 E6                 3754 	mov	a,@r0
   0938 2B                 3755 	add	a,r3
   0939 FB                 3756 	mov	r3,a
   093A 08                 3757 	inc	r0
   093B E6                 3758 	mov	a,@r0
   093C 3E                 3759 	addc	a,r6
   093D FE                 3760 	mov	r6,a
   093E EA                 3761 	mov	a,r2
   093F 2B                 3762 	add	a,r3
   0940 FB                 3763 	mov	r3,a
   0941 E4                 3764 	clr	a
   0942 3E                 3765 	addc	a,r6
   0943 FE                 3766 	mov	r6,a
   0944 74 16              3767 	mov	a,#0x16
   0946 2B                 3768 	add	a,r3
   0947 F5 82              3769 	mov	dpl,a
   0949 E4                 3770 	clr	a
   094A 3E                 3771 	addc	a,r6
   094B F5 83              3772 	mov	dph,a
   094D E0                 3773 	movx	a,@dptr
   094E FB                 3774 	mov	r3,a
   094F 90 A0 11           3775 	mov	dptr,#(_DTX_REG2 + 0x0001)
   0952 54 03              3776 	anl	a,#0x03
   0954 F5 F0              3777 	mov	b,a
   0956 E0                 3778 	movx	a,@dptr
   0957 54 FC              3779 	anl	a,#0xfc
   0959 45 F0              3780 	orl	a,b
   095B F0                 3781 	movx	@dptr,a
   095C 02s0Ar13           3782 	ljmp	00108$
   095F                    3783 00107$:
                           3784 ;	../../shared/src/spd_ctrl.c:399: reg_PLL_FBDIV_RING_7_0 			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring];
   095F EC                 3785 	mov	a,r4
   0960 24 C0              3786 	add	a,#_ring_speedtable
   0962 FB                 3787 	mov	r3,a
   0963 ED                 3788 	mov	a,r5
   0964 34 E1              3789 	addc	a,#(_ring_speedtable >> 8)
   0966 FE                 3790 	mov	r6,a
   0967 E5*00              3791 	mov	a,_bp
   0969 24 03              3792 	add	a,#0x03
   096B F8                 3793 	mov	r0,a
   096C E6                 3794 	mov	a,@r0
   096D 2B                 3795 	add	a,r3
   096E FB                 3796 	mov	r3,a
   096F 08                 3797 	inc	r0
   0970 E6                 3798 	mov	a,@r0
   0971 3E                 3799 	addc	a,r6
   0972 FE                 3800 	mov	r6,a
   0973 EA                 3801 	mov	a,r2
   0974 2B                 3802 	add	a,r3
   0975 FB                 3803 	mov	r3,a
   0976 E4                 3804 	clr	a
   0977 3E                 3805 	addc	a,r6
   0978 FE                 3806 	mov	r6,a
   0979 8B 82              3807 	mov	dpl,r3
   097B 8E 83              3808 	mov	dph,r6
   097D A3                 3809 	inc	dptr
   097E A3                 3810 	inc	dptr
   097F A3                 3811 	inc	dptr
   0980 A3                 3812 	inc	dptr
   0981 E0                 3813 	movx	a,@dptr
   0982 90 82 F4           3814 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   0985 F0                 3815 	movx	@dptr,a
                           3816 ;	../../shared/src/spd_ctrl.c:400: reg_PLL_FBDIV_RING_9_8			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring+1];
   0986 EC                 3817 	mov	a,r4
   0987 24 C0              3818 	add	a,#_ring_speedtable
   0989 FB                 3819 	mov	r3,a
   098A ED                 3820 	mov	a,r5
   098B 34 E1              3821 	addc	a,#(_ring_speedtable >> 8)
   098D FE                 3822 	mov	r6,a
   098E E5*00              3823 	mov	a,_bp
   0990 24 03              3824 	add	a,#0x03
   0992 F8                 3825 	mov	r0,a
   0993 E6                 3826 	mov	a,@r0
   0994 2B                 3827 	add	a,r3
   0995 FB                 3828 	mov	r3,a
   0996 08                 3829 	inc	r0
   0997 E6                 3830 	mov	a,@r0
   0998 3E                 3831 	addc	a,r6
   0999 FE                 3832 	mov	r6,a
   099A EA                 3833 	mov	a,r2
   099B 2B                 3834 	add	a,r3
   099C FB                 3835 	mov	r3,a
   099D E4                 3836 	clr	a
   099E 3E                 3837 	addc	a,r6
   099F FE                 3838 	mov	r6,a
   09A0 8B 82              3839 	mov	dpl,r3
   09A2 8E 83              3840 	mov	dph,r6
   09A4 A3                 3841 	inc	dptr
   09A5 A3                 3842 	inc	dptr
   09A6 A3                 3843 	inc	dptr
   09A7 A3                 3844 	inc	dptr
   09A8 A3                 3845 	inc	dptr
   09A9 E0                 3846 	movx	a,@dptr
   09AA 90 82 F0           3847 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   09AD 25 E0              3848 	add	a,acc
   09AF 54 06              3849 	anl	a,#0x06
   09B1 F5 F0              3850 	mov	b,a
   09B3 E0                 3851 	movx	a,@dptr
   09B4 54 F9              3852 	anl	a,#0xf9
   09B6 45 F0              3853 	orl	a,b
   09B8 F0                 3854 	movx	@dptr,a
                           3855 ;	../../shared/src/spd_ctrl.c:401: reg_INIT_TXFOFFS_RING_9_0_b0		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring];
   09B9 EC                 3856 	mov	a,r4
   09BA 24 C0              3857 	add	a,#_ring_speedtable
   09BC FB                 3858 	mov	r3,a
   09BD ED                 3859 	mov	a,r5
   09BE 34 E1              3860 	addc	a,#(_ring_speedtable >> 8)
   09C0 FE                 3861 	mov	r6,a
   09C1 E5*00              3862 	mov	a,_bp
   09C3 24 03              3863 	add	a,#0x03
   09C5 F8                 3864 	mov	r0,a
   09C6 E6                 3865 	mov	a,@r0
   09C7 2B                 3866 	add	a,r3
   09C8 FB                 3867 	mov	r3,a
   09C9 08                 3868 	inc	r0
   09CA E6                 3869 	mov	a,@r0
   09CB 3E                 3870 	addc	a,r6
   09CC FE                 3871 	mov	r6,a
   09CD EA                 3872 	mov	a,r2
   09CE 2B                 3873 	add	a,r3
   09CF FB                 3874 	mov	r3,a
   09D0 E4                 3875 	clr	a
   09D1 3E                 3876 	addc	a,r6
   09D2 FE                 3877 	mov	r6,a
   09D3 74 13              3878 	mov	a,#0x13
   09D5 2B                 3879 	add	a,r3
   09D6 F5 82              3880 	mov	dpl,a
   09D8 E4                 3881 	clr	a
   09D9 3E                 3882 	addc	a,r6
   09DA F5 83              3883 	mov	dph,a
   09DC E0                 3884 	movx	a,@dptr
   09DD 90 A0 10           3885 	mov	dptr,#_DTX_REG2
   09E0 F0                 3886 	movx	@dptr,a
                           3887 ;	../../shared/src/spd_ctrl.c:402: reg_INIT_TXFOFFS_RING_9_0_b1		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring+1];
   09E1 EC                 3888 	mov	a,r4
   09E2 24 C0              3889 	add	a,#_ring_speedtable
   09E4 FB                 3890 	mov	r3,a
   09E5 ED                 3891 	mov	a,r5
   09E6 34 E1              3892 	addc	a,#(_ring_speedtable >> 8)
   09E8 FE                 3893 	mov	r6,a
   09E9 E5*00              3894 	mov	a,_bp
   09EB 24 03              3895 	add	a,#0x03
   09ED F8                 3896 	mov	r0,a
   09EE E6                 3897 	mov	a,@r0
   09EF 2B                 3898 	add	a,r3
   09F0 FB                 3899 	mov	r3,a
   09F1 08                 3900 	inc	r0
   09F2 E6                 3901 	mov	a,@r0
   09F3 3E                 3902 	addc	a,r6
   09F4 FE                 3903 	mov	r6,a
   09F5 EA                 3904 	mov	a,r2
   09F6 2B                 3905 	add	a,r3
   09F7 FB                 3906 	mov	r3,a
   09F8 E4                 3907 	clr	a
   09F9 3E                 3908 	addc	a,r6
   09FA FE                 3909 	mov	r6,a
   09FB 74 14              3910 	mov	a,#0x14
   09FD 2B                 3911 	add	a,r3
   09FE F5 82              3912 	mov	dpl,a
   0A00 E4                 3913 	clr	a
   0A01 3E                 3914 	addc	a,r6
   0A02 F5 83              3915 	mov	dph,a
   0A04 E0                 3916 	movx	a,@dptr
   0A05 FB                 3917 	mov	r3,a
   0A06 90 A0 11           3918 	mov	dptr,#(_DTX_REG2 + 0x0001)
   0A09 54 03              3919 	anl	a,#0x03
   0A0B F5 F0              3920 	mov	b,a
   0A0D E0                 3921 	movx	a,@dptr
   0A0E 54 FC              3922 	anl	a,#0xfc
   0A10 45 F0              3923 	orl	a,b
   0A12 F0                 3924 	movx	@dptr,a
   0A13                    3925 00108$:
                           3926 ;	../../shared/src/spd_ctrl.c:406: cmx_G_INTPI_RING_7_0				= ring_speedtable[ck1g][fbck][rate][spdoft_intpi_ring];
   0A13 EC                 3927 	mov	a,r4
   0A14 24 C0              3928 	add	a,#_ring_speedtable
   0A16 FB                 3929 	mov	r3,a
   0A17 ED                 3930 	mov	a,r5
   0A18 34 E1              3931 	addc	a,#(_ring_speedtable >> 8)
   0A1A FE                 3932 	mov	r6,a
   0A1B E5*00              3933 	mov	a,_bp
   0A1D 24 03              3934 	add	a,#0x03
   0A1F F8                 3935 	mov	r0,a
   0A20 E6                 3936 	mov	a,@r0
   0A21 2B                 3937 	add	a,r3
   0A22 FB                 3938 	mov	r3,a
   0A23 08                 3939 	inc	r0
   0A24 E6                 3940 	mov	a,@r0
   0A25 3E                 3941 	addc	a,r6
   0A26 FE                 3942 	mov	r6,a
   0A27 EA                 3943 	mov	a,r2
   0A28 2B                 3944 	add	a,r3
   0A29 FB                 3945 	mov	r3,a
   0A2A E4                 3946 	clr	a
   0A2B 3E                 3947 	addc	a,r6
   0A2C FE                 3948 	mov	r6,a
   0A2D 74 0D              3949 	mov	a,#0x0D
   0A2F 2B                 3950 	add	a,r3
   0A30 F5 82              3951 	mov	dpl,a
   0A32 E4                 3952 	clr	a
   0A33 3E                 3953 	addc	a,r6
   0A34 F5 83              3954 	mov	dph,a
   0A36 E0                 3955 	movx	a,@dptr
   0A37 90 E6 57           3956 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   0A3A F0                 3957 	movx	@dptr,a
                           3958 ;	../../shared/src/spd_ctrl.c:407: reg_INTPI_LCPLL_3_0 = cmx_G_INTPI_LCPLL_7_0;
   0A3B 90 E6 56           3959 	mov	dptr,#(_CAL_DATA1 + 0x0002)
   0A3E E0                 3960 	movx	a,@dptr
   0A3F 90 82 0C           3961 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   0A42 C4                 3962 	swap	a
   0A43 54 F0              3963 	anl	a,#(0xf0&0xf0)
   0A45 F5 F0              3964 	mov	b,a
   0A47 E0                 3965 	movx	a,@dptr
   0A48 54 0F              3966 	anl	a,#0x0f
   0A4A 45 F0              3967 	orl	a,b
   0A4C F0                 3968 	movx	@dptr,a
                           3969 ;	../../shared/src/spd_ctrl.c:408: reg_INTPI_RING_3_0 = cmx_G_INTPI_RING_7_0;
   0A4D 90 E6 57           3970 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   0A50 E0                 3971 	movx	a,@dptr
   0A51 90 82 0C           3972 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   0A54 54 0F              3973 	anl	a,#0x0f
   0A56 F5 F0              3974 	mov	b,a
   0A58 E0                 3975 	movx	a,@dptr
   0A59 54 F0              3976 	anl	a,#0xf0
   0A5B 45 F0              3977 	orl	a,b
   0A5D F0                 3978 	movx	@dptr,a
                           3979 ;	../../shared/src/spd_ctrl.c:409: reg_TX_INTPR_RING_1_0				= ring_speedtable[ck1g][fbck][rate][spdoft_tx_intpr_ring];
   0A5E EC                 3980 	mov	a,r4
   0A5F 24 C0              3981 	add	a,#_ring_speedtable
   0A61 FB                 3982 	mov	r3,a
   0A62 ED                 3983 	mov	a,r5
   0A63 34 E1              3984 	addc	a,#(_ring_speedtable >> 8)
   0A65 FE                 3985 	mov	r6,a
   0A66 E5*00              3986 	mov	a,_bp
   0A68 24 03              3987 	add	a,#0x03
   0A6A F8                 3988 	mov	r0,a
   0A6B E6                 3989 	mov	a,@r0
   0A6C 2B                 3990 	add	a,r3
   0A6D FB                 3991 	mov	r3,a
   0A6E 08                 3992 	inc	r0
   0A6F E6                 3993 	mov	a,@r0
   0A70 3E                 3994 	addc	a,r6
   0A71 FE                 3995 	mov	r6,a
   0A72 EA                 3996 	mov	a,r2
   0A73 2B                 3997 	add	a,r3
   0A74 FB                 3998 	mov	r3,a
   0A75 E4                 3999 	clr	a
   0A76 3E                 4000 	addc	a,r6
   0A77 FE                 4001 	mov	r6,a
   0A78 74 0E              4002 	mov	a,#0x0E
   0A7A 2B                 4003 	add	a,r3
   0A7B F5 82              4004 	mov	dpl,a
   0A7D E4                 4005 	clr	a
   0A7E 3E                 4006 	addc	a,r6
   0A7F F5 83              4007 	mov	dph,a
   0A81 E0                 4008 	movx	a,@dptr
   0A82 90 83 10           4009 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_196
   0A85 C4                 4010 	swap	a
   0A86 54 30              4011 	anl	a,#(0xf0&0x30)
   0A88 F5 F0              4012 	mov	b,a
   0A8A E0                 4013 	movx	a,@dptr
   0A8B 54 CF              4014 	anl	a,#0xcf
   0A8D 45 F0              4015 	orl	a,b
   0A8F F0                 4016 	movx	@dptr,a
                           4017 ;	../../shared/src/spd_ctrl.c:417: reg_ICP_RING_3_0				= ring_speedtable[ck1g][fbck][rate][spdoft_icp_ring];
   0A90 EC                 4018 	mov	a,r4
   0A91 24 C0              4019 	add	a,#_ring_speedtable
   0A93 FB                 4020 	mov	r3,a
   0A94 ED                 4021 	mov	a,r5
   0A95 34 E1              4022 	addc	a,#(_ring_speedtable >> 8)
   0A97 FE                 4023 	mov	r6,a
   0A98 E5*00              4024 	mov	a,_bp
   0A9A 24 03              4025 	add	a,#0x03
   0A9C F8                 4026 	mov	r0,a
   0A9D E6                 4027 	mov	a,@r0
   0A9E 2B                 4028 	add	a,r3
   0A9F FB                 4029 	mov	r3,a
   0AA0 08                 4030 	inc	r0
   0AA1 E6                 4031 	mov	a,@r0
   0AA2 3E                 4032 	addc	a,r6
   0AA3 FE                 4033 	mov	r6,a
   0AA4 EA                 4034 	mov	a,r2
   0AA5 2B                 4035 	add	a,r3
   0AA6 FB                 4036 	mov	r3,a
   0AA7 E4                 4037 	clr	a
   0AA8 3E                 4038 	addc	a,r6
   0AA9 FE                 4039 	mov	r6,a
   0AAA 74 08              4040 	mov	a,#0x08
   0AAC 2B                 4041 	add	a,r3
   0AAD F5 82              4042 	mov	dpl,a
   0AAF E4                 4043 	clr	a
   0AB0 3E                 4044 	addc	a,r6
   0AB1 F5 83              4045 	mov	dph,a
   0AB3 E0                 4046 	movx	a,@dptr
   0AB4 90 82 F8           4047 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_190
   0AB7 C4                 4048 	swap	a
   0AB8 54 F0              4049 	anl	a,#(0xf0&0xf0)
   0ABA F5 F0              4050 	mov	b,a
   0ABC E0                 4051 	movx	a,@dptr
   0ABD 54 0F              4052 	anl	a,#0x0f
   0ABF 45 F0              4053 	orl	a,b
   0AC1 F0                 4054 	movx	@dptr,a
                           4055 ;	../../shared/src/spd_ctrl.c:418: reg_PLL_BAND_SEL_RING				= ring_speedtable[ck1g][fbck][rate][spdoft_pll_band_sel_ring];
   0AC2 EC                 4056 	mov	a,r4
   0AC3 24 C0              4057 	add	a,#_ring_speedtable
   0AC5 FB                 4058 	mov	r3,a
   0AC6 ED                 4059 	mov	a,r5
   0AC7 34 E1              4060 	addc	a,#(_ring_speedtable >> 8)
   0AC9 FE                 4061 	mov	r6,a
   0ACA E5*00              4062 	mov	a,_bp
   0ACC 24 03              4063 	add	a,#0x03
   0ACE F8                 4064 	mov	r0,a
   0ACF E6                 4065 	mov	a,@r0
   0AD0 2B                 4066 	add	a,r3
   0AD1 FB                 4067 	mov	r3,a
   0AD2 08                 4068 	inc	r0
   0AD3 E6                 4069 	mov	a,@r0
   0AD4 3E                 4070 	addc	a,r6
   0AD5 FE                 4071 	mov	r6,a
   0AD6 EA                 4072 	mov	a,r2
   0AD7 2B                 4073 	add	a,r3
   0AD8 FB                 4074 	mov	r3,a
   0AD9 E4                 4075 	clr	a
   0ADA 3E                 4076 	addc	a,r6
   0ADB FE                 4077 	mov	r6,a
   0ADC 74 0F              4078 	mov	a,#0x0F
   0ADE 2B                 4079 	add	a,r3
   0ADF F5 82              4080 	mov	dpl,a
   0AE1 E4                 4081 	clr	a
   0AE2 3E                 4082 	addc	a,r6
   0AE3 F5 83              4083 	mov	dph,a
   0AE5 E0                 4084 	movx	a,@dptr
   0AE6 90 83 00           4085 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_192
   0AE9 13                 4086 	rrc	a
   0AEA E0                 4087 	movx	a,@dptr
   0AEB 92 E2              4088 	mov	acc.2,c
   0AED F0                 4089 	movx	@dptr,a
                           4090 ;	../../shared/src/spd_ctrl.c:419: reg_PLL_LPF_C1_SEL_RING_1_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_c1_sel_ring]; 
   0AEE EC                 4091 	mov	a,r4
   0AEF 24 C0              4092 	add	a,#_ring_speedtable
   0AF1 FB                 4093 	mov	r3,a
   0AF2 ED                 4094 	mov	a,r5
   0AF3 34 E1              4095 	addc	a,#(_ring_speedtable >> 8)
   0AF5 FE                 4096 	mov	r6,a
   0AF6 E5*00              4097 	mov	a,_bp
   0AF8 24 03              4098 	add	a,#0x03
   0AFA F8                 4099 	mov	r0,a
   0AFB E6                 4100 	mov	a,@r0
   0AFC 2B                 4101 	add	a,r3
   0AFD FB                 4102 	mov	r3,a
   0AFE 08                 4103 	inc	r0
   0AFF E6                 4104 	mov	a,@r0
   0B00 3E                 4105 	addc	a,r6
   0B01 FE                 4106 	mov	r6,a
   0B02 EA                 4107 	mov	a,r2
   0B03 2B                 4108 	add	a,r3
   0B04 FB                 4109 	mov	r3,a
   0B05 E4                 4110 	clr	a
   0B06 3E                 4111 	addc	a,r6
   0B07 FE                 4112 	mov	r6,a
   0B08 74 10              4113 	mov	a,#0x10
   0B0A 2B                 4114 	add	a,r3
   0B0B F5 82              4115 	mov	dpl,a
   0B0D E4                 4116 	clr	a
   0B0E 3E                 4117 	addc	a,r6
   0B0F F5 83              4118 	mov	dph,a
   0B11 E0                 4119 	movx	a,@dptr
   0B12 90 82 FC           4120 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_191
   0B15 03                 4121 	rr	a
   0B16 03                 4122 	rr	a
   0B17 54 C0              4123 	anl	a,#(0xc0&0xc0)
   0B19 F5 F0              4124 	mov	b,a
   0B1B E0                 4125 	movx	a,@dptr
   0B1C 54 3F              4126 	anl	a,#0x3f
   0B1E 45 F0              4127 	orl	a,b
   0B20 F0                 4128 	movx	@dptr,a
                           4129 ;	../../shared/src/spd_ctrl.c:420: reg_PLL_LPF_C2_SEL_RING_1_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_c2_sel_ring]; 
   0B21 EC                 4130 	mov	a,r4
   0B22 24 C0              4131 	add	a,#_ring_speedtable
   0B24 FB                 4132 	mov	r3,a
   0B25 ED                 4133 	mov	a,r5
   0B26 34 E1              4134 	addc	a,#(_ring_speedtable >> 8)
   0B28 FE                 4135 	mov	r6,a
   0B29 E5*00              4136 	mov	a,_bp
   0B2B 24 03              4137 	add	a,#0x03
   0B2D F8                 4138 	mov	r0,a
   0B2E E6                 4139 	mov	a,@r0
   0B2F 2B                 4140 	add	a,r3
   0B30 FB                 4141 	mov	r3,a
   0B31 08                 4142 	inc	r0
   0B32 E6                 4143 	mov	a,@r0
   0B33 3E                 4144 	addc	a,r6
   0B34 FE                 4145 	mov	r6,a
   0B35 EA                 4146 	mov	a,r2
   0B36 2B                 4147 	add	a,r3
   0B37 FB                 4148 	mov	r3,a
   0B38 E4                 4149 	clr	a
   0B39 3E                 4150 	addc	a,r6
   0B3A FE                 4151 	mov	r6,a
   0B3B 74 11              4152 	mov	a,#0x11
   0B3D 2B                 4153 	add	a,r3
   0B3E F5 82              4154 	mov	dpl,a
   0B40 E4                 4155 	clr	a
   0B41 3E                 4156 	addc	a,r6
   0B42 F5 83              4157 	mov	dph,a
   0B44 E0                 4158 	movx	a,@dptr
   0B45 90 82 FC           4159 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_191
   0B48 C4                 4160 	swap	a
   0B49 54 30              4161 	anl	a,#(0xf0&0x30)
   0B4B F5 F0              4162 	mov	b,a
   0B4D E0                 4163 	movx	a,@dptr
   0B4E 54 CF              4164 	anl	a,#0xcf
   0B50 45 F0              4165 	orl	a,b
   0B52 F0                 4166 	movx	@dptr,a
                           4167 ;	../../shared/src/spd_ctrl.c:421: reg_PLL_LPF_R1_SEL_RING_2_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_r1_sel_ring]; 
   0B53 EC                 4168 	mov	a,r4
   0B54 24 C0              4169 	add	a,#_ring_speedtable
   0B56 FB                 4170 	mov	r3,a
   0B57 ED                 4171 	mov	a,r5
   0B58 34 E1              4172 	addc	a,#(_ring_speedtable >> 8)
   0B5A FE                 4173 	mov	r6,a
   0B5B E5*00              4174 	mov	a,_bp
   0B5D 24 03              4175 	add	a,#0x03
   0B5F F8                 4176 	mov	r0,a
   0B60 E6                 4177 	mov	a,@r0
   0B61 2B                 4178 	add	a,r3
   0B62 FB                 4179 	mov	r3,a
   0B63 08                 4180 	inc	r0
   0B64 E6                 4181 	mov	a,@r0
   0B65 3E                 4182 	addc	a,r6
   0B66 FE                 4183 	mov	r6,a
   0B67 EA                 4184 	mov	a,r2
   0B68 2B                 4185 	add	a,r3
   0B69 FB                 4186 	mov	r3,a
   0B6A E4                 4187 	clr	a
   0B6B 3E                 4188 	addc	a,r6
   0B6C FE                 4189 	mov	r6,a
   0B6D 74 12              4190 	mov	a,#0x12
   0B6F 2B                 4191 	add	a,r3
   0B70 F5 82              4192 	mov	dpl,a
   0B72 E4                 4193 	clr	a
   0B73 3E                 4194 	addc	a,r6
   0B74 F5 83              4195 	mov	dph,a
   0B76 E0                 4196 	movx	a,@dptr
   0B77 90 82 F8           4197 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_190
   0B7A 25 E0              4198 	add	a,acc
   0B7C 54 0E              4199 	anl	a,#0x0e
   0B7E F5 F0              4200 	mov	b,a
   0B80 E0                 4201 	movx	a,@dptr
   0B81 54 F1              4202 	anl	a,#0xf1
   0B83 45 F0              4203 	orl	a,b
   0B85 F0                 4204 	movx	@dptr,a
                           4205 ;	../../shared/src/spd_ctrl.c:423: temp			= (uint16_t)ring_speedtable[ck1g][fbck][rate][spdoft_pll_speed_thresh_ring+1]; 	temp<<=8;
   0B86 EC                 4206 	mov	a,r4
   0B87 24 C0              4207 	add	a,#_ring_speedtable
   0B89 FB                 4208 	mov	r3,a
   0B8A ED                 4209 	mov	a,r5
   0B8B 34 E1              4210 	addc	a,#(_ring_speedtable >> 8)
   0B8D FE                 4211 	mov	r6,a
   0B8E E5*00              4212 	mov	a,_bp
   0B90 24 03              4213 	add	a,#0x03
   0B92 F8                 4214 	mov	r0,a
   0B93 E6                 4215 	mov	a,@r0
   0B94 2B                 4216 	add	a,r3
   0B95 FB                 4217 	mov	r3,a
   0B96 08                 4218 	inc	r0
   0B97 E6                 4219 	mov	a,@r0
   0B98 3E                 4220 	addc	a,r6
   0B99 FE                 4221 	mov	r6,a
   0B9A EA                 4222 	mov	a,r2
   0B9B 2B                 4223 	add	a,r3
   0B9C FB                 4224 	mov	r3,a
   0B9D E4                 4225 	clr	a
   0B9E 3E                 4226 	addc	a,r6
   0B9F FE                 4227 	mov	r6,a
   0BA0 74 0A              4228 	mov	a,#0x0A
   0BA2 2B                 4229 	add	a,r3
   0BA3 F5 82              4230 	mov	dpl,a
   0BA5 E4                 4231 	clr	a
   0BA6 3E                 4232 	addc	a,r6
   0BA7 F5 83              4233 	mov	dph,a
   0BA9 E0                 4234 	movx	a,@dptr
   0BAA FB                 4235 	mov	r3,a
   0BAB A8*00              4236 	mov	r0,_bp
   0BAD 08                 4237 	inc	r0
   0BAE A6 03              4238 	mov	@r0,ar3
   0BB0 08                 4239 	inc	r0
   0BB1 76 00              4240 	mov	@r0,#0x00
   0BB3 A8*00              4241 	mov	r0,_bp
   0BB5 08                 4242 	inc	r0
   0BB6 E6                 4243 	mov	a,@r0
   0BB7 08                 4244 	inc	r0
   0BB8 F6                 4245 	mov	@r0,a
   0BB9 18                 4246 	dec	r0
   0BBA 76 00              4247 	mov	@r0,#0x00
                           4248 ;	../../shared/src/spd_ctrl.c:424: temp			+= (uint16_t)ring_speedtable[ck1g][fbck][rate][spdoft_pll_speed_thresh_ring];
   0BBC EC                 4249 	mov	a,r4
   0BBD 24 C0              4250 	add	a,#_ring_speedtable
   0BBF FF                 4251 	mov	r7,a
   0BC0 ED                 4252 	mov	a,r5
   0BC1 34 E1              4253 	addc	a,#(_ring_speedtable >> 8)
   0BC3 FB                 4254 	mov	r3,a
   0BC4 E5*00              4255 	mov	a,_bp
   0BC6 24 03              4256 	add	a,#0x03
   0BC8 F8                 4257 	mov	r0,a
   0BC9 E6                 4258 	mov	a,@r0
   0BCA 2F                 4259 	add	a,r7
   0BCB FF                 4260 	mov	r7,a
   0BCC 08                 4261 	inc	r0
   0BCD E6                 4262 	mov	a,@r0
   0BCE 3B                 4263 	addc	a,r3
   0BCF FB                 4264 	mov	r3,a
   0BD0 EA                 4265 	mov	a,r2
   0BD1 2F                 4266 	add	a,r7
   0BD2 FF                 4267 	mov	r7,a
   0BD3 E4                 4268 	clr	a
   0BD4 3B                 4269 	addc	a,r3
   0BD5 FB                 4270 	mov	r3,a
   0BD6 74 09              4271 	mov	a,#0x09
   0BD8 2F                 4272 	add	a,r7
   0BD9 F5 82              4273 	mov	dpl,a
   0BDB E4                 4274 	clr	a
   0BDC 3B                 4275 	addc	a,r3
   0BDD F5 83              4276 	mov	dph,a
   0BDF E0                 4277 	movx	a,@dptr
   0BE0 FB                 4278 	mov	r3,a
   0BE1 7E 00              4279 	mov	r6,#0x00
   0BE3 A8*00              4280 	mov	r0,_bp
   0BE5 08                 4281 	inc	r0
   0BE6 EB                 4282 	mov	a,r3
   0BE7 26                 4283 	add	a,@r0
   0BE8 F6                 4284 	mov	@r0,a
   0BE9 EE                 4285 	mov	a,r6
   0BEA 08                 4286 	inc	r0
   0BEB 36                 4287 	addc	a,@r0
   0BEC F6                 4288 	mov	@r0,a
                           4289 ;	../../shared/src/spd_ctrl.c:425: temp <<= FBC_RATIO;
   0BED 90 E6 14           4290 	mov	dptr,#_CONTROL_CONFIG4
   0BF0 E0                 4291 	movx	a,@dptr
   0BF1 FB                 4292 	mov	r3,a
   0BF2 8B F0              4293 	mov	b,r3
   0BF4 05 F0              4294 	inc	b
   0BF6 A8*00              4295 	mov	r0,_bp
   0BF8 08                 4296 	inc	r0
   0BF9 80 09              4297 	sjmp	00123$
   0BFB                    4298 00122$:
   0BFB E6                 4299 	mov	a,@r0
   0BFC 25 E0              4300 	add	a,acc
   0BFE F6                 4301 	mov	@r0,a
   0BFF 08                 4302 	inc	r0
   0C00 E6                 4303 	mov	a,@r0
   0C01 33                 4304 	rlc	a
   0C02 F6                 4305 	mov	@r0,a
   0C03 18                 4306 	dec	r0
   0C04                    4307 00123$:
   0C04 D5 F0 F4           4308 	djnz	b,00122$
                           4309 ;	../../shared/src/spd_ctrl.c:426: cmx_PLL_SPEED_THRESH_RING_15_0 = temp;
   0C07 90 E6 18           4310 	mov	dptr,#_CONTROL_CONFIG5
   0C0A A8*00              4311 	mov	r0,_bp
   0C0C 08                 4312 	inc	r0
   0C0D E6                 4313 	mov	a,@r0
   0C0E F0                 4314 	movx	@dptr,a
   0C0F A3                 4315 	inc	dptr
   0C10 08                 4316 	inc	r0
   0C11 E6                 4317 	mov	a,@r0
   0C12 F0                 4318 	movx	@dptr,a
                           4319 ;	../../shared/src/spd_ctrl.c:433: reg_SSC_STEP_125PPM_RING_3_0		= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_step_125ppm_ring];
   0C13 EC                 4320 	mov	a,r4
   0C14 24 C0              4321 	add	a,#_ring_speedtable
   0C16 FB                 4322 	mov	r3,a
   0C17 ED                 4323 	mov	a,r5
   0C18 34 E1              4324 	addc	a,#(_ring_speedtable >> 8)
   0C1A FE                 4325 	mov	r6,a
   0C1B E5*00              4326 	mov	a,_bp
   0C1D 24 03              4327 	add	a,#0x03
   0C1F F8                 4328 	mov	r0,a
   0C20 E6                 4329 	mov	a,@r0
   0C21 2B                 4330 	add	a,r3
   0C22 FB                 4331 	mov	r3,a
   0C23 08                 4332 	inc	r0
   0C24 E6                 4333 	mov	a,@r0
   0C25 3E                 4334 	addc	a,r6
   0C26 FE                 4335 	mov	r6,a
   0C27 EA                 4336 	mov	a,r2
   0C28 2B                 4337 	add	a,r3
   0C29 FB                 4338 	mov	r3,a
   0C2A E4                 4339 	clr	a
   0C2B 3E                 4340 	addc	a,r6
   0C2C FE                 4341 	mov	r6,a
   0C2D 74 18              4342 	mov	a,#0x18
   0C2F 2B                 4343 	add	a,r3
   0C30 F5 82              4344 	mov	dpl,a
   0C32 E4                 4345 	clr	a
   0C33 3E                 4346 	addc	a,r6
   0C34 F5 83              4347 	mov	dph,a
   0C36 E0                 4348 	movx	a,@dptr
   0C37 90 A0 0C           4349 	mov	dptr,#_DTX_REG1
   0C3A 54 0F              4350 	anl	a,#0x0f
   0C3C F5 F0              4351 	mov	b,a
   0C3E E0                 4352 	movx	a,@dptr
   0C3F 54 F0              4353 	anl	a,#0xf0
   0C41 45 F0              4354 	orl	a,b
   0C43 F0                 4355 	movx	@dptr,a
                           4356 ;	../../shared/src/spd_ctrl.c:434: reg_SSC_M_RING_12_0_b0			= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_m_ring];
   0C44 EC                 4357 	mov	a,r4
   0C45 24 C0              4358 	add	a,#_ring_speedtable
   0C47 FB                 4359 	mov	r3,a
   0C48 ED                 4360 	mov	a,r5
   0C49 34 E1              4361 	addc	a,#(_ring_speedtable >> 8)
   0C4B FE                 4362 	mov	r6,a
   0C4C E5*00              4363 	mov	a,_bp
   0C4E 24 03              4364 	add	a,#0x03
   0C50 F8                 4365 	mov	r0,a
   0C51 E6                 4366 	mov	a,@r0
   0C52 2B                 4367 	add	a,r3
   0C53 FB                 4368 	mov	r3,a
   0C54 08                 4369 	inc	r0
   0C55 E6                 4370 	mov	a,@r0
   0C56 3E                 4371 	addc	a,r6
   0C57 FE                 4372 	mov	r6,a
   0C58 EA                 4373 	mov	a,r2
   0C59 2B                 4374 	add	a,r3
   0C5A FB                 4375 	mov	r3,a
   0C5B E4                 4376 	clr	a
   0C5C 3E                 4377 	addc	a,r6
   0C5D FE                 4378 	mov	r6,a
   0C5E 74 19              4379 	mov	a,#0x19
   0C60 2B                 4380 	add	a,r3
   0C61 F5 82              4381 	mov	dpl,a
   0C63 E4                 4382 	clr	a
   0C64 3E                 4383 	addc	a,r6
   0C65 F5 83              4384 	mov	dph,a
   0C67 E0                 4385 	movx	a,@dptr
   0C68 90 A0 16           4386 	mov	dptr,#(_DTX_REG3 + 0x0002)
   0C6B F0                 4387 	movx	@dptr,a
                           4388 ;	../../shared/src/spd_ctrl.c:435: reg_SSC_M_RING_12_0_b1			= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_m_ring+1];
   0C6C EC                 4389 	mov	a,r4
   0C6D 24 C0              4390 	add	a,#_ring_speedtable
   0C6F FC                 4391 	mov	r4,a
   0C70 ED                 4392 	mov	a,r5
   0C71 34 E1              4393 	addc	a,#(_ring_speedtable >> 8)
   0C73 FD                 4394 	mov	r5,a
   0C74 E5*00              4395 	mov	a,_bp
   0C76 24 03              4396 	add	a,#0x03
   0C78 F8                 4397 	mov	r0,a
   0C79 E6                 4398 	mov	a,@r0
   0C7A 2C                 4399 	add	a,r4
   0C7B FC                 4400 	mov	r4,a
   0C7C 08                 4401 	inc	r0
   0C7D E6                 4402 	mov	a,@r0
   0C7E 3D                 4403 	addc	a,r5
   0C7F FD                 4404 	mov	r5,a
   0C80 EA                 4405 	mov	a,r2
   0C81 2C                 4406 	add	a,r4
   0C82 FA                 4407 	mov	r2,a
   0C83 E4                 4408 	clr	a
   0C84 3D                 4409 	addc	a,r5
   0C85 FB                 4410 	mov	r3,a
   0C86 74 1A              4411 	mov	a,#0x1A
   0C88 2A                 4412 	add	a,r2
   0C89 F5 82              4413 	mov	dpl,a
   0C8B E4                 4414 	clr	a
   0C8C 3B                 4415 	addc	a,r3
   0C8D F5 83              4416 	mov	dph,a
   0C8F E0                 4417 	movx	a,@dptr
   0C90 90 A0 17           4418 	mov	dptr,#(_DTX_REG3 + 0x0003)
   0C93 54 1F              4419 	anl	a,#0x1f
   0C95 F5 F0              4420 	mov	b,a
   0C97 E0                 4421 	movx	a,@dptr
   0C98 54 E0              4422 	anl	a,#0xe0
   0C9A 45 F0              4423 	orl	a,b
   0C9C F0                 4424 	movx	@dptr,a
                           4425 ;	../../shared/src/spd_ctrl.c:438: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   0C9D 90 22 B4           4426 	mov	dptr,#_MCU_DEBUG0_LANE
   0CA0 74 39              4427 	mov	a,#0x39
   0CA2 F0                 4428 	movx	@dptr,a
   0CA3 85*00 81           4429 	mov	sp,_bp
   0CA6 D0*00              4430 	pop	_bp
   0CA8 22                 4431 	ret
                           4432 ;------------------------------------------------------------
                           4433 ;Allocation info for local variables in function 'loadspeedtbl_gen'
                           4434 ;------------------------------------------------------------
                           4435 ;temp                      Allocated to registers r3 r4 
                           4436 ;gen                       Allocated to stack - offset 1
                           4437 ;------------------------------------------------------------
                           4438 ;	../../shared/src/spd_ctrl.c:455: void loadspeedtbl_gen(void) {
                           4439 ;	-----------------------------------------
                           4440 ;	 function loadspeedtbl_gen
                           4441 ;	-----------------------------------------
   0CA9                    4442 _loadspeedtbl_gen:
   0CA9 C0*00              4443 	push	_bp
   0CAB 85 81*00           4444 	mov	_bp,sp
   0CAE 05 81              4445 	inc	sp
                           4446 ;	../../shared/src/spd_ctrl.c:460: gen = gen_tx;
   0CB0 90s00r00           4447 	mov	dptr,#_gen_tx
   0CB3 E0                 4448 	movx	a,@dptr
   0CB4 FA                 4449 	mov	r2,a
   0CB5 A8*00              4450 	mov	r0,_bp
   0CB7 08                 4451 	inc	r0
   0CB8 A6 02              4452 	mov	@r0,ar2
                           4453 ;	../../shared/src/spd_ctrl.c:472: if( gen_tx < 2) {
   0CBA BA 02 00           4454 	cjne	r2,#0x02,00211$
   0CBD                    4455 00211$:
   0CBD 50 17              4456 	jnc	00102$
                           4457 ;	../../shared/src/spd_ctrl.c:473: reg_TX_SEL_BITS_LANE = 0; reg_RX_SEL_BITS_LANE = 0;
   0CBF 90 20 37           4458 	mov	dptr,#(_TX_SYSTEM_LANE + 0x0003)
   0CC2 E0                 4459 	movx	a,@dptr
   0CC3 54 7F              4460 	anl	a,#0x7f
   0CC5 F0                 4461 	movx	@dptr,a
   0CC6 90 21 07           4462 	mov	dptr,#(_RX_SYSTEM_LANE + 0x0003)
   0CC9 E0                 4463 	movx	a,@dptr
   0CCA 54 7F              4464 	anl	a,#0x7f
   0CCC F0                 4465 	movx	@dptr,a
                           4466 ;	../../shared/src/spd_ctrl.c:475: reg_TX_DEEMPH_FM_REG_LANE = 0;
   0CCD 90 20 0C           4467 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0CD0 E0                 4468 	movx	a,@dptr
   0CD1 54 F7              4469 	anl	a,#0xf7
   0CD3 F0                 4470 	movx	@dptr,a
   0CD4 80 15              4471 	sjmp	00103$
   0CD6                    4472 00102$:
                           4473 ;	../../shared/src/spd_ctrl.c:479: reg_TX_SEL_BITS_LANE = 1; reg_RX_SEL_BITS_LANE = 1;
   0CD6 90 20 37           4474 	mov	dptr,#(_TX_SYSTEM_LANE + 0x0003)
   0CD9 E0                 4475 	movx	a,@dptr
   0CDA 44 80              4476 	orl	a,#0x80
   0CDC F0                 4477 	movx	@dptr,a
   0CDD 90 21 07           4478 	mov	dptr,#(_RX_SYSTEM_LANE + 0x0003)
   0CE0 E0                 4479 	movx	a,@dptr
   0CE1 44 80              4480 	orl	a,#0x80
   0CE3 F0                 4481 	movx	@dptr,a
                           4482 ;	../../shared/src/spd_ctrl.c:481: reg_TX_DEEMPH_FM_REG_LANE = 1;
   0CE4 90 20 0C           4483 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0CE7 E0                 4484 	movx	a,@dptr
   0CE8 44 08              4485 	orl	a,#0x08
   0CEA F0                 4486 	movx	@dptr,a
   0CEB                    4487 00103$:
                           4488 ;	../../shared/src/spd_ctrl.c:486: if(mcuid==master_mcu && !use_ring_pll && phy_mode==PCIE) {
   0CEB 90 22 00           4489 	mov	dptr,#_MCU_CONTROL_LANE
   0CEE E0                 4490 	movx	a,@dptr
   0CEF FC                 4491 	mov	r4,a
   0CF0 90 E6 50           4492 	mov	dptr,#_MCU_CONFIG
   0CF3 E0                 4493 	movx	a,@dptr
   0CF4 FD                 4494 	mov	r5,a
   0CF5 EC                 4495 	mov	a,r4
   0CF6 B5 05 20           4496 	cjne	a,ar5,00108$
   0CF9 20*00 1D           4497 	jb	_use_ring_pll,00108$
   0CFC 90 A3 16           4498 	mov	dptr,#(_SYSTEM + 0x0002)
   0CFF E0                 4499 	movx	a,@dptr
   0D00 54 07              4500 	anl	a,#0x07
   0D02 FC                 4501 	mov	r4,a
   0D03 BC 03 13           4502 	cjne	r4,#0x03,00108$
                           4503 ;	../../shared/src/spd_ctrl.c:488: if (gen_tx == 4)
   0D06 BA 04 09           4504 	cjne	r2,#0x04,00105$
                           4505 ;	../../shared/src/spd_ctrl.c:489: reg_LCPLLCLK_DIV2_SEL = 1;
   0D09 90 83 3C           4506 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   0D0C E0                 4507 	movx	a,@dptr
   0D0D 44 02              4508 	orl	a,#0x02
   0D0F F0                 4509 	movx	@dptr,a
   0D10 80 07              4510 	sjmp	00108$
   0D12                    4511 00105$:
                           4512 ;	../../shared/src/spd_ctrl.c:491: reg_LCPLLCLK_DIV2_SEL = 0;
   0D12 90 83 3C           4513 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   0D15 E0                 4514 	movx	a,@dptr
   0D16 54 FD              4515 	anl	a,#0xfd
   0D18 F0                 4516 	movx	@dptr,a
   0D19                    4517 00108$:
                           4518 ;	../../shared/src/spd_ctrl.c:497: gen_pll_rate = speedtable[gen][spdoft_pll_rate_sel_tx]; 
   0D19 A8*00              4519 	mov	r0,_bp
   0D1B 08                 4520 	inc	r0
   0D1C E6                 4521 	mov	a,@r0
   0D1D 75 F0 50           4522 	mov	b,#0x50
   0D20 A4                 4523 	mul	ab
   0D21 FC                 4524 	mov	r4,a
   0D22 AD F0              4525 	mov	r5,b
   0D24 24 04              4526 	add	a,#_speedtable
   0D26 F5 82              4527 	mov	dpl,a
   0D28 ED                 4528 	mov	a,r5
   0D29 34 63              4529 	addc	a,#(_speedtable >> 8)
   0D2B F5 83              4530 	mov	dph,a
   0D2D E0                 4531 	movx	a,@dptr
   0D2E FE                 4532 	mov	r6,a
   0D2F 90s00r00           4533 	mov	dptr,#_gen_pll_rate
   0D32 F0                 4534 	movx	@dptr,a
                           4535 ;	../../shared/src/spd_ctrl.c:498: if(gen_pll_rate>1 || phy_mode==SERDES) tx_pll_rate = 0;
   0D33 74 01              4536 	mov	a,#0x01
   0D35 B5 06 00           4537 	cjne	a,ar6,00220$
   0D38                    4538 00220$:
   0D38 40 0A              4539 	jc	00111$
   0D3A 90 A3 16           4540 	mov	dptr,#(_SYSTEM + 0x0002)
   0D3D E0                 4541 	movx	a,@dptr
   0D3E 54 07              4542 	anl	a,#0x07
   0D40 FF                 4543 	mov	r7,a
   0D41 BF 04 04           4544 	cjne	r7,#0x04,00112$
   0D44                    4545 00111$:
   0D44 C2*00              4546 	clr	_tx_pll_rate
   0D46 80 05              4547 	sjmp	00113$
   0D48                    4548 00112$:
                           4549 ;	../../shared/src/spd_ctrl.c:499: else tx_pll_rate = gen_pll_rate;
   0D48 EE                 4550 	mov	a,r6
   0D49 24 FF              4551 	add	a,#0xff
   0D4B 92*00              4552 	mov	_tx_pll_rate,c
   0D4D                    4553 00113$:
                           4554 ;	../../shared/src/spd_ctrl.c:500: use_ring_pll = speedtable[gen][spdoft_tx_ck_sel_lane]; 
   0D4D EC                 4555 	mov	a,r4
   0D4E 24 04              4556 	add	a,#_speedtable
   0D50 FF                 4557 	mov	r7,a
   0D51 ED                 4558 	mov	a,r5
   0D52 34 63              4559 	addc	a,#(_speedtable >> 8)
   0D54 FB                 4560 	mov	r3,a
   0D55 8F 82              4561 	mov	dpl,r7
   0D57 8B 83              4562 	mov	dph,r3
   0D59 A3                 4563 	inc	dptr
   0D5A E0                 4564 	movx	a,@dptr
   0D5B 24 FF              4565 	add	a,#0xff
   0D5D 92*00              4566 	mov	_use_ring_pll,c
                           4567 ;	../../shared/src/spd_ctrl.c:502: reg_MCU_DEBUG0_LANE_7_0 = 0x33;
   0D5F 90 22 B4           4568 	mov	dptr,#_MCU_DEBUG0_LANE
   0D62 74 33              4569 	mov	a,#0x33
   0D64 F0                 4570 	movx	@dptr,a
                           4571 ;	../../shared/src/spd_ctrl.c:503: reg_MCU_DEBUG1_LANE_7_0 = gen_tx;
   0D65 90 22 B5           4572 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   0D68 EA                 4573 	mov	a,r2
   0D69 F0                 4574 	movx	@dptr,a
                           4575 ;	../../shared/src/spd_ctrl.c:504: reg_MCU_DEBUG2_LANE_7_0 = gen;
   0D6A 90 22 B6           4576 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   0D6D A8*00              4577 	mov	r0,_bp
   0D6F 08                 4578 	inc	r0
   0D70 E6                 4579 	mov	a,@r0
   0D71 F0                 4580 	movx	@dptr,a
                           4581 ;	../../shared/src/spd_ctrl.c:505: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   0D72 90 22 B7           4582 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   0D75 EE                 4583 	mov	a,r6
   0D76 F0                 4584 	movx	@dptr,a
                           4585 ;	../../shared/src/spd_ctrl.c:506: reg_MCU_DEBUG4_LANE_7_0 = max_gen;
   0D77 90 63 00           4586 	mov	dptr,#_max_gen
   0D7A E0                 4587 	movx	a,@dptr
   0D7B 90 22 B8           4588 	mov	dptr,#_MCU_DEBUG1_LANE
   0D7E F0                 4589 	movx	@dptr,a
                           4590 ;	../../shared/src/spd_ctrl.c:507: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   0D7F A2*00              4591 	mov	c,_ring_pll_enabled
   0D81 E4                 4592 	clr	a
   0D82 33                 4593 	rlc	a
   0D83 90 22 B9           4594 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   0D86 F0                 4595 	movx	@dptr,a
                           4596 ;	../../shared/src/spd_ctrl.c:508: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   0D87 A2*00              4597 	mov	c,_use_ring_pll
   0D89 E4                 4598 	clr	a
   0D8A 33                 4599 	rlc	a
   0D8B 90 22 BA           4600 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   0D8E F0                 4601 	movx	@dptr,a
                           4602 ;	../../shared/src/spd_ctrl.c:509: reg_MCU_DEBUG7_LANE_7_0 = tx_pll_rate;
   0D8F A2*00              4603 	mov	c,_tx_pll_rate
   0D91 E4                 4604 	clr	a
   0D92 33                 4605 	rlc	a
   0D93 90 22 BB           4606 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0003)
   0D96 F0                 4607 	movx	@dptr,a
                           4608 ;	../../shared/src/spd_ctrl.c:510: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   0D97 90s00r00           4609 	mov	dptr,#_ring_lane_sel
   0D9A E0                 4610 	movx	a,@dptr
   0D9B FA                 4611 	mov	r2,a
   0D9C 90 22 BC           4612 	mov	dptr,#_MCU_DEBUG2_LANE
   0D9F F0                 4613 	movx	@dptr,a
                           4614 ;	../../shared/src/spd_ctrl.c:513: if(speedtable[gen][spdoft_pu_f1p_s_o_lane]) reg_PU_F1P_S_O_LANE = 1;
   0DA0 EC                 4615 	mov	a,r4
   0DA1 24 04              4616 	add	a,#_speedtable
   0DA3 FB                 4617 	mov	r3,a
   0DA4 ED                 4618 	mov	a,r5
   0DA5 34 63              4619 	addc	a,#(_speedtable >> 8)
   0DA7 FE                 4620 	mov	r6,a
   0DA8 74 35              4621 	mov	a,#0x35
   0DAA 2B                 4622 	add	a,r3
   0DAB FB                 4623 	mov	r3,a
   0DAC E4                 4624 	clr	a
   0DAD 3E                 4625 	addc	a,r6
   0DAE FE                 4626 	mov	r6,a
   0DAF 8B 82              4627 	mov	dpl,r3
   0DB1 8E 83              4628 	mov	dph,r6
   0DB3 E0                 4629 	movx	a,@dptr
   0DB4 60 07              4630 	jz	00116$
   0DB6 90 00 60           4631 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0DB9 E0                 4632 	movx	a,@dptr
   0DBA 44 20              4633 	orl	a,#0x20
   0DBC F0                 4634 	movx	@dptr,a
   0DBD                    4635 00116$:
                           4636 ;	../../shared/src/spd_ctrl.c:514: if(speedtable[gen][spdoft_pu_f1p_d_o_lane]) reg_PU_F1P_D_O_LANE = 1;
   0DBD EC                 4637 	mov	a,r4
   0DBE 24 04              4638 	add	a,#_speedtable
   0DC0 FB                 4639 	mov	r3,a
   0DC1 ED                 4640 	mov	a,r5
   0DC2 34 63              4641 	addc	a,#(_speedtable >> 8)
   0DC4 FE                 4642 	mov	r6,a
   0DC5 74 33              4643 	mov	a,#0x33
   0DC7 2B                 4644 	add	a,r3
   0DC8 FB                 4645 	mov	r3,a
   0DC9 E4                 4646 	clr	a
   0DCA 3E                 4647 	addc	a,r6
   0DCB FE                 4648 	mov	r6,a
   0DCC 8B 82              4649 	mov	dpl,r3
   0DCE 8E 83              4650 	mov	dph,r6
   0DD0 E0                 4651 	movx	a,@dptr
   0DD1 60 07              4652 	jz	00118$
   0DD3 90 00 60           4653 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0DD6 E0                 4654 	movx	a,@dptr
   0DD7 44 80              4655 	orl	a,#0x80
   0DD9 F0                 4656 	movx	@dptr,a
   0DDA                    4657 00118$:
                           4658 ;	../../shared/src/spd_ctrl.c:515: if(speedtable[gen][spdoft_pu_f1p_d_e_lane]) reg_PU_F1P_D_E_LANE = 1;
   0DDA EC                 4659 	mov	a,r4
   0DDB 24 04              4660 	add	a,#_speedtable
   0DDD FB                 4661 	mov	r3,a
   0DDE ED                 4662 	mov	a,r5
   0DDF 34 63              4663 	addc	a,#(_speedtable >> 8)
   0DE1 FE                 4664 	mov	r6,a
   0DE2 74 2F              4665 	mov	a,#0x2F
   0DE4 2B                 4666 	add	a,r3
   0DE5 FB                 4667 	mov	r3,a
   0DE6 E4                 4668 	clr	a
   0DE7 3E                 4669 	addc	a,r6
   0DE8 FE                 4670 	mov	r6,a
   0DE9 8B 82              4671 	mov	dpl,r3
   0DEB 8E 83              4672 	mov	dph,r6
   0DED E0                 4673 	movx	a,@dptr
   0DEE 60 07              4674 	jz	00120$
   0DF0 90 00 5C           4675 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0DF3 E0                 4676 	movx	a,@dptr
   0DF4 44 08              4677 	orl	a,#0x08
   0DF6 F0                 4678 	movx	@dptr,a
   0DF7                    4679 00120$:
                           4680 ;	../../shared/src/spd_ctrl.c:516: if(phy_mode!=SATA || PHY_STATUS!=ST_SPDCHG || pwrsq_on) { 
   0DF7 90 A3 16           4681 	mov	dptr,#(_SYSTEM + 0x0002)
   0DFA E0                 4682 	movx	a,@dptr
   0DFB 54 07              4683 	anl	a,#0x07
   0DFD 70 12              4684 	jnz	00131$
   0DFF 90 22 30           4685 	mov	dptr,#_MCU_STATUS0_LANE
   0E02 E0                 4686 	movx	a,@dptr
   0E03 FB                 4687 	mov	r3,a
   0E04 BB 19 0A           4688 	cjne	r3,#0x19,00131$
   0E07 90s00r00           4689 	mov	dptr,#_pwrsq_on
   0E0A E0                 4690 	movx	a,@dptr
   0E0B FB                 4691 	mov	r3,a
   0E0C 70 03              4692 	jnz	00230$
   0E0E 02s0ErA2           4693 	ljmp	00132$
   0E11                    4694 00230$:
   0E11                    4695 00131$:
                           4696 ;	../../shared/src/spd_ctrl.c:517: if(speedtable[gen][spdoft_pu_f1n_s_o_lane]) reg_PU_F1N_S_O_LANE = 1;
   0E11 EC                 4697 	mov	a,r4
   0E12 24 04              4698 	add	a,#_speedtable
   0E14 FB                 4699 	mov	r3,a
   0E15 ED                 4700 	mov	a,r5
   0E16 34 63              4701 	addc	a,#(_speedtable >> 8)
   0E18 FE                 4702 	mov	r6,a
   0E19 74 36              4703 	mov	a,#0x36
   0E1B 2B                 4704 	add	a,r3
   0E1C FB                 4705 	mov	r3,a
   0E1D E4                 4706 	clr	a
   0E1E 3E                 4707 	addc	a,r6
   0E1F FE                 4708 	mov	r6,a
   0E20 8B 82              4709 	mov	dpl,r3
   0E22 8E 83              4710 	mov	dph,r6
   0E24 E0                 4711 	movx	a,@dptr
   0E25 60 07              4712 	jz	00122$
   0E27 90 00 60           4713 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0E2A E0                 4714 	movx	a,@dptr
   0E2B 44 10              4715 	orl	a,#0x10
   0E2D F0                 4716 	movx	@dptr,a
   0E2E                    4717 00122$:
                           4718 ;	../../shared/src/spd_ctrl.c:518: if(speedtable[gen][spdoft_pu_f1n_d_o_lane]) reg_PU_F1N_D_O_LANE = 1;
   0E2E EC                 4719 	mov	a,r4
   0E2F 24 04              4720 	add	a,#_speedtable
   0E31 FB                 4721 	mov	r3,a
   0E32 ED                 4722 	mov	a,r5
   0E33 34 63              4723 	addc	a,#(_speedtable >> 8)
   0E35 FE                 4724 	mov	r6,a
   0E36 74 34              4725 	mov	a,#0x34
   0E38 2B                 4726 	add	a,r3
   0E39 FB                 4727 	mov	r3,a
   0E3A E4                 4728 	clr	a
   0E3B 3E                 4729 	addc	a,r6
   0E3C FE                 4730 	mov	r6,a
   0E3D 8B 82              4731 	mov	dpl,r3
   0E3F 8E 83              4732 	mov	dph,r6
   0E41 E0                 4733 	movx	a,@dptr
   0E42 60 07              4734 	jz	00124$
   0E44 90 00 60           4735 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0E47 E0                 4736 	movx	a,@dptr
   0E48 44 40              4737 	orl	a,#0x40
   0E4A F0                 4738 	movx	@dptr,a
   0E4B                    4739 00124$:
                           4740 ;	../../shared/src/spd_ctrl.c:519: if(speedtable[gen][spdoft_pu_f1n_s_e_lane]) reg_PU_F1N_S_E_LANE = 1;
   0E4B EC                 4741 	mov	a,r4
   0E4C 24 04              4742 	add	a,#_speedtable
   0E4E FB                 4743 	mov	r3,a
   0E4F ED                 4744 	mov	a,r5
   0E50 34 63              4745 	addc	a,#(_speedtable >> 8)
   0E52 FE                 4746 	mov	r6,a
   0E53 74 32              4747 	mov	a,#0x32
   0E55 2B                 4748 	add	a,r3
   0E56 FB                 4749 	mov	r3,a
   0E57 E4                 4750 	clr	a
   0E58 3E                 4751 	addc	a,r6
   0E59 FE                 4752 	mov	r6,a
   0E5A 8B 82              4753 	mov	dpl,r3
   0E5C 8E 83              4754 	mov	dph,r6
   0E5E E0                 4755 	movx	a,@dptr
   0E5F 60 07              4756 	jz	00126$
   0E61 90 00 5C           4757 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0E64 E0                 4758 	movx	a,@dptr
   0E65 44 01              4759 	orl	a,#0x01
   0E67 F0                 4760 	movx	@dptr,a
   0E68                    4761 00126$:
                           4762 ;	../../shared/src/spd_ctrl.c:520: if(speedtable[gen][spdoft_pu_f1n_d_e_lane]) reg_PU_F1N_D_E_LANE = 1;
   0E68 EC                 4763 	mov	a,r4
   0E69 24 04              4764 	add	a,#_speedtable
   0E6B FB                 4765 	mov	r3,a
   0E6C ED                 4766 	mov	a,r5
   0E6D 34 63              4767 	addc	a,#(_speedtable >> 8)
   0E6F FE                 4768 	mov	r6,a
   0E70 74 30              4769 	mov	a,#0x30
   0E72 2B                 4770 	add	a,r3
   0E73 FB                 4771 	mov	r3,a
   0E74 E4                 4772 	clr	a
   0E75 3E                 4773 	addc	a,r6
   0E76 FE                 4774 	mov	r6,a
   0E77 8B 82              4775 	mov	dpl,r3
   0E79 8E 83              4776 	mov	dph,r6
   0E7B E0                 4777 	movx	a,@dptr
   0E7C 60 07              4778 	jz	00128$
   0E7E 90 00 5C           4779 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0E81 E0                 4780 	movx	a,@dptr
   0E82 44 04              4781 	orl	a,#0x04
   0E84 F0                 4782 	movx	@dptr,a
   0E85                    4783 00128$:
                           4784 ;	../../shared/src/spd_ctrl.c:521: if(speedtable[gen][spdoft_pu_f1p_s_e_lane]) reg_PU_F1P_S_E_LANE = 1;
   0E85 EC                 4785 	mov	a,r4
   0E86 24 04              4786 	add	a,#_speedtable
   0E88 FB                 4787 	mov	r3,a
   0E89 ED                 4788 	mov	a,r5
   0E8A 34 63              4789 	addc	a,#(_speedtable >> 8)
   0E8C FE                 4790 	mov	r6,a
   0E8D 74 31              4791 	mov	a,#0x31
   0E8F 2B                 4792 	add	a,r3
   0E90 FB                 4793 	mov	r3,a
   0E91 E4                 4794 	clr	a
   0E92 3E                 4795 	addc	a,r6
   0E93 FE                 4796 	mov	r6,a
   0E94 8B 82              4797 	mov	dpl,r3
   0E96 8E 83              4798 	mov	dph,r6
   0E98 E0                 4799 	movx	a,@dptr
   0E99 60 07              4800 	jz	00132$
   0E9B 90 00 5C           4801 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0E9E E0                 4802 	movx	a,@dptr
   0E9F 44 02              4803 	orl	a,#0x02
   0EA1 F0                 4804 	movx	@dptr,a
   0EA2                    4805 00132$:
                           4806 ;	../../shared/src/spd_ctrl.c:525: reg_TX_SPEED_DIV_LANE_2_0		= speedtable[gen][spdoft_tx_speed_div_lane]; 
   0EA2 EC                 4807 	mov	a,r4
   0EA3 24 04              4808 	add	a,#_speedtable
   0EA5 FB                 4809 	mov	r3,a
   0EA6 ED                 4810 	mov	a,r5
   0EA7 34 63              4811 	addc	a,#(_speedtable >> 8)
   0EA9 FE                 4812 	mov	r6,a
   0EAA 8B 82              4813 	mov	dpl,r3
   0EAC 8E 83              4814 	mov	dph,r6
   0EAE A3                 4815 	inc	dptr
   0EAF A3                 4816 	inc	dptr
   0EB0 A3                 4817 	inc	dptr
   0EB1 E0                 4818 	movx	a,@dptr
   0EB2 90 02 58           4819 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   0EB5 54 07              4820 	anl	a,#0x07
   0EB7 F5 F0              4821 	mov	b,a
   0EB9 E0                 4822 	movx	a,@dptr
   0EBA 54 F8              4823 	anl	a,#0xf8
   0EBC 45 F0              4824 	orl	a,b
   0EBE F0                 4825 	movx	@dptr,a
                           4826 ;	../../shared/src/spd_ctrl.c:526: reg_TXSPEED_DIV_LANE_2_0 		= speedtable[gen][spdoft_tx_speed_div_lane]; //duplicated for digital use
   0EBF EC                 4827 	mov	a,r4
   0EC0 24 04              4828 	add	a,#_speedtable
   0EC2 FB                 4829 	mov	r3,a
   0EC3 ED                 4830 	mov	a,r5
   0EC4 34 63              4831 	addc	a,#(_speedtable >> 8)
   0EC6 FE                 4832 	mov	r6,a
   0EC7 8B 82              4833 	mov	dpl,r3
   0EC9 8E 83              4834 	mov	dph,r6
   0ECB A3                 4835 	inc	dptr
   0ECC A3                 4836 	inc	dptr
   0ECD A3                 4837 	inc	dptr
   0ECE E0                 4838 	movx	a,@dptr
   0ECF 90 20 30           4839 	mov	dptr,#_SPD_CTRL_TX_LANE_REG1_LANE
   0ED2 54 07              4840 	anl	a,#0x07
   0ED4 F5 F0              4841 	mov	b,a
   0ED6 E0                 4842 	movx	a,@dptr
   0ED7 54 F8              4843 	anl	a,#0xf8
   0ED9 45 F0              4844 	orl	a,b
   0EDB F0                 4845 	movx	@dptr,a
                           4846 ;	../../shared/src/spd_ctrl.c:528: reg_RX_SPEED_DIV_LANE_2_0		= speedtable[gen][spdoft_rx_speed_div_lane]; 
   0EDC EC                 4847 	mov	a,r4
   0EDD 24 04              4848 	add	a,#_speedtable
   0EDF FB                 4849 	mov	r3,a
   0EE0 ED                 4850 	mov	a,r5
   0EE1 34 63              4851 	addc	a,#(_speedtable >> 8)
   0EE3 FE                 4852 	mov	r6,a
   0EE4 74 18              4853 	mov	a,#0x18
   0EE6 2B                 4854 	add	a,r3
   0EE7 F5 82              4855 	mov	dpl,a
   0EE9 E4                 4856 	clr	a
   0EEA 3E                 4857 	addc	a,r6
   0EEB F5 83              4858 	mov	dph,a
   0EED E0                 4859 	movx	a,@dptr
   0EEE 90 02 28           4860 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   0EF1 25 E0              4861 	add	a,acc
   0EF3 25 E0              4862 	add	a,acc
   0EF5 54 1C              4863 	anl	a,#0x1c
   0EF7 F5 F0              4864 	mov	b,a
   0EF9 E0                 4865 	movx	a,@dptr
   0EFA 54 E3              4866 	anl	a,#0xe3
   0EFC 45 F0              4867 	orl	a,b
   0EFE F0                 4868 	movx	@dptr,a
                           4869 ;	../../shared/src/spd_ctrl.c:529: reg_DTL_CLK_SPEEDUP_LANE_2_0  		= speedtable[gen][spdoft_dtl_clk_speedup_lane]; 
   0EFF EC                 4870 	mov	a,r4
   0F00 24 04              4871 	add	a,#_speedtable
   0F02 FB                 4872 	mov	r3,a
   0F03 ED                 4873 	mov	a,r5
   0F04 34 63              4874 	addc	a,#(_speedtable >> 8)
   0F06 FE                 4875 	mov	r6,a
   0F07 74 19              4876 	mov	a,#0x19
   0F09 2B                 4877 	add	a,r3
   0F0A F5 82              4878 	mov	dpl,a
   0F0C E4                 4879 	clr	a
   0F0D 3E                 4880 	addc	a,r6
   0F0E F5 83              4881 	mov	dph,a
   0F10 E0                 4882 	movx	a,@dptr
   0F11 90 02 28           4883 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   0F14 C4                 4884 	swap	a
   0F15 23                 4885 	rl	a
   0F16 54 E0              4886 	anl	a,#(0xe0&0xe0)
   0F18 F5 F0              4887 	mov	b,a
   0F1A E0                 4888 	movx	a,@dptr
   0F1B 54 1F              4889 	anl	a,#0x1f
   0F1D 45 F0              4890 	orl	a,b
   0F1F F0                 4891 	movx	@dptr,a
                           4892 ;	../../shared/src/spd_ctrl.c:530: reg_RX_REG0P9_SPEED_TRACK_DATA_LANE_2_0	= speedtable[gen][spdoft_rx_reg0p9_speed_track_data_lane];
   0F20 EC                 4893 	mov	a,r4
   0F21 24 04              4894 	add	a,#_speedtable
   0F23 FB                 4895 	mov	r3,a
   0F24 ED                 4896 	mov	a,r5
   0F25 34 63              4897 	addc	a,#(_speedtable >> 8)
   0F27 FE                 4898 	mov	r6,a
   0F28 74 21              4899 	mov	a,#0x21
   0F2A 2B                 4900 	add	a,r3
   0F2B F5 82              4901 	mov	dpl,a
   0F2D E4                 4902 	clr	a
   0F2E 3E                 4903 	addc	a,r6
   0F2F F5 83              4904 	mov	dph,a
   0F31 E0                 4905 	movx	a,@dptr
   0F32 90 02 38           4906 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   0F35 25 E0              4907 	add	a,acc
   0F37 54 0E              4908 	anl	a,#0x0e
   0F39 F5 F0              4909 	mov	b,a
   0F3B E0                 4910 	movx	a,@dptr
   0F3C 54 F1              4911 	anl	a,#0xf1
   0F3E 45 F0              4912 	orl	a,b
   0F40 F0                 4913 	movx	@dptr,a
                           4914 ;	../../shared/src/spd_ctrl.c:532: switch(lnx_TXDCLK_NT_SEL_LANE_1_0) {
   0F41 90 60 02           4915 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   0F44 E0                 4916 	movx	a,@dptr
   0F45 C4                 4917 	swap	a
   0F46 54 03              4918 	anl	a,#0x03
   0F48 FB                 4919 	mov	r3,a
   0F49 25 E0              4920 	add	a,acc
   0F4B 2B                 4921 	add	a,r3
   0F4C 90s0Fr50           4922 	mov	dptr,#00236$
   0F4F 73                 4923 	jmp	@a+dptr
   0F50                    4924 00236$:
   0F50 02s0Fr5C           4925 	ljmp	00135$
   0F53 02s0Fr64           4926 	ljmp	00136$
   0F56 02s0Fr6C           4927 	ljmp	00137$
   0F59 02s0Fr74           4928 	ljmp	00138$
                           4929 ;	../../shared/src/spd_ctrl.c:533: case 0: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x24; break;
   0F5C                    4930 00135$:
   0F5C 90 00 78           4931 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   0F5F 74 24              4932 	mov	a,#0x24
   0F61 F0                 4933 	movx	@dptr,a
                           4934 ;	../../shared/src/spd_ctrl.c:534: case 1: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x84; break;
   0F62 80 16              4935 	sjmp	00139$
   0F64                    4936 00136$:
   0F64 90 00 78           4937 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   0F67 74 84              4938 	mov	a,#0x84
   0F69 F0                 4939 	movx	@dptr,a
                           4940 ;	../../shared/src/spd_ctrl.c:535: case 2: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x2b; break;
   0F6A 80 0E              4941 	sjmp	00139$
   0F6C                    4942 00137$:
   0F6C 90 00 78           4943 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   0F6F 74 2B              4944 	mov	a,#0x2B
   0F71 F0                 4945 	movx	@dptr,a
                           4946 ;	../../shared/src/spd_ctrl.c:536: case 3: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x42; break;
   0F72 80 06              4947 	sjmp	00139$
   0F74                    4948 00138$:
   0F74 90 00 78           4949 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   0F77 74 42              4950 	mov	a,#0x42
   0F79 F0                 4951 	movx	@dptr,a
                           4952 ;	../../shared/src/spd_ctrl.c:537: }
   0F7A                    4953 00139$:
                           4954 ;	../../shared/src/spd_ctrl.c:538: if(reg_RX_SPEED_DIV_LANE_2_0&0x04) {
   0F7A 90 02 28           4955 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   0F7D E0                 4956 	movx	a,@dptr
   0F7E 03                 4957 	rr	a
   0F7F 03                 4958 	rr	a
   0F80 54 07              4959 	anl	a,#0x07
   0F82 FB                 4960 	mov	r3,a
   0F83 20 E2 03           4961 	jb	acc.2,00237$
   0F86 02s10r08           4962 	ljmp	00151$
   0F89                    4963 00237$:
                           4964 ;	../../shared/src/spd_ctrl.c:539: switch(lnx_RXDCLK_NT_SEL_LANE_1_0) {
   0F89 90 60 02           4965 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   0F8C E0                 4966 	movx	a,@dptr
   0F8D 23                 4967 	rl	a
   0F8E 23                 4968 	rl	a
   0F8F 54 03              4969 	anl	a,#0x03
   0F91 FB                 4970 	mov	r3,a
   0F92 25 E0              4971 	add	a,acc
   0F94 2B                 4972 	add	a,r3
   0F95 90s0Fr99           4973 	mov	dptr,#00238$
   0F98 73                 4974 	jmp	@a+dptr
   0F99                    4975 00238$:
   0F99 02s0FrA5           4976 	ljmp	00140$
   0F9C 02s0FrBE           4977 	ljmp	00141$
   0F9F 02s0FrD7           4978 	ljmp	00142$
   0FA2 02s0FrF0           4979 	ljmp	00143$
                           4980 ;	../../shared/src/spd_ctrl.c:540: case 0: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x40; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   0FA5                    4981 00140$:
   0FA5 90 02 6C           4982 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FA8 E0                 4983 	movx	a,@dptr
   0FA9 FB                 4984 	mov	r3,a
   0FAA 74 04              4985 	mov	a,#0x04
   0FAC 5B                 4986 	anl	a,r3
   0FAD 44 40              4987 	orl	a,#0x40
   0FAF FB                 4988 	mov	r3,a
   0FB0 90 02 6C           4989 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FB3 F0                 4990 	movx	@dptr,a
   0FB4 90 02 60           4991 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   0FB7 E0                 4992 	movx	a,@dptr
   0FB8 44 08              4993 	orl	a,#0x08
   0FBA F0                 4994 	movx	@dptr,a
   0FBB 02s10r82           4995 	ljmp	00152$
                           4996 ;	../../shared/src/spd_ctrl.c:541: case 1: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x82; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   0FBE                    4997 00141$:
   0FBE 90 02 6C           4998 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FC1 E0                 4999 	movx	a,@dptr
   0FC2 FB                 5000 	mov	r3,a
   0FC3 74 04              5001 	mov	a,#0x04
   0FC5 5B                 5002 	anl	a,r3
   0FC6 44 82              5003 	orl	a,#0x82
   0FC8 FB                 5004 	mov	r3,a
   0FC9 90 02 6C           5005 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FCC F0                 5006 	movx	@dptr,a
   0FCD 90 02 60           5007 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   0FD0 E0                 5008 	movx	a,@dptr
   0FD1 44 08              5009 	orl	a,#0x08
   0FD3 F0                 5010 	movx	@dptr,a
   0FD4 02s10r82           5011 	ljmp	00152$
                           5012 ;	../../shared/src/spd_ctrl.c:542: case 2: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x5b; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   0FD7                    5013 00142$:
   0FD7 90 02 6C           5014 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FDA E0                 5015 	movx	a,@dptr
   0FDB FB                 5016 	mov	r3,a
   0FDC 74 04              5017 	mov	a,#0x04
   0FDE 5B                 5018 	anl	a,r3
   0FDF 44 5B              5019 	orl	a,#0x5B
   0FE1 FB                 5020 	mov	r3,a
   0FE2 90 02 6C           5021 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FE5 F0                 5022 	movx	@dptr,a
   0FE6 90 02 60           5023 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   0FE9 E0                 5024 	movx	a,@dptr
   0FEA 44 08              5025 	orl	a,#0x08
   0FEC F0                 5026 	movx	@dptr,a
   0FED 02s10r82           5027 	ljmp	00152$
                           5028 ;	../../shared/src/spd_ctrl.c:543: case 3: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x8a; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   0FF0                    5029 00143$:
   0FF0 90 02 6C           5030 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FF3 E0                 5031 	movx	a,@dptr
   0FF4 FB                 5032 	mov	r3,a
   0FF5 74 04              5033 	mov	a,#0x04
   0FF7 5B                 5034 	anl	a,r3
   0FF8 44 8A              5035 	orl	a,#0x8A
   0FFA FB                 5036 	mov	r3,a
   0FFB 90 02 6C           5037 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   0FFE F0                 5038 	movx	@dptr,a
   0FFF 90 02 60           5039 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1002 E0                 5040 	movx	a,@dptr
   1003 44 08              5041 	orl	a,#0x08
   1005 F0                 5042 	movx	@dptr,a
                           5043 ;	../../shared/src/spd_ctrl.c:544: }
   1006 80 7A              5044 	sjmp	00152$
   1008                    5045 00151$:
                           5046 ;	../../shared/src/spd_ctrl.c:547: switch(lnx_RXDCLK_NT_SEL_LANE_1_0) {
   1008 90 60 02           5047 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   100B E0                 5048 	movx	a,@dptr
   100C 23                 5049 	rl	a
   100D 23                 5050 	rl	a
   100E 54 03              5051 	anl	a,#0x03
   1010 FB                 5052 	mov	r3,a
   1011 25 E0              5053 	add	a,acc
   1013 2B                 5054 	add	a,r3
   1014 90s10r18           5055 	mov	dptr,#00239$
   1017 73                 5056 	jmp	@a+dptr
   1018                    5057 00239$:
   1018 02s10r24           5058 	ljmp	00145$
   101B 02s10r3C           5059 	ljmp	00146$
   101E 02s10r54           5060 	ljmp	00147$
   1021 02s10r6C           5061 	ljmp	00148$
                           5062 ;	../../shared/src/spd_ctrl.c:548: case 0: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x20; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   1024                    5063 00145$:
   1024 90 02 6C           5064 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1027 E0                 5065 	movx	a,@dptr
   1028 FB                 5066 	mov	r3,a
   1029 74 04              5067 	mov	a,#0x04
   102B 5B                 5068 	anl	a,r3
   102C 44 20              5069 	orl	a,#0x20
   102E FB                 5070 	mov	r3,a
   102F 90 02 6C           5071 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1032 F0                 5072 	movx	@dptr,a
   1033 90 02 60           5073 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1036 E0                 5074 	movx	a,@dptr
   1037 44 08              5075 	orl	a,#0x08
   1039 F0                 5076 	movx	@dptr,a
                           5077 ;	../../shared/src/spd_ctrl.c:549: case 1: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x80; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   103A 80 46              5078 	sjmp	00152$
   103C                    5079 00146$:
   103C 90 02 6C           5080 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   103F E0                 5081 	movx	a,@dptr
   1040 FB                 5082 	mov	r3,a
   1041 74 04              5083 	mov	a,#0x04
   1043 5B                 5084 	anl	a,r3
   1044 44 80              5085 	orl	a,#0x80
   1046 FB                 5086 	mov	r3,a
   1047 90 02 6C           5087 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   104A F0                 5088 	movx	@dptr,a
   104B 90 02 60           5089 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   104E E0                 5090 	movx	a,@dptr
   104F 44 08              5091 	orl	a,#0x08
   1051 F0                 5092 	movx	@dptr,a
                           5093 ;	../../shared/src/spd_ctrl.c:550: case 2: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x2b; reg_RXCLK_NT_FIX_DIV_EN_LANE = 0; break;
   1052 80 2E              5094 	sjmp	00152$
   1054                    5095 00147$:
   1054 90 02 6C           5096 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1057 E0                 5097 	movx	a,@dptr
   1058 FB                 5098 	mov	r3,a
   1059 74 04              5099 	mov	a,#0x04
   105B 5B                 5100 	anl	a,r3
   105C 44 2B              5101 	orl	a,#0x2B
   105E FB                 5102 	mov	r3,a
   105F 90 02 6C           5103 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1062 F0                 5104 	movx	@dptr,a
   1063 90 02 60           5105 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1066 E0                 5106 	movx	a,@dptr
   1067 54 F7              5107 	anl	a,#0xf7
   1069 F0                 5108 	movx	@dptr,a
                           5109 ;	../../shared/src/spd_ctrl.c:551: case 3: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x42; reg_RXCLK_NT_FIX_DIV_EN_LANE = 0; break;
   106A 80 16              5110 	sjmp	00152$
   106C                    5111 00148$:
   106C 90 02 6C           5112 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   106F E0                 5113 	movx	a,@dptr
   1070 FB                 5114 	mov	r3,a
   1071 74 04              5115 	mov	a,#0x04
   1073 5B                 5116 	anl	a,r3
   1074 44 42              5117 	orl	a,#0x42
   1076 FB                 5118 	mov	r3,a
   1077 90 02 6C           5119 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   107A F0                 5120 	movx	@dptr,a
   107B 90 02 60           5121 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   107E E0                 5122 	movx	a,@dptr
   107F 54 F7              5123 	anl	a,#0xf7
   1081 F0                 5124 	movx	@dptr,a
                           5125 ;	../../shared/src/spd_ctrl.c:552: }
   1082                    5126 00152$:
                           5127 ;	../../shared/src/spd_ctrl.c:555: reg_RX_SELMUFF_LANE_2_0 		= speedtable[gen][spdoft_rx_selmuff_lane];
   1082 EC                 5128 	mov	a,r4
   1083 24 04              5129 	add	a,#_speedtable
   1085 FB                 5130 	mov	r3,a
   1086 ED                 5131 	mov	a,r5
   1087 34 63              5132 	addc	a,#(_speedtable >> 8)
   1089 FE                 5133 	mov	r6,a
   108A 74 23              5134 	mov	a,#0x23
   108C 2B                 5135 	add	a,r3
   108D F5 82              5136 	mov	dpl,a
   108F E4                 5137 	clr	a
   1090 3E                 5138 	addc	a,r6
   1091 F5 83              5139 	mov	dph,a
   1093 E0                 5140 	movx	a,@dptr
   1094 90 21 65           5141 	mov	dptr,#(_DTL_REG1 + 0x0001)
   1097 C4                 5142 	swap	a
   1098 23                 5143 	rl	a
   1099 54 E0              5144 	anl	a,#(0xe0&0xe0)
   109B F5 F0              5145 	mov	b,a
   109D E0                 5146 	movx	a,@dptr
   109E 54 1F              5147 	anl	a,#0x1f
   10A0 45 F0              5148 	orl	a,b
   10A2 F0                 5149 	movx	@dptr,a
                           5150 ;	../../shared/src/spd_ctrl.c:556: dfe_dis					= speedtable[gen][spdoft_reg_dfe_dis_lane];
   10A3 EC                 5151 	mov	a,r4
   10A4 24 04              5152 	add	a,#_speedtable
   10A6 FB                 5153 	mov	r3,a
   10A7 ED                 5154 	mov	a,r5
   10A8 34 63              5155 	addc	a,#(_speedtable >> 8)
   10AA FE                 5156 	mov	r6,a
   10AB 74 41              5157 	mov	a,#0x41
   10AD 2B                 5158 	add	a,r3
   10AE F5 82              5159 	mov	dpl,a
   10B0 E4                 5160 	clr	a
   10B1 3E                 5161 	addc	a,r6
   10B2 F5 83              5162 	mov	dph,a
   10B4 E0                 5163 	movx	a,@dptr
   10B5 FB                 5164 	mov	r3,a
   10B6 90s00r00           5165 	mov	dptr,#_dfe_dis
   10B9 F0                 5166 	movx	@dptr,a
                           5167 ;	../../shared/src/spd_ctrl.c:557: reg_DFE_TAP_SETTLE_SCALE_LANE_1_0	= speedtable[gen][spdoft_reg_dfe_tap_settle_scale_lane];
   10BA EC                 5168 	mov	a,r4
   10BB 24 04              5169 	add	a,#_speedtable
   10BD FE                 5170 	mov	r6,a
   10BE ED                 5171 	mov	a,r5
   10BF 34 63              5172 	addc	a,#(_speedtable >> 8)
   10C1 FF                 5173 	mov	r7,a
   10C2 74 42              5174 	mov	a,#0x42
   10C4 2E                 5175 	add	a,r6
   10C5 F5 82              5176 	mov	dpl,a
   10C7 E4                 5177 	clr	a
   10C8 3F                 5178 	addc	a,r7
   10C9 F5 83              5179 	mov	dph,a
   10CB E0                 5180 	movx	a,@dptr
   10CC 90 24 0B           5181 	mov	dptr,#(_DFE_CTRL_REG2 + 0x0003)
   10CF 54 03              5182 	anl	a,#0x03
   10D1 F5 F0              5183 	mov	b,a
   10D3 E0                 5184 	movx	a,@dptr
   10D4 54 FC              5185 	anl	a,#0xfc
   10D6 45 F0              5186 	orl	a,b
   10D8 F0                 5187 	movx	@dptr,a
                           5188 ;	../../shared/src/spd_ctrl.c:558: reg_FFE_DATA_RATE_LANE_3_0  		= speedtable[gen][spdoft_ffe_data_rate_lane];
   10D9 EC                 5189 	mov	a,r4
   10DA 24 04              5190 	add	a,#_speedtable
   10DC FE                 5191 	mov	r6,a
   10DD ED                 5192 	mov	a,r5
   10DE 34 63              5193 	addc	a,#(_speedtable >> 8)
   10E0 FF                 5194 	mov	r7,a
   10E1 74 43              5195 	mov	a,#0x43
   10E3 2E                 5196 	add	a,r6
   10E4 F5 82              5197 	mov	dpl,a
   10E6 E4                 5198 	clr	a
   10E7 3F                 5199 	addc	a,r7
   10E8 F5 83              5200 	mov	dph,a
   10EA E0                 5201 	movx	a,@dptr
   10EB FE                 5202 	mov	r6,a
   10EC 90 02 08           5203 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_130
   10EF C4                 5204 	swap	a
   10F0 54 F0              5205 	anl	a,#(0xf0&0xf0)
   10F2 F5 F0              5206 	mov	b,a
   10F4 E0                 5207 	movx	a,@dptr
   10F5 54 0F              5208 	anl	a,#0x0f
   10F7 45 F0              5209 	orl	a,b
   10F9 F0                 5210 	movx	@dptr,a
                           5211 ;	../../shared/src/spd_ctrl.c:559: reg_DFE_EN_LANE = dfe_dis==0;  reg_DFE_DIS_LANE = dfe_dis;
   10FA EB                 5212 	mov	a,r3
   10FB B4 01 00           5213 	cjne	a,#0x01,00240$
   10FE                    5214 00240$:
   10FE E4                 5215 	clr	a
   10FF 33                 5216 	rlc	a
   1100 FE                 5217 	mov	r6,a
   1101 90 24 10           5218 	mov	dptr,#_RX_EQ_CLK_CTRL
   1104 13                 5219 	rrc	a
   1105 E0                 5220 	movx	a,@dptr
   1106 92 E4              5221 	mov	acc.4,c
   1108 F0                 5222 	movx	@dptr,a
   1109 90 24 0C           5223 	mov	dptr,#_DFE_CTRL_REG3
   110C EB                 5224 	mov	a,r3
   110D 13                 5225 	rrc	a
   110E E0                 5226 	movx	a,@dptr
   110F 92 E6              5227 	mov	acc.6,c
   1111 F0                 5228 	movx	@dptr,a
                           5229 ;	../../shared/src/spd_ctrl.c:561: if(phy_mode!=SATA || PHY_STATUS!=ST_SPDCHG || pwrsq_on) {
   1112 90 A3 16           5230 	mov	dptr,#(_SYSTEM + 0x0002)
   1115 E0                 5231 	movx	a,@dptr
   1116 54 07              5232 	anl	a,#0x07
   1118 70 12              5233 	jnz	00164$
   111A 90 22 30           5234 	mov	dptr,#_MCU_STATUS0_LANE
   111D E0                 5235 	movx	a,@dptr
   111E FB                 5236 	mov	r3,a
   111F BB 19 0A           5237 	cjne	r3,#0x19,00164$
   1122 90s00r00           5238 	mov	dptr,#_pwrsq_on
   1125 E0                 5239 	movx	a,@dptr
   1126 FB                 5240 	mov	r3,a
   1127 70 03              5241 	jnz	00244$
   1129 02s17rAE           5242 	ljmp	00165$
   112C                    5243 00244$:
   112C                    5244 00164$:
                           5245 ;	../../shared/src/spd_ctrl.c:562: reg_TX_CK_SEL_LANE 			= use_ring_pll|(serdes_ring_lane_en & ring_lane_sel);
   112C 90s00r00           5246 	mov	dptr,#_serdes_ring_lane_en
   112F E0                 5247 	movx	a,@dptr
   1130 FB                 5248 	mov	r3,a
   1131 EA                 5249 	mov	a,r2
   1132 5B                 5250 	anl	a,r3
   1133 FE                 5251 	mov	r6,a
   1134 A2*00              5252 	mov	c,_use_ring_pll
   1136 E4                 5253 	clr	a
   1137 33                 5254 	rlc	a
   1138 42 06              5255 	orl	ar6,a
   113A 90 02 58           5256 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   113D EE                 5257 	mov	a,r6
   113E 13                 5258 	rrc	a
   113F E0                 5259 	movx	a,@dptr
   1140 92 E3              5260 	mov	acc.3,c
   1142 F0                 5261 	movx	@dptr,a
                           5262 ;	../../shared/src/spd_ctrl.c:563: reg_TX_CK_SEL_DIG_LANE			= reg_TX_CK_SEL_LANE;	//duplicated for digital use
   1143 90 02 58           5263 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   1146 E0                 5264 	movx	a,@dptr
   1147 C4                 5265 	swap	a
   1148 23                 5266 	rl	a
   1149 54 01              5267 	anl	a,#0x01
   114B 90 20 21           5268 	mov	dptr,#(_CLKGEN_TX_LANE_REG1_LANE + 0x0001)
   114E 13                 5269 	rrc	a
   114F E0                 5270 	movx	a,@dptr
   1150 92 E0              5271 	mov	acc.0,c
   1152 F0                 5272 	movx	@dptr,a
                           5273 ;	../../shared/src/spd_ctrl.c:564: reg_TX_REG_SPEED_TRK_CLK_LANE_2_0	= speedtable[gen][spdoft_tx_reg_speed_trk_clk_lane];  
   1153 EC                 5274 	mov	a,r4
   1154 24 04              5275 	add	a,#_speedtable
   1156 FE                 5276 	mov	r6,a
   1157 ED                 5277 	mov	a,r5
   1158 34 63              5278 	addc	a,#(_speedtable >> 8)
   115A FF                 5279 	mov	r7,a
   115B 8E 82              5280 	mov	dpl,r6
   115D 8F 83              5281 	mov	dph,r7
   115F A3                 5282 	inc	dptr
   1160 A3                 5283 	inc	dptr
   1161 A3                 5284 	inc	dptr
   1162 A3                 5285 	inc	dptr
   1163 E0                 5286 	movx	a,@dptr
   1164 90 00 48           5287 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_18
   1167 C4                 5288 	swap	a
   1168 23                 5289 	rl	a
   1169 54 E0              5290 	anl	a,#(0xe0&0xe0)
   116B F5 F0              5291 	mov	b,a
   116D E0                 5292 	movx	a,@dptr
   116E 54 1F              5293 	anl	a,#0x1f
   1170 45 F0              5294 	orl	a,b
   1172 F0                 5295 	movx	@dptr,a
                           5296 ;	../../shared/src/spd_ctrl.c:565: reg_TX_REG_SPEED_TRK_DATA_LANE_2_0	= speedtable[gen][spdoft_tx_reg_speed_trk_data_lane];
   1173 EC                 5297 	mov	a,r4
   1174 24 04              5298 	add	a,#_speedtable
   1176 FE                 5299 	mov	r6,a
   1177 ED                 5300 	mov	a,r5
   1178 34 63              5301 	addc	a,#(_speedtable >> 8)
   117A FF                 5302 	mov	r7,a
   117B 8E 82              5303 	mov	dpl,r6
   117D 8F 83              5304 	mov	dph,r7
   117F A3                 5305 	inc	dptr
   1180 A3                 5306 	inc	dptr
   1181 A3                 5307 	inc	dptr
   1182 A3                 5308 	inc	dptr
   1183 A3                 5309 	inc	dptr
   1184 E0                 5310 	movx	a,@dptr
   1185 90 00 48           5311 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_18
   1188 25 E0              5312 	add	a,acc
   118A 25 E0              5313 	add	a,acc
   118C 54 1C              5314 	anl	a,#0x1c
   118E F5 F0              5315 	mov	b,a
   1190 E0                 5316 	movx	a,@dptr
   1191 54 E3              5317 	anl	a,#0xe3
   1193 45 F0              5318 	orl	a,b
   1195 F0                 5319 	movx	@dptr,a
                           5320 ;	../../shared/src/spd_ctrl.c:567: reg_TX_EM_CTRL_REG_EN_LANE		= speedtable[gen][spdoft_tx_em_ctrl_reg_en_lane];
   1196 EC                 5321 	mov	a,r4
   1197 24 04              5322 	add	a,#_speedtable
   1199 FE                 5323 	mov	r6,a
   119A ED                 5324 	mov	a,r5
   119B 34 63              5325 	addc	a,#(_speedtable >> 8)
   119D FF                 5326 	mov	r7,a
   119E 74 08              5327 	mov	a,#0x08
   11A0 2E                 5328 	add	a,r6
   11A1 F5 82              5329 	mov	dpl,a
   11A3 E4                 5330 	clr	a
   11A4 3F                 5331 	addc	a,r7
   11A5 F5 83              5332 	mov	dph,a
   11A7 E0                 5333 	movx	a,@dptr
   11A8 90 26 53           5334 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0003)
   11AB 13                 5335 	rrc	a
   11AC E0                 5336 	movx	a,@dptr
   11AD 92 E7              5337 	mov	acc.7,c
   11AF F0                 5338 	movx	@dptr,a
                           5339 ;	../../shared/src/spd_ctrl.c:569: reg_TX_COE_FM_PIPE_LANE			= speedtable[gen][spdoft_tx_coe_fm_pipe_lane];
   11B0 EC                 5340 	mov	a,r4
   11B1 24 04              5341 	add	a,#_speedtable
   11B3 FE                 5342 	mov	r6,a
   11B4 ED                 5343 	mov	a,r5
   11B5 34 63              5344 	addc	a,#(_speedtable >> 8)
   11B7 FF                 5345 	mov	r7,a
   11B8 74 06              5346 	mov	a,#0x06
   11BA 2E                 5347 	add	a,r6
   11BB F5 82              5348 	mov	dpl,a
   11BD E4                 5349 	clr	a
   11BE 3F                 5350 	addc	a,r7
   11BF F5 83              5351 	mov	dph,a
   11C1 E0                 5352 	movx	a,@dptr
   11C2 90 26 30           5353 	mov	dptr,#_TX_TRAIN_DRIVER_REG2
   11C5 13                 5354 	rrc	a
   11C6 E0                 5355 	movx	a,@dptr
   11C7 92 E2              5356 	mov	acc.2,c
   11C9 F0                 5357 	movx	@dptr,a
                           5358 ;	../../shared/src/spd_ctrl.c:570: reg_PCIE_GEN12_SEL_LANE			= speedtable[gen][spdoft_pcie_gen12_sel_lane];
   11CA EC                 5359 	mov	a,r4
   11CB 24 04              5360 	add	a,#_speedtable
   11CD FE                 5361 	mov	r6,a
   11CE ED                 5362 	mov	a,r5
   11CF 34 63              5363 	addc	a,#(_speedtable >> 8)
   11D1 FF                 5364 	mov	r7,a
   11D2 74 07              5365 	mov	a,#0x07
   11D4 2E                 5366 	add	a,r6
   11D5 F5 82              5367 	mov	dpl,a
   11D7 E4                 5368 	clr	a
   11D8 3F                 5369 	addc	a,r7
   11D9 F5 83              5370 	mov	dph,a
   11DB E0                 5371 	movx	a,@dptr
   11DC 90 26 4D           5372 	mov	dptr,#(_TX_EMPH_CTRL_REG0 + 0x0001)
   11DF 13                 5373 	rrc	a
   11E0 E0                 5374 	movx	a,@dptr
   11E1 92 E2              5375 	mov	acc.2,c
   11E3 F0                 5376 	movx	@dptr,a
                           5377 ;	../../shared/src/spd_ctrl.c:574: reg_ANA_TX_EM_PRE_EN_LANE		= speedtable[gen][spdoft_tx_em_pre_en_lane];
   11E4 EC                 5378 	mov	a,r4
   11E5 24 04              5379 	add	a,#_speedtable
   11E7 FE                 5380 	mov	r6,a
   11E8 ED                 5381 	mov	a,r5
   11E9 34 63              5382 	addc	a,#(_speedtable >> 8)
   11EB FF                 5383 	mov	r7,a
   11EC 74 09              5384 	mov	a,#0x09
   11EE 2E                 5385 	add	a,r6
   11EF F5 82              5386 	mov	dpl,a
   11F1 E4                 5387 	clr	a
   11F2 3F                 5388 	addc	a,r7
   11F3 F5 83              5389 	mov	dph,a
   11F5 E0                 5390 	movx	a,@dptr
   11F6 90 26 52           5391 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   11F9 13                 5392 	rrc	a
   11FA E0                 5393 	movx	a,@dptr
   11FB 92 E6              5394 	mov	acc.6,c
   11FD F0                 5395 	movx	@dptr,a
                           5396 ;	../../shared/src/spd_ctrl.c:575: reg_ANA_TX_EM_PEAK_EN_LANE		= speedtable[gen][spdoft_tx_em_peak_en_lane];
   11FE EC                 5397 	mov	a,r4
   11FF 24 04              5398 	add	a,#_speedtable
   1201 FE                 5399 	mov	r6,a
   1202 ED                 5400 	mov	a,r5
   1203 34 63              5401 	addc	a,#(_speedtable >> 8)
   1205 FF                 5402 	mov	r7,a
   1206 74 0A              5403 	mov	a,#0x0A
   1208 2E                 5404 	add	a,r6
   1209 F5 82              5405 	mov	dpl,a
   120B E4                 5406 	clr	a
   120C 3F                 5407 	addc	a,r7
   120D F5 83              5408 	mov	dph,a
   120F E0                 5409 	movx	a,@dptr
   1210 90 26 52           5410 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   1213 13                 5411 	rrc	a
   1214 E0                 5412 	movx	a,@dptr
   1215 92 E7              5413 	mov	acc.7,c
   1217 F0                 5414 	movx	@dptr,a
                           5415 ;	../../shared/src/spd_ctrl.c:576: if(phy_mode != PCIE)
   1218 90 A3 16           5416 	mov	dptr,#(_SYSTEM + 0x0002)
   121B E0                 5417 	movx	a,@dptr
   121C 54 07              5418 	anl	a,#0x07
   121E FE                 5419 	mov	r6,a
   121F BE 03 02           5420 	cjne	r6,#0x03,00245$
   1222 80 1B              5421 	sjmp	00154$
   1224                    5422 00245$:
                           5423 ;	../../shared/src/spd_ctrl.c:577: reg_ANA_TX_EM_PO_EN_LANE	= speedtable[gen][spdoft_tx_em_po_en_lane];
   1224 EC                 5424 	mov	a,r4
   1225 24 04              5425 	add	a,#_speedtable
   1227 FE                 5426 	mov	r6,a
   1228 ED                 5427 	mov	a,r5
   1229 34 63              5428 	addc	a,#(_speedtable >> 8)
   122B FF                 5429 	mov	r7,a
   122C 74 0B              5430 	mov	a,#0x0B
   122E 2E                 5431 	add	a,r6
   122F F5 82              5432 	mov	dpl,a
   1231 E4                 5433 	clr	a
   1232 3F                 5434 	addc	a,r7
   1233 F5 83              5435 	mov	dph,a
   1235 E0                 5436 	movx	a,@dptr
   1236 FE                 5437 	mov	r6,a
   1237 90 26 52           5438 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   123A 13                 5439 	rrc	a
   123B E0                 5440 	movx	a,@dptr
   123C 92 E5              5441 	mov	acc.5,c
   123E F0                 5442 	movx	@dptr,a
   123F                    5443 00154$:
                           5444 ;	../../shared/src/spd_ctrl.c:579: reg_SLEWRATE_EN_LANE_1_0		= speedtable[gen][spdoft_slewrate_en_lane];
   123F EC                 5445 	mov	a,r4
   1240 24 04              5446 	add	a,#_speedtable
   1242 FE                 5447 	mov	r6,a
   1243 ED                 5448 	mov	a,r5
   1244 34 63              5449 	addc	a,#(_speedtable >> 8)
   1246 FF                 5450 	mov	r7,a
   1247 74 0C              5451 	mov	a,#0x0C
   1249 2E                 5452 	add	a,r6
   124A F5 82              5453 	mov	dpl,a
   124C E4                 5454 	clr	a
   124D 3F                 5455 	addc	a,r7
   124E F5 83              5456 	mov	dph,a
   1250 E0                 5457 	movx	a,@dptr
   1251 90 00 4C           5458 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1254 03                 5459 	rr	a
   1255 03                 5460 	rr	a
   1256 54 C0              5461 	anl	a,#(0xc0&0xc0)
   1258 F5 F0              5462 	mov	b,a
   125A E0                 5463 	movx	a,@dptr
   125B 54 3F              5464 	anl	a,#0x3f
   125D 45 F0              5465 	orl	a,b
   125F F0                 5466 	movx	@dptr,a
                           5467 ;	../../shared/src/spd_ctrl.c:580: reg_SLEWCTRL1_LANE_1_0			= speedtable[gen][spdoft_slewctrl1_lane];
   1260 EC                 5468 	mov	a,r4
   1261 24 04              5469 	add	a,#_speedtable
   1263 FE                 5470 	mov	r6,a
   1264 ED                 5471 	mov	a,r5
   1265 34 63              5472 	addc	a,#(_speedtable >> 8)
   1267 FF                 5473 	mov	r7,a
   1268 74 0D              5474 	mov	a,#0x0D
   126A 2E                 5475 	add	a,r6
   126B F5 82              5476 	mov	dpl,a
   126D E4                 5477 	clr	a
   126E 3F                 5478 	addc	a,r7
   126F F5 83              5479 	mov	dph,a
   1271 E0                 5480 	movx	a,@dptr
   1272 90 00 4C           5481 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1275 25 E0              5482 	add	a,acc
   1277 25 E0              5483 	add	a,acc
   1279 54 0C              5484 	anl	a,#0x0c
   127B F5 F0              5485 	mov	b,a
   127D E0                 5486 	movx	a,@dptr
   127E 54 F3              5487 	anl	a,#0xf3
   1280 45 F0              5488 	orl	a,b
   1282 F0                 5489 	movx	@dptr,a
                           5490 ;	../../shared/src/spd_ctrl.c:581: reg_SLEWCTRL0_LANE_1_0			= speedtable[gen][spdoft_slewctrl0_lane];
   1283 EC                 5491 	mov	a,r4
   1284 24 04              5492 	add	a,#_speedtable
   1286 FE                 5493 	mov	r6,a
   1287 ED                 5494 	mov	a,r5
   1288 34 63              5495 	addc	a,#(_speedtable >> 8)
   128A FF                 5496 	mov	r7,a
   128B 74 0E              5497 	mov	a,#0x0E
   128D 2E                 5498 	add	a,r6
   128E F5 82              5499 	mov	dpl,a
   1290 E4                 5500 	clr	a
   1291 3F                 5501 	addc	a,r7
   1292 F5 83              5502 	mov	dph,a
   1294 E0                 5503 	movx	a,@dptr
   1295 90 00 4C           5504 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1298 C4                 5505 	swap	a
   1299 54 30              5506 	anl	a,#(0xf0&0x30)
   129B F5 F0              5507 	mov	b,a
   129D E0                 5508 	movx	a,@dptr
   129E 54 CF              5509 	anl	a,#0xcf
   12A0 45 F0              5510 	orl	a,b
   12A2 F0                 5511 	movx	@dptr,a
                           5512 ;	../../shared/src/spd_ctrl.c:582: reg_TX_TRAIN_PAT_SEL_LANE_1_0		= speedtable[gen][spdoft_tx_train_pat_sel_lane];
   12A3 EC                 5513 	mov	a,r4
   12A4 24 04              5514 	add	a,#_speedtable
   12A6 FE                 5515 	mov	r6,a
   12A7 ED                 5516 	mov	a,r5
   12A8 34 63              5517 	addc	a,#(_speedtable >> 8)
   12AA FF                 5518 	mov	r7,a
   12AB 74 0F              5519 	mov	a,#0x0F
   12AD 2E                 5520 	add	a,r6
   12AE F5 82              5521 	mov	dpl,a
   12B0 E4                 5522 	clr	a
   12B1 3F                 5523 	addc	a,r7
   12B2 F5 83              5524 	mov	dph,a
   12B4 E0                 5525 	movx	a,@dptr
   12B5 90 23 00           5526 	mov	dptr,#_PT_CONTROL0
   12B8 C4                 5527 	swap	a
   12B9 54 30              5528 	anl	a,#(0xf0&0x30)
   12BB F5 F0              5529 	mov	b,a
   12BD E0                 5530 	movx	a,@dptr
   12BE 54 CF              5531 	anl	a,#0xcf
   12C0 45 F0              5532 	orl	a,b
   12C2 F0                 5533 	movx	@dptr,a
                           5534 ;	../../shared/src/spd_ctrl.c:583: reg_TRAIN_PAT_NUM_LANE_8_0_b0		= speedtable[gen][spdoft_train_pat_num_lane];
   12C3 EC                 5535 	mov	a,r4
   12C4 24 04              5536 	add	a,#_speedtable
   12C6 FE                 5537 	mov	r6,a
   12C7 ED                 5538 	mov	a,r5
   12C8 34 63              5539 	addc	a,#(_speedtable >> 8)
   12CA FF                 5540 	mov	r7,a
   12CB 74 10              5541 	mov	a,#0x10
   12CD 2E                 5542 	add	a,r6
   12CE F5 82              5543 	mov	dpl,a
   12D0 E4                 5544 	clr	a
   12D1 3F                 5545 	addc	a,r7
   12D2 F5 83              5546 	mov	dph,a
   12D4 E0                 5547 	movx	a,@dptr
   12D5 90 21 24           5548 	mov	dptr,#_FRAME_SYNC_DET_REG1
   12D8 F0                 5549 	movx	@dptr,a
                           5550 ;	../../shared/src/spd_ctrl.c:584: reg_TRAIN_PAT_NUM_LANE_8_0_b1		= speedtable[gen][spdoft_train_pat_num_lane+1];
   12D9 EC                 5551 	mov	a,r4
   12DA 24 04              5552 	add	a,#_speedtable
   12DC FE                 5553 	mov	r6,a
   12DD ED                 5554 	mov	a,r5
   12DE 34 63              5555 	addc	a,#(_speedtable >> 8)
   12E0 FF                 5556 	mov	r7,a
   12E1 74 11              5557 	mov	a,#0x11
   12E3 2E                 5558 	add	a,r6
   12E4 F5 82              5559 	mov	dpl,a
   12E6 E4                 5560 	clr	a
   12E7 3F                 5561 	addc	a,r7
   12E8 F5 83              5562 	mov	dph,a
   12EA E0                 5563 	movx	a,@dptr
   12EB 90 21 25           5564 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0001)
   12EE 13                 5565 	rrc	a
   12EF E0                 5566 	movx	a,@dptr
   12F0 92 E0              5567 	mov	acc.0,c
   12F2 F0                 5568 	movx	@dptr,a
                           5569 ;	../../shared/src/spd_ctrl.c:585: reg_TX_TRAIN_PAT_TOGGLE_LANE		= speedtable[gen][spdoft_tx_train_pat_toggle_lane];
   12F3 EC                 5570 	mov	a,r4
   12F4 24 04              5571 	add	a,#_speedtable
   12F6 FE                 5572 	mov	r6,a
   12F7 ED                 5573 	mov	a,r5
   12F8 34 63              5574 	addc	a,#(_speedtable >> 8)
   12FA FF                 5575 	mov	r7,a
   12FB 74 12              5576 	mov	a,#0x12
   12FD 2E                 5577 	add	a,r6
   12FE F5 82              5578 	mov	dpl,a
   1300 E4                 5579 	clr	a
   1301 3F                 5580 	addc	a,r7
   1302 F5 83              5581 	mov	dph,a
   1304 E0                 5582 	movx	a,@dptr
   1305 90 26 25           5583 	mov	dptr,#(_TX_TRAIN_PATTTERN_REG0 + 0x0001)
   1308 13                 5584 	rrc	a
   1309 E0                 5585 	movx	a,@dptr
   130A 92 E1              5586 	mov	acc.1,c
   130C F0                 5587 	movx	@dptr,a
                           5588 ;	../../shared/src/spd_ctrl.c:586: reg_PACKET_SYNC_DIS_LANE		= speedtable[gen][spdoft_packet_sync_dis_lane];
   130D EC                 5589 	mov	a,r4
   130E 24 04              5590 	add	a,#_speedtable
   1310 FE                 5591 	mov	r6,a
   1311 ED                 5592 	mov	a,r5
   1312 34 63              5593 	addc	a,#(_speedtable >> 8)
   1314 FF                 5594 	mov	r7,a
   1315 74 13              5595 	mov	a,#0x13
   1317 2E                 5596 	add	a,r6
   1318 F5 82              5597 	mov	dpl,a
   131A E4                 5598 	clr	a
   131B 3F                 5599 	addc	a,r7
   131C F5 83              5600 	mov	dph,a
   131E E0                 5601 	movx	a,@dptr
   131F 90 21 25           5602 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0001)
   1322 13                 5603 	rrc	a
   1323 E0                 5604 	movx	a,@dptr
   1324 92 E7              5605 	mov	acc.7,c
   1326 F0                 5606 	movx	@dptr,a
                           5607 ;	../../shared/src/spd_ctrl.c:587: reg_SYNC_DET_DIS_LANE			= speedtable[gen][spdoft_sync_det_dis_lane];
   1327 EC                 5608 	mov	a,r4
   1328 24 04              5609 	add	a,#_speedtable
   132A FE                 5610 	mov	r6,a
   132B ED                 5611 	mov	a,r5
   132C 34 63              5612 	addc	a,#(_speedtable >> 8)
   132E FF                 5613 	mov	r7,a
   132F 74 14              5614 	mov	a,#0x14
   1331 2E                 5615 	add	a,r6
   1332 F5 82              5616 	mov	dpl,a
   1334 E4                 5617 	clr	a
   1335 3F                 5618 	addc	a,r7
   1336 F5 83              5619 	mov	dph,a
   1338 E0                 5620 	movx	a,@dptr
   1339 90 21 26           5621 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0002)
   133C 13                 5622 	rrc	a
   133D E0                 5623 	movx	a,@dptr
   133E 92 E0              5624 	mov	acc.0,c
   1340 F0                 5625 	movx	@dptr,a
                           5626 ;	../../shared/src/spd_ctrl.c:591: rx_pll_rate				= speedtable[gen][spdoft_pll_rate_sel_rx]; 
   1341 EC                 5627 	mov	a,r4
   1342 24 04              5628 	add	a,#_speedtable
   1344 FE                 5629 	mov	r6,a
   1345 ED                 5630 	mov	a,r5
   1346 34 63              5631 	addc	a,#(_speedtable >> 8)
   1348 FF                 5632 	mov	r7,a
   1349 74 15              5633 	mov	a,#0x15
   134B 2E                 5634 	add	a,r6
   134C F5 82              5635 	mov	dpl,a
   134E E4                 5636 	clr	a
   134F 3F                 5637 	addc	a,r7
   1350 F5 83              5638 	mov	dph,a
   1352 E0                 5639 	movx	a,@dptr
   1353 24 FF              5640 	add	a,#0xff
   1355 92*00              5641 	mov	_rx_pll_rate,c
                           5642 ;	../../shared/src/spd_ctrl.c:592: if(rx_pll_rate>1 || phy_mode==SERDES) rx_pll_rate = 0;
   1357 90 A3 16           5643 	mov	dptr,#(_SYSTEM + 0x0002)
   135A E0                 5644 	movx	a,@dptr
   135B 54 07              5645 	anl	a,#0x07
   135D FE                 5646 	mov	r6,a
   135E BE 04 02           5647 	cjne	r6,#0x04,00156$
   1361 C2*00              5648 	clr	_rx_pll_rate
   1363                    5649 00156$:
                           5650 ;	../../shared/src/spd_ctrl.c:593: reg_RX_CK_SEL_LANE 			= speedtable[gen][spdoft_rx_ck_sel_lane] | (serdes_ring_lane_en & ring_lane_sel);  
   1363 EC                 5651 	mov	a,r4
   1364 24 04              5652 	add	a,#_speedtable
   1366 FE                 5653 	mov	r6,a
   1367 ED                 5654 	mov	a,r5
   1368 34 63              5655 	addc	a,#(_speedtable >> 8)
   136A FF                 5656 	mov	r7,a
   136B 74 16              5657 	mov	a,#0x16
   136D 2E                 5658 	add	a,r6
   136E F5 82              5659 	mov	dpl,a
   1370 E4                 5660 	clr	a
   1371 3F                 5661 	addc	a,r7
   1372 F5 83              5662 	mov	dph,a
   1374 EB                 5663 	mov	a,r3
   1375 52 02              5664 	anl	ar2,a
   1377 E0                 5665 	movx	a,@dptr
   1378 42 02              5666 	orl	ar2,a
   137A 90 02 58           5667 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   137D EA                 5668 	mov	a,r2
   137E 13                 5669 	rrc	a
   137F E0                 5670 	movx	a,@dptr
   1380 92 E4              5671 	mov	acc.4,c
   1382 F0                 5672 	movx	@dptr,a
                           5673 ;	../../shared/src/spd_ctrl.c:594: reg_INTPI_LANE_3_0			= speedtable[gen][spdoft_intpi_lane]; 
   1383 EC                 5674 	mov	a,r4
   1384 24 04              5675 	add	a,#_speedtable
   1386 FA                 5676 	mov	r2,a
   1387 ED                 5677 	mov	a,r5
   1388 34 63              5678 	addc	a,#(_speedtable >> 8)
   138A FB                 5679 	mov	r3,a
   138B 74 1A              5680 	mov	a,#0x1A
   138D 2A                 5681 	add	a,r2
   138E F5 82              5682 	mov	dpl,a
   1390 E4                 5683 	clr	a
   1391 3B                 5684 	addc	a,r3
   1392 F5 83              5685 	mov	dph,a
   1394 E0                 5686 	movx	a,@dptr
   1395 90 00 2C           5687 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_11
   1398 25 E0              5688 	add	a,acc
   139A 54 1E              5689 	anl	a,#0x1e
   139C F5 F0              5690 	mov	b,a
   139E E0                 5691 	movx	a,@dptr
   139F 54 E1              5692 	anl	a,#0xe1
   13A1 45 F0              5693 	orl	a,b
   13A3 F0                 5694 	movx	@dptr,a
                           5695 ;	../../shared/src/spd_ctrl.c:595: reg_INTPR_LANE_1_0			= speedtable[gen][spdoft_intpr_lane];
   13A4 EC                 5696 	mov	a,r4
   13A5 24 04              5697 	add	a,#_speedtable
   13A7 FA                 5698 	mov	r2,a
   13A8 ED                 5699 	mov	a,r5
   13A9 34 63              5700 	addc	a,#(_speedtable >> 8)
   13AB FB                 5701 	mov	r3,a
   13AC 74 1B              5702 	mov	a,#0x1B
   13AE 2A                 5703 	add	a,r2
   13AF F5 82              5704 	mov	dpl,a
   13B1 E4                 5705 	clr	a
   13B2 3B                 5706 	addc	a,r3
   13B3 F5 83              5707 	mov	dph,a
   13B5 E0                 5708 	movx	a,@dptr
   13B6 90 02 14           5709 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_133
   13B9 54 03              5710 	anl	a,#0x03
   13BB F5 F0              5711 	mov	b,a
   13BD E0                 5712 	movx	a,@dptr
   13BE 54 FC              5713 	anl	a,#0xfc
   13C0 45 F0              5714 	orl	a,b
   13C2 F0                 5715 	movx	@dptr,a
                           5716 ;	../../shared/src/spd_ctrl.c:596: reg_DLL_FREQ_SEL_LANE_1_0		= speedtable[gen][spdoft_dll_freq_sel_lane];
   13C3 EC                 5717 	mov	a,r4
   13C4 24 04              5718 	add	a,#_speedtable
   13C6 FA                 5719 	mov	r2,a
   13C7 ED                 5720 	mov	a,r5
   13C8 34 63              5721 	addc	a,#(_speedtable >> 8)
   13CA FB                 5722 	mov	r3,a
   13CB 74 1C              5723 	mov	a,#0x1C
   13CD 2A                 5724 	add	a,r2
   13CE F5 82              5725 	mov	dpl,a
   13D0 E4                 5726 	clr	a
   13D1 3B                 5727 	addc	a,r3
   13D2 F5 83              5728 	mov	dph,a
   13D4 E0                 5729 	movx	a,@dptr
   13D5 90 00 1C           5730 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_7
   13D8 03                 5731 	rr	a
   13D9 03                 5732 	rr	a
   13DA 54 C0              5733 	anl	a,#(0xc0&0xc0)
   13DC F5 F0              5734 	mov	b,a
   13DE E0                 5735 	movx	a,@dptr
   13DF 54 3F              5736 	anl	a,#0x3f
   13E1 45 F0              5737 	orl	a,b
   13E3 F0                 5738 	movx	@dptr,a
                           5739 ;	../../shared/src/spd_ctrl.c:597: if(speedtable[gen][spdoft_dll_freq_sel_lane]&0x04) reg_DLL_FREQ_SEL_LANE_2 = 1;
   13E4 EC                 5740 	mov	a,r4
   13E5 24 04              5741 	add	a,#_speedtable
   13E7 FA                 5742 	mov	r2,a
   13E8 ED                 5743 	mov	a,r5
   13E9 34 63              5744 	addc	a,#(_speedtable >> 8)
   13EB FB                 5745 	mov	r3,a
   13EC 74 1C              5746 	mov	a,#0x1C
   13EE 2A                 5747 	add	a,r2
   13EF F5 82              5748 	mov	dpl,a
   13F1 E4                 5749 	clr	a
   13F2 3B                 5750 	addc	a,r3
   13F3 F5 83              5751 	mov	dph,a
   13F5 E0                 5752 	movx	a,@dptr
   13F6 FA                 5753 	mov	r2,a
   13F7 30 E2 09           5754 	jnb	acc.2,00159$
   13FA 90 00 74           5755 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   13FD E0                 5756 	movx	a,@dptr
   13FE 44 40              5757 	orl	a,#0x40
   1400 F0                 5758 	movx	@dptr,a
   1401 80 07              5759 	sjmp	00160$
   1403                    5760 00159$:
                           5761 ;	../../shared/src/spd_ctrl.c:598: else reg_DLL_FREQ_SEL_LANE_2 = 0;
   1403 90 00 74           5762 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   1406 E0                 5763 	movx	a,@dptr
   1407 54 BF              5764 	anl	a,#0xbf
   1409 F0                 5765 	movx	@dptr,a
   140A                    5766 00160$:
                           5767 ;	../../shared/src/spd_ctrl.c:599: reg_EOM_DLL_FREQ_SEL_LANE_1_0		= speedtable[gen][spdoft_eom_dll_freq_sel_lane];
   140A EC                 5768 	mov	a,r4
   140B 24 04              5769 	add	a,#_speedtable
   140D FA                 5770 	mov	r2,a
   140E ED                 5771 	mov	a,r5
   140F 34 63              5772 	addc	a,#(_speedtable >> 8)
   1411 FB                 5773 	mov	r3,a
   1412 74 1D              5774 	mov	a,#0x1D
   1414 2A                 5775 	add	a,r2
   1415 F5 82              5776 	mov	dpl,a
   1417 E4                 5777 	clr	a
   1418 3B                 5778 	addc	a,r3
   1419 F5 83              5779 	mov	dph,a
   141B E0                 5780 	movx	a,@dptr
   141C 90 00 20           5781 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_8
   141F 54 03              5782 	anl	a,#0x03
   1421 F5 F0              5783 	mov	b,a
   1423 E0                 5784 	movx	a,@dptr
   1424 54 FC              5785 	anl	a,#0xfc
   1426 45 F0              5786 	orl	a,b
   1428 F0                 5787 	movx	@dptr,a
                           5788 ;	../../shared/src/spd_ctrl.c:600: if(speedtable[gen][spdoft_eom_dll_freq_sel_lane]&0x04) reg_EOM_DLL_FREQ_SEL_LANE_2 = 1;
   1429 EC                 5789 	mov	a,r4
   142A 24 04              5790 	add	a,#_speedtable
   142C FA                 5791 	mov	r2,a
   142D ED                 5792 	mov	a,r5
   142E 34 63              5793 	addc	a,#(_speedtable >> 8)
   1430 FB                 5794 	mov	r3,a
   1431 74 1D              5795 	mov	a,#0x1D
   1433 2A                 5796 	add	a,r2
   1434 F5 82              5797 	mov	dpl,a
   1436 E4                 5798 	clr	a
   1437 3B                 5799 	addc	a,r3
   1438 F5 83              5800 	mov	dph,a
   143A E0                 5801 	movx	a,@dptr
   143B FA                 5802 	mov	r2,a
   143C 30 E2 09           5803 	jnb	acc.2,00162$
   143F 90 00 74           5804 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   1442 E0                 5805 	movx	a,@dptr
   1443 44 80              5806 	orl	a,#0x80
   1445 F0                 5807 	movx	@dptr,a
   1446 80 07              5808 	sjmp	00163$
   1448                    5809 00162$:
                           5810 ;	../../shared/src/spd_ctrl.c:601: else reg_EOM_DLL_FREQ_SEL_LANE_2 = 0;
   1448 90 00 74           5811 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   144B E0                 5812 	movx	a,@dptr
   144C 54 7F              5813 	anl	a,#0x7f
   144E F0                 5814 	movx	@dptr,a
   144F                    5815 00163$:
                           5816 ;	../../shared/src/spd_ctrl.c:602: reg_ALIGN90_8G_EN_LANE			= speedtable[gen][spdoft_align90_8g_en_lane];
   144F EC                 5817 	mov	a,r4
   1450 24 04              5818 	add	a,#_speedtable
   1452 FA                 5819 	mov	r2,a
   1453 ED                 5820 	mov	a,r5
   1454 34 63              5821 	addc	a,#(_speedtable >> 8)
   1456 FB                 5822 	mov	r3,a
   1457 74 1E              5823 	mov	a,#0x1E
   1459 2A                 5824 	add	a,r2
   145A F5 82              5825 	mov	dpl,a
   145C E4                 5826 	clr	a
   145D 3B                 5827 	addc	a,r3
   145E F5 83              5828 	mov	dph,a
   1460 E0                 5829 	movx	a,@dptr
   1461 90 00 70           5830 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_28
   1464 13                 5831 	rrc	a
   1465 E0                 5832 	movx	a,@dptr
   1466 92 E3              5833 	mov	acc.3,c
   1468 F0                 5834 	movx	@dptr,a
                           5835 ;	../../shared/src/spd_ctrl.c:603: reg_RX_REG0P9_SPEED_TRACK_CLK_LANE_2_0	= speedtable[gen][spdoft_rx_reg0p9_speed_track_clk_lane];
   1469 EC                 5836 	mov	a,r4
   146A 24 04              5837 	add	a,#_speedtable
   146C FA                 5838 	mov	r2,a
   146D ED                 5839 	mov	a,r5
   146E 34 63              5840 	addc	a,#(_speedtable >> 8)
   1470 FB                 5841 	mov	r3,a
   1471 74 1F              5842 	mov	a,#0x1F
   1473 2A                 5843 	add	a,r2
   1474 F5 82              5844 	mov	dpl,a
   1476 E4                 5845 	clr	a
   1477 3B                 5846 	addc	a,r3
   1478 F5 83              5847 	mov	dph,a
   147A E0                 5848 	movx	a,@dptr
   147B 90 02 38           5849 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   147E C4                 5850 	swap	a
   147F 23                 5851 	rl	a
   1480 54 E0              5852 	anl	a,#(0xe0&0xe0)
   1482 F5 F0              5853 	mov	b,a
   1484 E0                 5854 	movx	a,@dptr
   1485 54 1F              5855 	anl	a,#0x1f
   1487 45 F0              5856 	orl	a,b
   1489 F0                 5857 	movx	@dptr,a
                           5858 ;	../../shared/src/spd_ctrl.c:604: reg_RX_REG0P9_SPEED_TRACK_CLK_HALF_LANE	= speedtable[gen][spdoft_rx_reg0p9_speed_track_clk_half_lane];
   148A EC                 5859 	mov	a,r4
   148B 24 04              5860 	add	a,#_speedtable
   148D FA                 5861 	mov	r2,a
   148E ED                 5862 	mov	a,r5
   148F 34 63              5863 	addc	a,#(_speedtable >> 8)
   1491 FB                 5864 	mov	r3,a
   1492 74 20              5865 	mov	a,#0x20
   1494 2A                 5866 	add	a,r2
   1495 F5 82              5867 	mov	dpl,a
   1497 E4                 5868 	clr	a
   1498 3B                 5869 	addc	a,r3
   1499 F5 83              5870 	mov	dph,a
   149B E0                 5871 	movx	a,@dptr
   149C 90 02 38           5872 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   149F 13                 5873 	rrc	a
   14A0 E0                 5874 	movx	a,@dptr
   14A1 92 E4              5875 	mov	acc.4,c
   14A3 F0                 5876 	movx	@dptr,a
                           5877 ;	../../shared/src/spd_ctrl.c:605: reg_RX_SELMUFI_LANE_2_0			= speedtable[gen][spdoft_rx_selmufi_lane];
   14A4 EC                 5878 	mov	a,r4
   14A5 24 04              5879 	add	a,#_speedtable
   14A7 FA                 5880 	mov	r2,a
   14A8 ED                 5881 	mov	a,r5
   14A9 34 63              5882 	addc	a,#(_speedtable >> 8)
   14AB FB                 5883 	mov	r3,a
   14AC 74 22              5884 	mov	a,#0x22
   14AE 2A                 5885 	add	a,r2
   14AF F5 82              5886 	mov	dpl,a
   14B1 E4                 5887 	clr	a
   14B2 3B                 5888 	addc	a,r3
   14B3 F5 83              5889 	mov	dph,a
   14B5 E0                 5890 	movx	a,@dptr
   14B6 90 21 65           5891 	mov	dptr,#(_DTL_REG1 + 0x0001)
   14B9 25 E0              5892 	add	a,acc
   14BB 25 E0              5893 	add	a,acc
   14BD 54 1C              5894 	anl	a,#0x1c
   14BF F5 F0              5895 	mov	b,a
   14C1 E0                 5896 	movx	a,@dptr
   14C2 54 E3              5897 	anl	a,#0xe3
   14C4 45 F0              5898 	orl	a,b
   14C6 F0                 5899 	movx	@dptr,a
                           5900 ;	../../shared/src/spd_ctrl.c:606: reg_REG_SELMUPI_LANE_3_0		= speedtable[gen][spdoft_reg_selmupi_lane];
   14C7 EC                 5901 	mov	a,r4
   14C8 24 04              5902 	add	a,#_speedtable
   14CA FA                 5903 	mov	r2,a
   14CB ED                 5904 	mov	a,r5
   14CC 34 63              5905 	addc	a,#(_speedtable >> 8)
   14CE FB                 5906 	mov	r3,a
   14CF 74 24              5907 	mov	a,#0x24
   14D1 2A                 5908 	add	a,r2
   14D2 F5 82              5909 	mov	dpl,a
   14D4 E4                 5910 	clr	a
   14D5 3B                 5911 	addc	a,r3
   14D6 F5 83              5912 	mov	dph,a
   14D8 E0                 5913 	movx	a,@dptr
   14D9 90 02 2C           5914 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_139
   14DC 54 0F              5915 	anl	a,#0x0f
   14DE F5 F0              5916 	mov	b,a
   14E0 E0                 5917 	movx	a,@dptr
   14E1 54 F0              5918 	anl	a,#0xf0
   14E3 45 F0              5919 	orl	a,b
   14E5 F0                 5920 	movx	@dptr,a
                           5921 ;	../../shared/src/spd_ctrl.c:607: reg_REG_SELMUPF_LANE_3_0		= speedtable[gen][spdoft_reg_selmupf_lane];
   14E6 EC                 5922 	mov	a,r4
   14E7 24 04              5923 	add	a,#_speedtable
   14E9 FA                 5924 	mov	r2,a
   14EA ED                 5925 	mov	a,r5
   14EB 34 63              5926 	addc	a,#(_speedtable >> 8)
   14ED FB                 5927 	mov	r3,a
   14EE 74 25              5928 	mov	a,#0x25
   14F0 2A                 5929 	add	a,r2
   14F1 F5 82              5930 	mov	dpl,a
   14F3 E4                 5931 	clr	a
   14F4 3B                 5932 	addc	a,r3
   14F5 F5 83              5933 	mov	dph,a
   14F7 E0                 5934 	movx	a,@dptr
   14F8 90 02 30           5935 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_140
   14FB C4                 5936 	swap	a
   14FC 54 F0              5937 	anl	a,#(0xf0&0xf0)
   14FE F5 F0              5938 	mov	b,a
   1500 E0                 5939 	movx	a,@dptr
   1501 54 0F              5940 	anl	a,#0x0f
   1503 45 F0              5941 	orl	a,b
   1505 F0                 5942 	movx	@dptr,a
                           5943 ;	../../shared/src/spd_ctrl.c:608: reg_DTL_CLK_MODE_LANE_1_0		= speedtable[gen][spdoft_dtl_clk_mode_lane];
   1506 EC                 5944 	mov	a,r4
   1507 24 04              5945 	add	a,#_speedtable
   1509 FA                 5946 	mov	r2,a
   150A ED                 5947 	mov	a,r5
   150B 34 63              5948 	addc	a,#(_speedtable >> 8)
   150D FB                 5949 	mov	r3,a
   150E 74 2A              5950 	mov	a,#0x2A
   1510 2A                 5951 	add	a,r2
   1511 F5 82              5952 	mov	dpl,a
   1513 E4                 5953 	clr	a
   1514 3B                 5954 	addc	a,r3
   1515 F5 83              5955 	mov	dph,a
   1517 E0                 5956 	movx	a,@dptr
   1518 90 21 63           5957 	mov	dptr,#(_DTL_REG0 + 0x0003)
   151B C4                 5958 	swap	a
   151C 54 30              5959 	anl	a,#(0xf0&0x30)
   151E F5 F0              5960 	mov	b,a
   1520 E0                 5961 	movx	a,@dptr
   1521 54 CF              5962 	anl	a,#0xcf
   1523 45 F0              5963 	orl	a,b
   1525 F0                 5964 	movx	@dptr,a
                           5965 ;	../../shared/src/spd_ctrl.c:609: reg_RX_FOFFSET_EXTRA_M_LANE_13_0_b0	= speedtable[gen][spdoft_rx_foffset_extra_m_lane];
   1526 EC                 5966 	mov	a,r4
   1527 24 04              5967 	add	a,#_speedtable
   1529 FA                 5968 	mov	r2,a
   152A ED                 5969 	mov	a,r5
   152B 34 63              5970 	addc	a,#(_speedtable >> 8)
   152D FB                 5971 	mov	r3,a
   152E 74 2B              5972 	mov	a,#0x2B
   1530 2A                 5973 	add	a,r2
   1531 F5 82              5974 	mov	dpl,a
   1533 E4                 5975 	clr	a
   1534 3B                 5976 	addc	a,r3
   1535 F5 83              5977 	mov	dph,a
   1537 E0                 5978 	movx	a,@dptr
   1538 90 21 68           5979 	mov	dptr,#_DTL_REG2
   153B F0                 5980 	movx	@dptr,a
                           5981 ;	../../shared/src/spd_ctrl.c:610: reg_RX_FOFFSET_EXTRA_M_LANE_13_0_b1	= speedtable[gen][spdoft_rx_foffset_extra_m_lane+1];
   153C EC                 5982 	mov	a,r4
   153D 24 04              5983 	add	a,#_speedtable
   153F FA                 5984 	mov	r2,a
   1540 ED                 5985 	mov	a,r5
   1541 34 63              5986 	addc	a,#(_speedtable >> 8)
   1543 FB                 5987 	mov	r3,a
   1544 74 2C              5988 	mov	a,#0x2C
   1546 2A                 5989 	add	a,r2
   1547 F5 82              5990 	mov	dpl,a
   1549 E4                 5991 	clr	a
   154A 3B                 5992 	addc	a,r3
   154B F5 83              5993 	mov	dph,a
   154D E0                 5994 	movx	a,@dptr
   154E 90 21 69           5995 	mov	dptr,#(_DTL_REG2 + 0x0001)
   1551 54 3F              5996 	anl	a,#0x3f
   1553 F5 F0              5997 	mov	b,a
   1555 E0                 5998 	movx	a,@dptr
   1556 54 C0              5999 	anl	a,#0xc0
   1558 45 F0              6000 	orl	a,b
   155A F0                 6001 	movx	@dptr,a
                           6002 ;	../../shared/src/spd_ctrl.c:611: reg_INIT_RXFOFFS_LANE_9_0_b0		= speedtable[gen][spdoft_init_rxfoffs_lane];
   155B EC                 6003 	mov	a,r4
   155C 24 04              6004 	add	a,#_speedtable
   155E FA                 6005 	mov	r2,a
   155F ED                 6006 	mov	a,r5
   1560 34 63              6007 	addc	a,#(_speedtable >> 8)
   1562 FB                 6008 	mov	r3,a
   1563 74 2D              6009 	mov	a,#0x2D
   1565 2A                 6010 	add	a,r2
   1566 F5 82              6011 	mov	dpl,a
   1568 E4                 6012 	clr	a
   1569 3B                 6013 	addc	a,r3
   156A F5 83              6014 	mov	dph,a
   156C E0                 6015 	movx	a,@dptr
   156D 90 21 64           6016 	mov	dptr,#_DTL_REG1
   1570 F0                 6017 	movx	@dptr,a
                           6018 ;	../../shared/src/spd_ctrl.c:612: reg_INIT_RXFOFFS_LANE_9_0_b1		= speedtable[gen][spdoft_init_rxfoffs_lane+1];
   1571 EC                 6019 	mov	a,r4
   1572 24 04              6020 	add	a,#_speedtable
   1574 FA                 6021 	mov	r2,a
   1575 ED                 6022 	mov	a,r5
   1576 34 63              6023 	addc	a,#(_speedtable >> 8)
   1578 FB                 6024 	mov	r3,a
   1579 74 2E              6025 	mov	a,#0x2E
   157B 2A                 6026 	add	a,r2
   157C F5 82              6027 	mov	dpl,a
   157E E4                 6028 	clr	a
   157F 3B                 6029 	addc	a,r3
   1580 F5 83              6030 	mov	dph,a
   1582 E0                 6031 	movx	a,@dptr
   1583 90 21 65           6032 	mov	dptr,#(_DTL_REG1 + 0x0001)
   1586 54 03              6033 	anl	a,#0x03
   1588 F5 F0              6034 	mov	b,a
   158A E0                 6035 	movx	a,@dptr
   158B 54 FC              6036 	anl	a,#0xfc
   158D 45 F0              6037 	orl	a,b
   158F F0                 6038 	movx	@dptr,a
                           6039 ;	../../shared/src/spd_ctrl.c:615: reg_RXCLK_25M_CTRL_LANE_1_0		= speedtable[gen][spdoft_rx_rxclk_25m_ctrl_lane];
   1590 EC                 6040 	mov	a,r4
   1591 24 04              6041 	add	a,#_speedtable
   1593 FA                 6042 	mov	r2,a
   1594 ED                 6043 	mov	a,r5
   1595 34 63              6044 	addc	a,#(_speedtable >> 8)
   1597 FB                 6045 	mov	r3,a
   1598 74 26              6046 	mov	a,#0x26
   159A 2A                 6047 	add	a,r2
   159B F5 82              6048 	mov	dpl,a
   159D E4                 6049 	clr	a
   159E 3B                 6050 	addc	a,r3
   159F F5 83              6051 	mov	dph,a
   15A1 E0                 6052 	movx	a,@dptr
   15A2 90 02 60           6053 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   15A5 25 E0              6054 	add	a,acc
   15A7 54 06              6055 	anl	a,#0x06
   15A9 F5 F0              6056 	mov	b,a
   15AB E0                 6057 	movx	a,@dptr
   15AC 54 F9              6058 	anl	a,#0xf9
   15AE 45 F0              6059 	orl	a,b
   15B0 F0                 6060 	movx	@dptr,a
                           6061 ;	../../shared/src/spd_ctrl.c:616: reg_RXCLK_25M_DIV1P5_EN_LANE		= speedtable[gen][spdoft_rx_rxclk_25m_div1p5_en_lane];
   15B1 EC                 6062 	mov	a,r4
   15B2 24 04              6063 	add	a,#_speedtable
   15B4 FA                 6064 	mov	r2,a
   15B5 ED                 6065 	mov	a,r5
   15B6 34 63              6066 	addc	a,#(_speedtable >> 8)
   15B8 FB                 6067 	mov	r3,a
   15B9 74 27              6068 	mov	a,#0x27
   15BB 2A                 6069 	add	a,r2
   15BC F5 82              6070 	mov	dpl,a
   15BE E4                 6071 	clr	a
   15BF 3B                 6072 	addc	a,r3
   15C0 F5 83              6073 	mov	dph,a
   15C2 E0                 6074 	movx	a,@dptr
   15C3 90 02 60           6075 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   15C6 13                 6076 	rrc	a
   15C7 E0                 6077 	movx	a,@dptr
   15C8 92 E0              6078 	mov	acc.0,c
   15CA F0                 6079 	movx	@dptr,a
                           6080 ;	../../shared/src/spd_ctrl.c:617: reg_RXCLK_25M_DIV_LANE_7_0		= speedtable[gen][spdoft_rx_rxclk_25m_div_lane];
   15CB EC                 6081 	mov	a,r4
   15CC 24 04              6082 	add	a,#_speedtable
   15CE FA                 6083 	mov	r2,a
   15CF ED                 6084 	mov	a,r5
   15D0 34 63              6085 	addc	a,#(_speedtable >> 8)
   15D2 FB                 6086 	mov	r3,a
   15D3 74 28              6087 	mov	a,#0x28
   15D5 2A                 6088 	add	a,r2
   15D6 F5 82              6089 	mov	dpl,a
   15D8 E4                 6090 	clr	a
   15D9 3B                 6091 	addc	a,r3
   15DA F5 83              6092 	mov	dph,a
   15DC E0                 6093 	movx	a,@dptr
   15DD 90 02 68           6094 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_154
   15E0 F0                 6095 	movx	@dptr,a
                           6096 ;	../../shared/src/spd_ctrl.c:618: reg_RXCLK_25M_FIX_DIV_EN_LANE		= speedtable[gen][spdoft_rx_rxclk_25m_fix_div_en_lane];
   15E1 EC                 6097 	mov	a,r4
   15E2 24 04              6098 	add	a,#_speedtable
   15E4 FA                 6099 	mov	r2,a
   15E5 ED                 6100 	mov	a,r5
   15E6 34 63              6101 	addc	a,#(_speedtable >> 8)
   15E8 FB                 6102 	mov	r3,a
   15E9 74 29              6103 	mov	a,#0x29
   15EB 2A                 6104 	add	a,r2
   15EC F5 82              6105 	mov	dpl,a
   15EE E4                 6106 	clr	a
   15EF 3B                 6107 	addc	a,r3
   15F0 F5 83              6108 	mov	dph,a
   15F2 E0                 6109 	movx	a,@dptr
   15F3 90 02 60           6110 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   15F6 13                 6111 	rrc	a
   15F7 E0                 6112 	movx	a,@dptr
   15F8 92 E5              6113 	mov	acc.5,c
   15FA F0                 6114 	movx	@dptr,a
                           6115 ;	../../shared/src/spd_ctrl.c:622: rxdll_temp_a_lane = speedtable[gen][spdoft_rxdll_temp_a_lane];
   15FB EC                 6116 	mov	a,r4
   15FC 24 04              6117 	add	a,#_speedtable
   15FE FA                 6118 	mov	r2,a
   15FF ED                 6119 	mov	a,r5
   1600 34 63              6120 	addc	a,#(_speedtable >> 8)
   1602 FB                 6121 	mov	r3,a
   1603 74 44              6122 	mov	a,#0x44
   1605 2A                 6123 	add	a,r2
   1606 F5 82              6124 	mov	dpl,a
   1608 E4                 6125 	clr	a
   1609 3B                 6126 	addc	a,r3
   160A F5 83              6127 	mov	dph,a
   160C E0                 6128 	movx	a,@dptr
   160D 90s00r00           6129 	mov	dptr,#_rxdll_temp_a_lane
   1610 F0                 6130 	movx	@dptr,a
                           6131 ;	../../shared/src/spd_ctrl.c:623: rxdll_temp_b_lane = speedtable[gen][spdoft_rxdll_temp_b_lane];
   1611 EC                 6132 	mov	a,r4
   1612 24 04              6133 	add	a,#_speedtable
   1614 FA                 6134 	mov	r2,a
   1615 ED                 6135 	mov	a,r5
   1616 34 63              6136 	addc	a,#(_speedtable >> 8)
   1618 FB                 6137 	mov	r3,a
   1619 74 45              6138 	mov	a,#0x45
   161B 2A                 6139 	add	a,r2
   161C F5 82              6140 	mov	dpl,a
   161E E4                 6141 	clr	a
   161F 3B                 6142 	addc	a,r3
   1620 F5 83              6143 	mov	dph,a
   1622 E0                 6144 	movx	a,@dptr
   1623 90s00r00           6145 	mov	dptr,#_rxdll_temp_b_lane
   1626 F0                 6146 	movx	@dptr,a
                           6147 ;	../../shared/src/spd_ctrl.c:626: reg_PATH_DISABLE_EDGE_LANE		= speedtable[gen][spdoft_path_disable_edge_lane];
   1627 EC                 6148 	mov	a,r4
   1628 24 04              6149 	add	a,#_speedtable
   162A FA                 6150 	mov	r2,a
   162B ED                 6151 	mov	a,r5
   162C 34 63              6152 	addc	a,#(_speedtable >> 8)
   162E FB                 6153 	mov	r3,a
   162F 74 37              6154 	mov	a,#0x37
   1631 2A                 6155 	add	a,r2
   1632 F5 82              6156 	mov	dpl,a
   1634 E4                 6157 	clr	a
   1635 3B                 6158 	addc	a,r3
   1636 F5 83              6159 	mov	dph,a
   1638 E0                 6160 	movx	a,@dptr
   1639 90 00 4C           6161 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   163C 13                 6162 	rrc	a
   163D E0                 6163 	movx	a,@dptr
   163E 92 E1              6164 	mov	acc.1,c
   1640 F0                 6165 	movx	@dptr,a
                           6166 ;	../../shared/src/spd_ctrl.c:627: reg_ANA_RX_DFE_F1_POL_EN_D_LANE		= speedtable[gen][spdoft_dfe_f1_pol_en_d_lane];
   1641 EC                 6167 	mov	a,r4
   1642 24 04              6168 	add	a,#_speedtable
   1644 FA                 6169 	mov	r2,a
   1645 ED                 6170 	mov	a,r5
   1646 34 63              6171 	addc	a,#(_speedtable >> 8)
   1648 FB                 6172 	mov	r3,a
   1649 74 38              6173 	mov	a,#0x38
   164B 2A                 6174 	add	a,r2
   164C F5 82              6175 	mov	dpl,a
   164E E4                 6176 	clr	a
   164F 3B                 6177 	addc	a,r3
   1650 F5 83              6178 	mov	dph,a
   1652 E0                 6179 	movx	a,@dptr
   1653 90 24 19           6180 	mov	dptr,#(_DFE_ANA_REG0 + 0x0001)
   1656 13                 6181 	rrc	a
   1657 E0                 6182 	movx	a,@dptr
   1658 92 E2              6183 	mov	acc.2,c
   165A F0                 6184 	movx	@dptr,a
                           6185 ;	../../shared/src/spd_ctrl.c:628: reg_ANA_RX_DFE_F1_POL_EN_S_LANE		= speedtable[gen][spdoft_dfe_f1_pol_en_s_lane];
   165B EC                 6186 	mov	a,r4
   165C 24 04              6187 	add	a,#_speedtable
   165E FA                 6188 	mov	r2,a
   165F ED                 6189 	mov	a,r5
   1660 34 63              6190 	addc	a,#(_speedtable >> 8)
   1662 FB                 6191 	mov	r3,a
   1663 74 39              6192 	mov	a,#0x39
   1665 2A                 6193 	add	a,r2
   1666 F5 82              6194 	mov	dpl,a
   1668 E4                 6195 	clr	a
   1669 3B                 6196 	addc	a,r3
   166A F5 83              6197 	mov	dph,a
   166C E0                 6198 	movx	a,@dptr
   166D 90 24 19           6199 	mov	dptr,#(_DFE_ANA_REG0 + 0x0001)
   1670 13                 6200 	rrc	a
   1671 E0                 6201 	movx	a,@dptr
   1672 92 E3              6202 	mov	acc.3,c
   1674 F0                 6203 	movx	@dptr,a
                           6204 ;	../../shared/src/spd_ctrl.c:629: reg_ANA_RX_DFE_F1_POL_D_LANE		= speedtable[gen][spdoft_dfe_f1_pol_d_lane];
   1675 EC                 6205 	mov	a,r4
   1676 24 04              6206 	add	a,#_speedtable
   1678 FA                 6207 	mov	r2,a
   1679 ED                 6208 	mov	a,r5
   167A 34 63              6209 	addc	a,#(_speedtable >> 8)
   167C FB                 6210 	mov	r3,a
   167D 74 3A              6211 	mov	a,#0x3A
   167F 2A                 6212 	add	a,r2
   1680 F5 82              6213 	mov	dpl,a
   1682 E4                 6214 	clr	a
   1683 3B                 6215 	addc	a,r3
   1684 F5 83              6216 	mov	dph,a
   1686 E0                 6217 	movx	a,@dptr
   1687 90 24 1A           6218 	mov	dptr,#(_DFE_ANA_REG0 + 0x0002)
   168A 13                 6219 	rrc	a
   168B E0                 6220 	movx	a,@dptr
   168C 92 E2              6221 	mov	acc.2,c
   168E F0                 6222 	movx	@dptr,a
                           6223 ;	../../shared/src/spd_ctrl.c:630: reg_ANA_RX_DFE_F1_POL_S_LANE		= speedtable[gen][spdoft_dfe_f1_pol_s_lane];
   168F EC                 6224 	mov	a,r4
   1690 24 04              6225 	add	a,#_speedtable
   1692 FA                 6226 	mov	r2,a
   1693 ED                 6227 	mov	a,r5
   1694 34 63              6228 	addc	a,#(_speedtable >> 8)
   1696 FB                 6229 	mov	r3,a
   1697 74 3B              6230 	mov	a,#0x3B
   1699 2A                 6231 	add	a,r2
   169A F5 82              6232 	mov	dpl,a
   169C E4                 6233 	clr	a
   169D 3B                 6234 	addc	a,r3
   169E F5 83              6235 	mov	dph,a
   16A0 E0                 6236 	movx	a,@dptr
   16A1 90 24 1A           6237 	mov	dptr,#(_DFE_ANA_REG0 + 0x0002)
   16A4 13                 6238 	rrc	a
   16A5 E0                 6239 	movx	a,@dptr
   16A6 92 E3              6240 	mov	acc.3,c
   16A8 F0                 6241 	movx	@dptr,a
                           6242 ;	../../shared/src/spd_ctrl.c:631: reg_ANA_RX_DFE_F1_POL_EN_D_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_en_d_force_lane];
   16A9 EC                 6243 	mov	a,r4
   16AA 24 04              6244 	add	a,#_speedtable
   16AC FA                 6245 	mov	r2,a
   16AD ED                 6246 	mov	a,r5
   16AE 34 63              6247 	addc	a,#(_speedtable >> 8)
   16B0 FB                 6248 	mov	r3,a
   16B1 74 3C              6249 	mov	a,#0x3C
   16B3 2A                 6250 	add	a,r2
   16B4 F5 82              6251 	mov	dpl,a
   16B6 E4                 6252 	clr	a
   16B7 3B                 6253 	addc	a,r3
   16B8 F5 83              6254 	mov	dph,a
   16BA E0                 6255 	movx	a,@dptr
   16BB 90 24 1D           6256 	mov	dptr,#(_DFE_ANA_REG1 + 0x0001)
   16BE 13                 6257 	rrc	a
   16BF E0                 6258 	movx	a,@dptr
   16C0 92 E2              6259 	mov	acc.2,c
   16C2 F0                 6260 	movx	@dptr,a
                           6261 ;	../../shared/src/spd_ctrl.c:632: reg_ANA_RX_DFE_F1_POL_EN_S_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_en_s_force_lane];
   16C3 EC                 6262 	mov	a,r4
   16C4 24 04              6263 	add	a,#_speedtable
   16C6 FA                 6264 	mov	r2,a
   16C7 ED                 6265 	mov	a,r5
   16C8 34 63              6266 	addc	a,#(_speedtable >> 8)
   16CA FB                 6267 	mov	r3,a
   16CB 74 3D              6268 	mov	a,#0x3D
   16CD 2A                 6269 	add	a,r2
   16CE F5 82              6270 	mov	dpl,a
   16D0 E4                 6271 	clr	a
   16D1 3B                 6272 	addc	a,r3
   16D2 F5 83              6273 	mov	dph,a
   16D4 E0                 6274 	movx	a,@dptr
   16D5 90 24 1D           6275 	mov	dptr,#(_DFE_ANA_REG1 + 0x0001)
   16D8 13                 6276 	rrc	a
   16D9 E0                 6277 	movx	a,@dptr
   16DA 92 E3              6278 	mov	acc.3,c
   16DC F0                 6279 	movx	@dptr,a
                           6280 ;	../../shared/src/spd_ctrl.c:633: reg_ANA_RX_DFE_F1_POL_D_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_d_force_lane];
   16DD EC                 6281 	mov	a,r4
   16DE 24 04              6282 	add	a,#_speedtable
   16E0 FA                 6283 	mov	r2,a
   16E1 ED                 6284 	mov	a,r5
   16E2 34 63              6285 	addc	a,#(_speedtable >> 8)
   16E4 FB                 6286 	mov	r3,a
   16E5 74 3E              6287 	mov	a,#0x3E
   16E7 2A                 6288 	add	a,r2
   16E8 F5 82              6289 	mov	dpl,a
   16EA E4                 6290 	clr	a
   16EB 3B                 6291 	addc	a,r3
   16EC F5 83              6292 	mov	dph,a
   16EE E0                 6293 	movx	a,@dptr
   16EF 90 24 1E           6294 	mov	dptr,#(_DFE_ANA_REG1 + 0x0002)
   16F2 13                 6295 	rrc	a
   16F3 E0                 6296 	movx	a,@dptr
   16F4 92 E2              6297 	mov	acc.2,c
   16F6 F0                 6298 	movx	@dptr,a
                           6299 ;	../../shared/src/spd_ctrl.c:634: reg_ANA_RX_DFE_F1_POL_S_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_s_force_lane];
   16F7 EC                 6300 	mov	a,r4
   16F8 24 04              6301 	add	a,#_speedtable
   16FA FA                 6302 	mov	r2,a
   16FB ED                 6303 	mov	a,r5
   16FC 34 63              6304 	addc	a,#(_speedtable >> 8)
   16FE FB                 6305 	mov	r3,a
   16FF 74 3F              6306 	mov	a,#0x3F
   1701 2A                 6307 	add	a,r2
   1702 F5 82              6308 	mov	dpl,a
   1704 E4                 6309 	clr	a
   1705 3B                 6310 	addc	a,r3
   1706 F5 83              6311 	mov	dph,a
   1708 E0                 6312 	movx	a,@dptr
   1709 90 24 1E           6313 	mov	dptr,#(_DFE_ANA_REG1 + 0x0002)
   170C 13                 6314 	rrc	a
   170D E0                 6315 	movx	a,@dptr
   170E 92 E3              6316 	mov	acc.3,c
   1710 F0                 6317 	movx	@dptr,a
                           6318 ;	../../shared/src/spd_ctrl.c:635: reg_DFE_FULL_RATE_MODE_LANE		= speedtable[gen][spdoft_reg_dfe_full_rate_mode_lane];
   1711 EC                 6319 	mov	a,r4
   1712 24 04              6320 	add	a,#_speedtable
   1714 FA                 6321 	mov	r2,a
   1715 ED                 6322 	mov	a,r5
   1716 34 63              6323 	addc	a,#(_speedtable >> 8)
   1718 FB                 6324 	mov	r3,a
   1719 74 40              6325 	mov	a,#0x40
   171B 2A                 6326 	add	a,r2
   171C F5 82              6327 	mov	dpl,a
   171E E4                 6328 	clr	a
   171F 3B                 6329 	addc	a,r3
   1720 F5 83              6330 	mov	dph,a
   1722 E0                 6331 	movx	a,@dptr
   1723 90 24 0D           6332 	mov	dptr,#(_DFE_CTRL_REG3 + 0x0001)
   1726 13                 6333 	rrc	a
   1727 E0                 6334 	movx	a,@dptr
   1728 92 E0              6335 	mov	acc.0,c
   172A F0                 6336 	movx	@dptr,a
                           6337 ;	../../shared/src/spd_ctrl.c:638: reg_PU_F1N_S_O_LANE			= speedtable[gen][spdoft_pu_f1n_s_o_lane];
   172B EC                 6338 	mov	a,r4
   172C 24 04              6339 	add	a,#_speedtable
   172E FA                 6340 	mov	r2,a
   172F ED                 6341 	mov	a,r5
   1730 34 63              6342 	addc	a,#(_speedtable >> 8)
   1732 FB                 6343 	mov	r3,a
   1733 74 36              6344 	mov	a,#0x36
   1735 2A                 6345 	add	a,r2
   1736 F5 82              6346 	mov	dpl,a
   1738 E4                 6347 	clr	a
   1739 3B                 6348 	addc	a,r3
   173A F5 83              6349 	mov	dph,a
   173C E0                 6350 	movx	a,@dptr
   173D 90 00 60           6351 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   1740 13                 6352 	rrc	a
   1741 E0                 6353 	movx	a,@dptr
   1742 92 E4              6354 	mov	acc.4,c
   1744 F0                 6355 	movx	@dptr,a
                           6356 ;	../../shared/src/spd_ctrl.c:639: reg_PU_F1N_D_O_LANE			= speedtable[gen][spdoft_pu_f1n_d_o_lane];
   1745 EC                 6357 	mov	a,r4
   1746 24 04              6358 	add	a,#_speedtable
   1748 FA                 6359 	mov	r2,a
   1749 ED                 6360 	mov	a,r5
   174A 34 63              6361 	addc	a,#(_speedtable >> 8)
   174C FB                 6362 	mov	r3,a
   174D 74 34              6363 	mov	a,#0x34
   174F 2A                 6364 	add	a,r2
   1750 F5 82              6365 	mov	dpl,a
   1752 E4                 6366 	clr	a
   1753 3B                 6367 	addc	a,r3
   1754 F5 83              6368 	mov	dph,a
   1756 E0                 6369 	movx	a,@dptr
   1757 90 00 60           6370 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   175A 13                 6371 	rrc	a
   175B E0                 6372 	movx	a,@dptr
   175C 92 E6              6373 	mov	acc.6,c
   175E F0                 6374 	movx	@dptr,a
                           6375 ;	../../shared/src/spd_ctrl.c:640: reg_PU_F1N_S_E_LANE			= speedtable[gen][spdoft_pu_f1n_s_e_lane];
   175F EC                 6376 	mov	a,r4
   1760 24 04              6377 	add	a,#_speedtable
   1762 FA                 6378 	mov	r2,a
   1763 ED                 6379 	mov	a,r5
   1764 34 63              6380 	addc	a,#(_speedtable >> 8)
   1766 FB                 6381 	mov	r3,a
   1767 74 32              6382 	mov	a,#0x32
   1769 2A                 6383 	add	a,r2
   176A F5 82              6384 	mov	dpl,a
   176C E4                 6385 	clr	a
   176D 3B                 6386 	addc	a,r3
   176E F5 83              6387 	mov	dph,a
   1770 E0                 6388 	movx	a,@dptr
   1771 90 00 5C           6389 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   1774 13                 6390 	rrc	a
   1775 E0                 6391 	movx	a,@dptr
   1776 92 E0              6392 	mov	acc.0,c
   1778 F0                 6393 	movx	@dptr,a
                           6394 ;	../../shared/src/spd_ctrl.c:641: reg_PU_F1N_D_E_LANE			= speedtable[gen][spdoft_pu_f1n_d_e_lane];
   1779 EC                 6395 	mov	a,r4
   177A 24 04              6396 	add	a,#_speedtable
   177C FA                 6397 	mov	r2,a
   177D ED                 6398 	mov	a,r5
   177E 34 63              6399 	addc	a,#(_speedtable >> 8)
   1780 FB                 6400 	mov	r3,a
   1781 74 30              6401 	mov	a,#0x30
   1783 2A                 6402 	add	a,r2
   1784 F5 82              6403 	mov	dpl,a
   1786 E4                 6404 	clr	a
   1787 3B                 6405 	addc	a,r3
   1788 F5 83              6406 	mov	dph,a
   178A E0                 6407 	movx	a,@dptr
   178B 90 00 5C           6408 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   178E 13                 6409 	rrc	a
   178F E0                 6410 	movx	a,@dptr
   1790 92 E2              6411 	mov	acc.2,c
   1792 F0                 6412 	movx	@dptr,a
                           6413 ;	../../shared/src/spd_ctrl.c:642: reg_PU_F1P_S_E_LANE			= speedtable[gen][spdoft_pu_f1p_s_e_lane];
   1793 EC                 6414 	mov	a,r4
   1794 24 04              6415 	add	a,#_speedtable
   1796 FA                 6416 	mov	r2,a
   1797 ED                 6417 	mov	a,r5
   1798 34 63              6418 	addc	a,#(_speedtable >> 8)
   179A FB                 6419 	mov	r3,a
   179B 74 31              6420 	mov	a,#0x31
   179D 2A                 6421 	add	a,r2
   179E F5 82              6422 	mov	dpl,a
   17A0 E4                 6423 	clr	a
   17A1 3B                 6424 	addc	a,r3
   17A2 F5 83              6425 	mov	dph,a
   17A4 E0                 6426 	movx	a,@dptr
   17A5 FA                 6427 	mov	r2,a
   17A6 90 00 5C           6428 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   17A9 13                 6429 	rrc	a
   17AA E0                 6430 	movx	a,@dptr
   17AB 92 E1              6431 	mov	acc.1,c
   17AD F0                 6432 	movx	@dptr,a
   17AE                    6433 00165$:
                           6434 ;	../../shared/src/spd_ctrl.c:645: reg_PU_F1P_S_O_LANE			= speedtable[gen][spdoft_pu_f1p_s_o_lane];
   17AE EC                 6435 	mov	a,r4
   17AF 24 04              6436 	add	a,#_speedtable
   17B1 FA                 6437 	mov	r2,a
   17B2 ED                 6438 	mov	a,r5
   17B3 34 63              6439 	addc	a,#(_speedtable >> 8)
   17B5 FB                 6440 	mov	r3,a
   17B6 74 35              6441 	mov	a,#0x35
   17B8 2A                 6442 	add	a,r2
   17B9 F5 82              6443 	mov	dpl,a
   17BB E4                 6444 	clr	a
   17BC 3B                 6445 	addc	a,r3
   17BD F5 83              6446 	mov	dph,a
   17BF E0                 6447 	movx	a,@dptr
   17C0 90 00 60           6448 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   17C3 13                 6449 	rrc	a
   17C4 E0                 6450 	movx	a,@dptr
   17C5 92 E5              6451 	mov	acc.5,c
   17C7 F0                 6452 	movx	@dptr,a
                           6453 ;	../../shared/src/spd_ctrl.c:646: reg_PU_F1P_D_O_LANE			= speedtable[gen][spdoft_pu_f1p_d_o_lane];
   17C8 EC                 6454 	mov	a,r4
   17C9 24 04              6455 	add	a,#_speedtable
   17CB FA                 6456 	mov	r2,a
   17CC ED                 6457 	mov	a,r5
   17CD 34 63              6458 	addc	a,#(_speedtable >> 8)
   17CF FB                 6459 	mov	r3,a
   17D0 74 33              6460 	mov	a,#0x33
   17D2 2A                 6461 	add	a,r2
   17D3 F5 82              6462 	mov	dpl,a
   17D5 E4                 6463 	clr	a
   17D6 3B                 6464 	addc	a,r3
   17D7 F5 83              6465 	mov	dph,a
   17D9 E0                 6466 	movx	a,@dptr
   17DA 90 00 60           6467 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   17DD 13                 6468 	rrc	a
   17DE E0                 6469 	movx	a,@dptr
   17DF 92 E7              6470 	mov	acc.7,c
   17E1 F0                 6471 	movx	@dptr,a
                           6472 ;	../../shared/src/spd_ctrl.c:647: reg_PU_F1P_D_E_LANE			= speedtable[gen][spdoft_pu_f1p_d_e_lane];
   17E2 EC                 6473 	mov	a,r4
   17E3 24 04              6474 	add	a,#_speedtable
   17E5 FC                 6475 	mov	r4,a
   17E6 ED                 6476 	mov	a,r5
   17E7 34 63              6477 	addc	a,#(_speedtable >> 8)
   17E9 FD                 6478 	mov	r5,a
   17EA 74 2F              6479 	mov	a,#0x2F
   17EC 2C                 6480 	add	a,r4
   17ED F5 82              6481 	mov	dpl,a
   17EF E4                 6482 	clr	a
   17F0 3D                 6483 	addc	a,r5
   17F1 F5 83              6484 	mov	dph,a
   17F3 E0                 6485 	movx	a,@dptr
   17F4 FA                 6486 	mov	r2,a
   17F5 90 00 5C           6487 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   17F8 13                 6488 	rrc	a
   17F9 E0                 6489 	movx	a,@dptr
   17FA 92 E3              6490 	mov	acc.3,c
   17FC F0                 6491 	movx	@dptr,a
                           6492 ;	../../shared/src/spd_ctrl.c:650: if(cmx_TX_SSC_CTRL_SEL) {
   17FD 90 E6 13           6493 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0003)
   1800 E0                 6494 	movx	a,@dptr
   1801 20 E4 03           6495 	jb	acc.4,00250$
   1804 02s18rB3           6496 	ljmp	00175$
   1807                    6497 00250$:
                           6498 ;	../../shared/src/spd_ctrl.c:651: reg_SSC_EN_FM_REG_LANE = 1;
   1807 90 20 0C           6499 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   180A E0                 6500 	movx	a,@dptr
   180B 44 02              6501 	orl	a,#0x02
   180D F0                 6502 	movx	@dptr,a
                           6503 ;	../../shared/src/spd_ctrl.c:652: if(train_save_tb[gen].ssc_en) 
   180E A8*00              6504 	mov	r0,_bp
   1810 08                 6505 	inc	r0
   1811 E6                 6506 	mov	a,@r0
   1812 25 E0              6507 	add	a,acc
   1814 25 E0              6508 	add	a,acc
   1816 FA                 6509 	mov	r2,a
   1817 24 98              6510 	add	a,#_train_save_tb
   1819 FB                 6511 	mov	r3,a
   181A E4                 6512 	clr	a
   181B 34 E6              6513 	addc	a,#(_train_save_tb >> 8)
   181D FC                 6514 	mov	r4,a
   181E 8B 82              6515 	mov	dpl,r3
   1820 8C 83              6516 	mov	dph,r4
   1822 E0                 6517 	movx	a,@dptr
   1823 30 E0 09           6518 	jnb	acc.0,00169$
                           6519 ;	../../shared/src/spd_ctrl.c:653: reg_SSC_EN_LANE = 1;
   1826 90 20 0C           6520 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   1829 E0                 6521 	movx	a,@dptr
   182A 44 04              6522 	orl	a,#0x04
   182C F0                 6523 	movx	@dptr,a
   182D 80 07              6524 	sjmp	00170$
   182F                    6525 00169$:
                           6526 ;	../../shared/src/spd_ctrl.c:654: else reg_SSC_EN_LANE = 0;
   182F 90 20 0C           6527 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   1832 E0                 6528 	movx	a,@dptr
   1833 54 FB              6529 	anl	a,#0xfb
   1835 F0                 6530 	movx	@dptr,a
   1836                    6531 00170$:
                           6532 ;	../../shared/src/spd_ctrl.c:656: if(use_ring_pll) {
   1836 30*00 3F           6533 	jnb	_use_ring_pll,00172$
                           6534 ;	../../shared/src/spd_ctrl.c:661: reg_SSC_DSPREAD_TX_RING			= tx_tb[gen].ssc_dspread;
   1839 EA                 6535 	mov	a,r2
   183A 24 84              6536 	add	a,#_tx_tb
   183C FB                 6537 	mov	r3,a
   183D E4                 6538 	clr	a
   183E 34 E6              6539 	addc	a,#(_tx_tb >> 8)
   1840 FC                 6540 	mov	r4,a
   1841 8B 82              6541 	mov	dpl,r3
   1843 8C 83              6542 	mov	dph,r4
   1845 A3                 6543 	inc	dptr
   1846 A3                 6544 	inc	dptr
   1847 A3                 6545 	inc	dptr
   1848 E0                 6546 	movx	a,@dptr
   1849 23                 6547 	rl	a
   184A 54 01              6548 	anl	a,#0x01
   184C 90 A0 13           6549 	mov	dptr,#(_DTX_REG2 + 0x0003)
   184F 13                 6550 	rrc	a
   1850 E0                 6551 	movx	a,@dptr
   1851 92 E6              6552 	mov	acc.6,c
   1853 F0                 6553 	movx	@dptr,a
                           6554 ;	../../shared/src/spd_ctrl.c:662: reg_SSC_AMP_RING_6_0			= tx_tb[gen].ssc_amp;
   1854 EA                 6555 	mov	a,r2
   1855 24 84              6556 	add	a,#_tx_tb
   1857 FB                 6557 	mov	r3,a
   1858 E4                 6558 	clr	a
   1859 34 E6              6559 	addc	a,#(_tx_tb >> 8)
   185B FC                 6560 	mov	r4,a
   185C 8B 82              6561 	mov	dpl,r3
   185E 8C 83              6562 	mov	dph,r4
   1860 A3                 6563 	inc	dptr
   1861 A3                 6564 	inc	dptr
   1862 A3                 6565 	inc	dptr
   1863 E0                 6566 	movx	a,@dptr
   1864 54 7F              6567 	anl	a,#0x7f
   1866 FB                 6568 	mov	r3,a
   1867 90 A0 1B           6569 	mov	dptr,#(_DTX_REG4 + 0x0003)
   186A 25 E0              6570 	add	a,acc
   186C 54 FE              6571 	anl	a,#0xfe
   186E F5 F0              6572 	mov	b,a
   1870 E0                 6573 	movx	a,@dptr
   1871 54 01              6574 	anl	a,#0x01
   1873 45 F0              6575 	orl	a,b
   1875 F0                 6576 	movx	@dptr,a
   1876 80 3B              6577 	sjmp	00175$
   1878                    6578 00172$:
                           6579 ;	../../shared/src/spd_ctrl.c:666: reg_SSC_DSPREAD_TX 			= tx_tb[gen].ssc_dspread;
   1878 EA                 6580 	mov	a,r2
   1879 24 84              6581 	add	a,#_tx_tb
   187B FB                 6582 	mov	r3,a
   187C E4                 6583 	clr	a
   187D 34 E6              6584 	addc	a,#(_tx_tb >> 8)
   187F FC                 6585 	mov	r4,a
   1880 8B 82              6586 	mov	dpl,r3
   1882 8C 83              6587 	mov	dph,r4
   1884 A3                 6588 	inc	dptr
   1885 A3                 6589 	inc	dptr
   1886 A3                 6590 	inc	dptr
   1887 E0                 6591 	movx	a,@dptr
   1888 23                 6592 	rl	a
   1889 54 01              6593 	anl	a,#0x01
   188B 90 A0 0B           6594 	mov	dptr,#(_DTX_REG0 + 0x0003)
   188E 13                 6595 	rrc	a
   188F E0                 6596 	movx	a,@dptr
   1890 92 E6              6597 	mov	acc.6,c
   1892 F0                 6598 	movx	@dptr,a
                           6599 ;	../../shared/src/spd_ctrl.c:667: reg_SSC_AMP_6_0				= tx_tb[gen].ssc_amp;
   1893 EA                 6600 	mov	a,r2
   1894 24 84              6601 	add	a,#_tx_tb
   1896 FA                 6602 	mov	r2,a
   1897 E4                 6603 	clr	a
   1898 34 E6              6604 	addc	a,#(_tx_tb >> 8)
   189A FB                 6605 	mov	r3,a
   189B 8A 82              6606 	mov	dpl,r2
   189D 8B 83              6607 	mov	dph,r3
   189F A3                 6608 	inc	dptr
   18A0 A3                 6609 	inc	dptr
   18A1 A3                 6610 	inc	dptr
   18A2 E0                 6611 	movx	a,@dptr
   18A3 54 7F              6612 	anl	a,#0x7f
   18A5 FA                 6613 	mov	r2,a
   18A6 90 A0 12           6614 	mov	dptr,#(_DTX_REG2 + 0x0002)
   18A9 54 7F              6615 	anl	a,#0x7f
   18AB F5 F0              6616 	mov	b,a
   18AD E0                 6617 	movx	a,@dptr
   18AE 54 80              6618 	anl	a,#0x80
   18B0 45 F0              6619 	orl	a,b
   18B2 F0                 6620 	movx	@dptr,a
   18B3                    6621 00175$:
                           6622 ;	../../shared/src/spd_ctrl.c:672: if(sq_thrs_ratio_gen_en & (0x01<<gen)) {
   18B3 A8*00              6623 	mov	r0,_bp
   18B5 08                 6624 	inc	r0
   18B6 86 F0              6625 	mov	b,@r0
   18B8 05 F0              6626 	inc	b
   18BA 7A 01              6627 	mov	r2,#0x01
   18BC 7B 00              6628 	mov	r3,#0x00
   18BE 80 06              6629 	sjmp	00254$
   18C0                    6630 00253$:
   18C0 EA                 6631 	mov	a,r2
   18C1 2A                 6632 	add	a,r2
   18C2 FA                 6633 	mov	r2,a
   18C3 EB                 6634 	mov	a,r3
   18C4 33                 6635 	rlc	a
   18C5 FB                 6636 	mov	r3,a
   18C6                    6637 00254$:
   18C6 D5 F0 F7           6638 	djnz	b,00253$
   18C9 90s00r00           6639 	mov	dptr,#_sq_thrs_ratio_gen_en
   18CC E0                 6640 	movx	a,@dptr
   18CD FC                 6641 	mov	r4,a
   18CE 7D 00              6642 	mov	r5,#0x00
   18D0 52 02              6643 	anl	ar2,a
   18D2 ED                 6644 	mov	a,r5
   18D3 52 03              6645 	anl	ar3,a
   18D5 EA                 6646 	mov	a,r2
   18D6 4B                 6647 	orl	a,r3
   18D7 60 77              6648 	jz	00180$
                           6649 ;	../../shared/src/spd_ctrl.c:673: sq_thrs_ratio = sq_thrs_ratio_tb[gen];
   18D9 A8*00              6650 	mov	r0,_bp
   18DB 08                 6651 	inc	r0
   18DC E6                 6652 	mov	a,@r0
   18DD 24 7C              6653 	add	a,#_sq_thrs_ratio_tb
   18DF F5 82              6654 	mov	dpl,a
   18E1 E4                 6655 	clr	a
   18E2 34 60              6656 	addc	a,#(_sq_thrs_ratio_tb >> 8)
   18E4 F5 83              6657 	mov	dph,a
   18E6 E0                 6658 	movx	a,@dptr
   18E7 FA                 6659 	mov	r2,a
   18E8 90s00r00           6660 	mov	dptr,#_sq_thrs_ratio
   18EB F0                 6661 	movx	@dptr,a
                           6662 ;	../../shared/src/spd_ctrl.c:674: temp = lnx_CAL_SQ_THRESH_LANE_7_0;
   18EC 90 60 13           6663 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   18EF E0                 6664 	movx	a,@dptr
   18F0 FB                 6665 	mov	r3,a
   18F1 7C 00              6666 	mov	r4,#0x00
                           6667 ;	../../shared/src/spd_ctrl.c:675: if(sq_thrs_ratio==0)
   18F3 EA                 6668 	mov	a,r2
   18F4 70 15              6669 	jnz	00177$
                           6670 ;	../../shared/src/spd_ctrl.c:676: reg_SQ_THRESH_LANE_5_0 = (uint8_t)temp;
   18F6 8B 05              6671 	mov	ar5,r3
   18F8 90 00 10           6672 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   18FB ED                 6673 	mov	a,r5
   18FC 2D                 6674 	add	a,r5
   18FD 25 E0              6675 	add	a,acc
   18FF 54 FC              6676 	anl	a,#0xfc
   1901 F5 F0              6677 	mov	b,a
   1903 E0                 6678 	movx	a,@dptr
   1904 54 03              6679 	anl	a,#0x03
   1906 45 F0              6680 	orl	a,b
   1908 F0                 6681 	movx	@dptr,a
   1909 80 45              6682 	sjmp	00180$
   190B                    6683 00177$:
                           6684 ;	../../shared/src/spd_ctrl.c:678: temp = temp * sq_thrs_ratio;
   190B 7D 00              6685 	mov	r5,#0x00
   190D C0 02              6686 	push	ar2
   190F C0 05              6687 	push	ar5
   1911 8B 82              6688 	mov	dpl,r3
   1913 8C 83              6689 	mov	dph,r4
   1915 12s00r00           6690 	lcall	__mulint
   1918 AA 82              6691 	mov	r2,dpl
   191A AD 83              6692 	mov	r5,dph
   191C 15 81              6693 	dec	sp
   191E 15 81              6694 	dec	sp
   1920 8A 03              6695 	mov	ar3,r2
   1922 8D 04              6696 	mov	ar4,r5
                           6697 ;	../../shared/src/spd_ctrl.c:679: reg_SQ_THRESH_LANE_5_0 = (lnx_CAL_SQ_THRESH_LANE_7_0&0x20) | ((uint8_t)(temp>>5));
   1924 90 60 13           6698 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   1927 E0                 6699 	movx	a,@dptr
   1928 FA                 6700 	mov	r2,a
   1929 53 02 20           6701 	anl	ar2,#0x20
   192C EC                 6702 	mov	a,r4
   192D C4                 6703 	swap	a
   192E 03                 6704 	rr	a
   192F CB                 6705 	xch	a,r3
   1930 C4                 6706 	swap	a
   1931 03                 6707 	rr	a
   1932 54 07              6708 	anl	a,#0x07
   1934 6B                 6709 	xrl	a,r3
   1935 CB                 6710 	xch	a,r3
   1936 54 07              6711 	anl	a,#0x07
   1938 CB                 6712 	xch	a,r3
   1939 6B                 6713 	xrl	a,r3
   193A CB                 6714 	xch	a,r3
   193B FC                 6715 	mov	r4,a
   193C EB                 6716 	mov	a,r3
   193D 42 02              6717 	orl	ar2,a
   193F 90 00 10           6718 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   1942 EA                 6719 	mov	a,r2
   1943 2A                 6720 	add	a,r2
   1944 25 E0              6721 	add	a,acc
   1946 54 FC              6722 	anl	a,#0xfc
   1948 F5 F0              6723 	mov	b,a
   194A E0                 6724 	movx	a,@dptr
   194B 54 03              6725 	anl	a,#0x03
   194D 45 F0              6726 	orl	a,b
   194F F0                 6727 	movx	@dptr,a
   1950                    6728 00180$:
                           6729 ;	../../shared/src/spd_ctrl.c:692: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   1950 90 22 B4           6730 	mov	dptr,#_MCU_DEBUG0_LANE
   1953 74 39              6731 	mov	a,#0x39
   1955 F0                 6732 	movx	@dptr,a
   1956 85*00 81           6733 	mov	sp,_bp
   1959 D0*00              6734 	pop	_bp
   195B 22                 6735 	ret
                           6736 ;------------------------------------------------------------
                           6737 ;Allocation info for local variables in function 'loadSpeedtbl'
                           6738 ;------------------------------------------------------------
                           6739 ;------------------------------------------------------------
                           6740 ;	../../shared/src/spd_ctrl.c:696: void loadSpeedtbl(void) {
                           6741 ;	-----------------------------------------
                           6742 ;	 function loadSpeedtbl
                           6743 ;	-----------------------------------------
   195C                    6744 _loadSpeedtbl:
                           6745 ;	../../shared/src/spd_ctrl.c:698: loadspeedtbl_gen();
   195C 12s0CrA9           6746 	lcall	_loadspeedtbl_gen
                           6747 ;	../../shared/src/spd_ctrl.c:706: if( mcuid== master_mcu ) {
   195F 90 22 00           6748 	mov	dptr,#_MCU_CONTROL_LANE
   1962 E0                 6749 	movx	a,@dptr
   1963 FA                 6750 	mov	r2,a
   1964 90 E6 50           6751 	mov	dptr,#_MCU_CONFIG
   1967 E0                 6752 	movx	a,@dptr
   1968 FB                 6753 	mov	r3,a
   1969 EA                 6754 	mov	a,r2
   196A B5 03 36           6755 	cjne	a,ar3,00111$
                           6756 ;	../../shared/src/spd_ctrl.c:709: if(!use_ring_pll) {
   196D 20*00 1C           6757 	jb	_use_ring_pll,00107$
                           6758 ;	../../shared/src/spd_ctrl.c:712: if (phy_mode==PCIE)
   1970 90 A3 16           6759 	mov	dptr,#(_SYSTEM + 0x0002)
   1973 E0                 6760 	movx	a,@dptr
   1974 54 07              6761 	anl	a,#0x07
   1976 FA                 6762 	mov	r2,a
   1977 BA 03 09           6763 	cjne	r2,#0x03,00102$
                           6764 ;	../../shared/src/spd_ctrl.c:715: loadspeedtbl_pll(gen_pll_rate);
   197A 90s00r00           6765 	mov	dptr,#_gen_pll_rate
   197D E0                 6766 	movx	a,@dptr
   197E F5 82              6767 	mov	dpl,a
   1980 02s03rFF           6768 	ljmp	_loadspeedtbl_pll
   1983                    6769 00102$:
                           6770 ;	../../shared/src/spd_ctrl.c:718: loadspeedtbl_pll(tx_pll_rate);
   1983 A2*00              6771 	mov	c,_tx_pll_rate
   1985 E4                 6772 	clr	a
   1986 33                 6773 	rlc	a
   1987 F5 82              6774 	mov	dpl,a
   1989 02s03rFF           6775 	ljmp	_loadspeedtbl_pll
   198C                    6776 00107$:
                           6777 ;	../../shared/src/spd_ctrl.c:722: if( tx_pll_rate != PLL_RATE_SEL_RING )
   198C 90 E6 1F           6778 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   198F E0                 6779 	movx	a,@dptr
   1990 FA                 6780 	mov	r2,a
   1991 A2*00              6781 	mov	c,_tx_pll_rate
   1993 E4                 6782 	clr	a
   1994 33                 6783 	rlc	a
   1995 FB                 6784 	mov	r3,a
   1996 B5 02 01           6785 	cjne	a,ar2,00122$
   1999 22                 6786 	ret
   199A                    6787 00122$:
                           6788 ;	../../shared/src/spd_ctrl.c:723: loadspeedtbl_ringpll(tx_pll_rate);
   199A A2*00              6789 	mov	c,_tx_pll_rate
   199C E4                 6790 	clr	a
   199D 33                 6791 	rlc	a
   199E F5 82              6792 	mov	dpl,a
   19A0 02s07rD2           6793 	ljmp	_loadspeedtbl_ringpll
   19A3                    6794 00111$:
   19A3 22                 6795 	ret
                           6796 ;------------------------------------------------------------
                           6797 ;Allocation info for local variables in function 'loadSpdtbl_4_fcnt'
                           6798 ;------------------------------------------------------------
                           6799 ;fbck                      Allocated to registers 
                           6800 ;rate                      Allocated to registers r2 
                           6801 ;------------------------------------------------------------
                           6802 ;	../../shared/src/spd_ctrl.c:732: void loadSpdtbl_4_fcnt(void) {
                           6803 ;	-----------------------------------------
                           6804 ;	 function loadSpdtbl_4_fcnt
                           6805 ;	-----------------------------------------
   19A4                    6806 _loadSpdtbl_4_fcnt:
                           6807 ;	../../shared/src/spd_ctrl.c:736: if(phy_mode==SERDES) rate = gen_pll_rate;
   19A4 90 A3 16           6808 	mov	dptr,#(_SYSTEM + 0x0002)
   19A7 E0                 6809 	movx	a,@dptr
   19A8 54 07              6810 	anl	a,#0x07
   19AA FA                 6811 	mov	r2,a
   19AB BA 04 07           6812 	cjne	r2,#0x04,00102$
   19AE 90s00r00           6813 	mov	dptr,#_gen_pll_rate
   19B1 E0                 6814 	movx	a,@dptr
   19B2 FA                 6815 	mov	r2,a
   19B3 80 06              6816 	sjmp	00103$
   19B5                    6817 00102$:
                           6818 ;	../../shared/src/spd_ctrl.c:737: else rate = PLL_RATE_SEL;
   19B5 90 E6 1E           6819 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   19B8 E0                 6820 	movx	a,@dptr
   19B9 FB                 6821 	mov	r3,a
   19BA FA                 6822 	mov	r2,a
   19BB                    6823 00103$:
                           6824 ;	../../shared/src/spd_ctrl.c:739: reg_FBDIV_7_0 		= lc_speedtable[fbck][rate][spdoft_fbdiv_cal];
   19BB EA                 6825 	mov	a,r2
   19BC C4                 6826 	swap	a
   19BD 23                 6827 	rl	a
   19BE 54 E0              6828 	anl	a,#0xe0
   19C0 FA                 6829 	mov	r2,a
   19C1 FB                 6830 	mov	r3,a
   19C2 7C E0              6831 	mov	r4,#(_lc_speedtable >> 8)
   19C4 8B 82              6832 	mov	dpl,r3
   19C6 8C 83              6833 	mov	dph,r4
   19C8 A3                 6834 	inc	dptr
   19C9 A3                 6835 	inc	dptr
   19CA A3                 6836 	inc	dptr
   19CB A3                 6837 	inc	dptr
   19CC E0                 6838 	movx	a,@dptr
   19CD 90 82 A4           6839 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_169
   19D0 F0                 6840 	movx	@dptr,a
                           6841 ;	../../shared/src/spd_ctrl.c:740: reg_FBDIV_9_8 		= lc_speedtable[fbck][rate][spdoft_fbdiv_cal+1];
   19D1 7B E0              6842 	mov	r3,#(_lc_speedtable >> 8)
   19D3 8A 82              6843 	mov	dpl,r2
   19D5 8B 83              6844 	mov	dph,r3
   19D7 A3                 6845 	inc	dptr
   19D8 A3                 6846 	inc	dptr
   19D9 A3                 6847 	inc	dptr
   19DA A3                 6848 	inc	dptr
   19DB A3                 6849 	inc	dptr
   19DC E0                 6850 	movx	a,@dptr
   19DD 90 82 A0           6851 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_168
   19E0 C4                 6852 	swap	a
   19E1 54 30              6853 	anl	a,#(0xf0&0x30)
   19E3 F5 F0              6854 	mov	b,a
   19E5 E0                 6855 	movx	a,@dptr
   19E6 54 CF              6856 	anl	a,#0xcf
   19E8 45 F0              6857 	orl	a,b
   19EA F0                 6858 	movx	@dptr,a
                           6859 ;	../../shared/src/spd_ctrl.c:741: reg_ANA_FBCK_SEL = 0;
   19EB 90 A3 19           6860 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   19EE E0                 6861 	movx	a,@dptr
   19EF 54 FD              6862 	anl	a,#0xfd
   19F1 F0                 6863 	movx	@dptr,a
   19F2 22                 6864 	ret
                           6865 ;------------------------------------------------------------
                           6866 ;Allocation info for local variables in function 'ringloadSpdtbl_4_fcnt'
                           6867 ;------------------------------------------------------------
                           6868 ;fbck                      Allocated to registers 
                           6869 ;ck1g                      Allocated to registers r2 
                           6870 ;rate                      Allocated to registers r3 
                           6871 ;------------------------------------------------------------
                           6872 ;	../../shared/src/spd_ctrl.c:745: void ringloadSpdtbl_4_fcnt(void) {
                           6873 ;	-----------------------------------------
                           6874 ;	 function ringloadSpdtbl_4_fcnt
                           6875 ;	-----------------------------------------
   19F3                    6876 _ringloadSpdtbl_4_fcnt:
                           6877 ;	../../shared/src/spd_ctrl.c:749: ck1g = ring_use_250m;
   19F3 A2*00              6878 	mov	c,_ring_use_250m
   19F5 E4                 6879 	clr	a
   19F6 33                 6880 	rlc	a
   19F7 FA                 6881 	mov	r2,a
                           6882 ;	../../shared/src/spd_ctrl.c:750: if(phy_mode==SERDES) rate = gen_pll_rate;
   19F8 90 A3 16           6883 	mov	dptr,#(_SYSTEM + 0x0002)
   19FB E0                 6884 	movx	a,@dptr
   19FC 54 07              6885 	anl	a,#0x07
   19FE FB                 6886 	mov	r3,a
   19FF BB 04 07           6887 	cjne	r3,#0x04,00102$
   1A02 90s00r00           6888 	mov	dptr,#_gen_pll_rate
   1A05 E0                 6889 	movx	a,@dptr
   1A06 FB                 6890 	mov	r3,a
   1A07 80 06              6891 	sjmp	00103$
   1A09                    6892 00102$:
                           6893 ;	../../shared/src/spd_ctrl.c:751: else rate = PLL_RATE_SEL_RING;
   1A09 90 E6 1F           6894 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   1A0C E0                 6895 	movx	a,@dptr
   1A0D FC                 6896 	mov	r4,a
   1A0E FB                 6897 	mov	r3,a
   1A0F                    6898 00103$:
                           6899 ;	../../shared/src/spd_ctrl.c:758: reg_PLL_FBDIV_RING_7_0 = ring_speedtable[ck1g][fbck][rate][spdoft_fbdiv_cal_ring];
   1A0F 7C 00              6900 	mov	r4,#0x00
   1A11 C0 03              6901 	push	ar3
   1A13 C0 02              6902 	push	ar2
   1A15 C0 04              6903 	push	ar4
   1A17 90 01 20           6904 	mov	dptr,#0x0120
   1A1A 12s00r00           6905 	lcall	__mulint
   1A1D AA 82              6906 	mov	r2,dpl
   1A1F AC 83              6907 	mov	r4,dph
   1A21 15 81              6908 	dec	sp
   1A23 15 81              6909 	dec	sp
   1A25 D0 03              6910 	pop	ar3
   1A27 EA                 6911 	mov	a,r2
   1A28 24 C0              6912 	add	a,#_ring_speedtable
   1A2A FD                 6913 	mov	r5,a
   1A2B EC                 6914 	mov	a,r4
   1A2C 34 E1              6915 	addc	a,#(_ring_speedtable >> 8)
   1A2E FE                 6916 	mov	r6,a
   1A2F EB                 6917 	mov	a,r3
   1A30 75 F0 24           6918 	mov	b,#0x24
   1A33 A4                 6919 	mul	ab
   1A34 FB                 6920 	mov	r3,a
   1A35 2D                 6921 	add	a,r5
   1A36 FD                 6922 	mov	r5,a
   1A37 E4                 6923 	clr	a
   1A38 3E                 6924 	addc	a,r6
   1A39 FE                 6925 	mov	r6,a
   1A3A 74 0B              6926 	mov	a,#0x0B
   1A3C 2D                 6927 	add	a,r5
   1A3D F5 82              6928 	mov	dpl,a
   1A3F E4                 6929 	clr	a
   1A40 3E                 6930 	addc	a,r6
   1A41 F5 83              6931 	mov	dph,a
   1A43 E0                 6932 	movx	a,@dptr
   1A44 90 82 F4           6933 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   1A47 F0                 6934 	movx	@dptr,a
                           6935 ;	../../shared/src/spd_ctrl.c:759: reg_PLL_FBDIV_RING_9_8 = ring_speedtable[ck1g][fbck][rate][spdoft_fbdiv_cal_ring+1];
   1A48 EA                 6936 	mov	a,r2
   1A49 24 C0              6937 	add	a,#_ring_speedtable
   1A4B FA                 6938 	mov	r2,a
   1A4C EC                 6939 	mov	a,r4
   1A4D 34 E1              6940 	addc	a,#(_ring_speedtable >> 8)
   1A4F FC                 6941 	mov	r4,a
   1A50 EB                 6942 	mov	a,r3
   1A51 2A                 6943 	add	a,r2
   1A52 FB                 6944 	mov	r3,a
   1A53 E4                 6945 	clr	a
   1A54 3C                 6946 	addc	a,r4
   1A55 FD                 6947 	mov	r5,a
   1A56 74 0C              6948 	mov	a,#0x0C
   1A58 2B                 6949 	add	a,r3
   1A59 F5 82              6950 	mov	dpl,a
   1A5B E4                 6951 	clr	a
   1A5C 3D                 6952 	addc	a,r5
   1A5D F5 83              6953 	mov	dph,a
   1A5F E0                 6954 	movx	a,@dptr
   1A60 90 82 F0           6955 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   1A63 25 E0              6956 	add	a,acc
   1A65 54 06              6957 	anl	a,#0x06
   1A67 F5 F0              6958 	mov	b,a
   1A69 E0                 6959 	movx	a,@dptr
   1A6A 54 F9              6960 	anl	a,#0xf9
   1A6C 45 F0              6961 	orl	a,b
   1A6E F0                 6962 	movx	@dptr,a
                           6963 ;	../../shared/src/spd_ctrl.c:760: reg_ANA_FBCK_SEL_RING = 0;
   1A6F 90 A3 18           6964 	mov	dptr,#_PM_CMN_REG1
   1A72 E0                 6965 	movx	a,@dptr
   1A73 54 FB              6966 	anl	a,#0xfb
   1A75 F0                 6967 	movx	@dptr,a
   1A76 22                 6968 	ret
                           6969 	.area CSEG    (CODE)
                           6970 	.area CONST   (CODE)
                           6971 	.area CABS    (ABS,CODE)
