
BlackPill_01_SIM76XX_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003824  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  080039c4  080039c4  000049c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bb8  08003bb8  000050ac  2**0
                  CONTENTS
  4 .ARM          00000008  08003bb8  08003bb8  00004bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003bc0  08003bc0  000050ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bc0  08003bc0  00004bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003bc4  08003bc4  00004bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08003bc8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200000ac  08003c74  000050ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  08003c74  000053ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c3fa  00000000  00000000  000050dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ad0  00000000  00000000  000114d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00012fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000958  00000000  00000000  00013b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016277  00000000  00000000  000144e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d3c3  00000000  00000000  0002a75f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d608  00000000  00000000  00037b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c512a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003794  00000000  00000000  000c5170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000c8904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000ac 	.word	0x200000ac
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080039ac 	.word	0x080039ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000b0 	.word	0x200000b0
 80001dc:	080039ac 	.word	0x080039ac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <SIMTransmit>:

    if (expected == NULL) return true; // no se espera respuesta
    return (strstr(buffer, expected) != NULL);
}
bool SIMTransmit(char *cmd, char* expected, uint32_t timeout_ms)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
    memset(buffer, 0, sizeof(buffer));
 800058c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000590:	2100      	movs	r1, #0
 8000592:	4816      	ldr	r0, [pc, #88]	@ (80005ec <SIMTransmit+0x6c>)
 8000594:	f002 fd74 	bl	8003080 <memset>

    // Enviar comando solo si cmd no es vacío
    if(strlen(cmd) > 0)
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d00a      	beq.n	80005b6 <SIMTransmit+0x36>
        HAL_UART_Transmit(&huart1, (uint8_t *)cmd, strlen(cmd), 1000);
 80005a0:	68f8      	ldr	r0, [r7, #12]
 80005a2:	f7ff fe1d 	bl	80001e0 <strlen>
 80005a6:	4603      	mov	r3, r0
 80005a8:	b29a      	uxth	r2, r3
 80005aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005ae:	68f9      	ldr	r1, [r7, #12]
 80005b0:	480f      	ldr	r0, [pc, #60]	@ (80005f0 <SIMTransmit+0x70>)
 80005b2:	f002 f8f3 	bl	800279c <HAL_UART_Transmit>

    HAL_UART_Receive(&huart1, (uint8_t *)buffer, sizeof(buffer), timeout_ms);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005bc:	490b      	ldr	r1, [pc, #44]	@ (80005ec <SIMTransmit+0x6c>)
 80005be:	480c      	ldr	r0, [pc, #48]	@ (80005f0 <SIMTransmit+0x70>)
 80005c0:	f002 f977 	bl	80028b2 <HAL_UART_Receive>

    if (expected == NULL) return true; // no se espera respuesta
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d101      	bne.n	80005ce <SIMTransmit+0x4e>
 80005ca:	2301      	movs	r3, #1
 80005cc:	e009      	b.n	80005e2 <SIMTransmit+0x62>
    return (strstr(buffer, expected) != NULL);
 80005ce:	68b9      	ldr	r1, [r7, #8]
 80005d0:	4806      	ldr	r0, [pc, #24]	@ (80005ec <SIMTransmit+0x6c>)
 80005d2:	f002 fd5d 	bl	8003090 <strstr>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	bf14      	ite	ne
 80005dc:	2301      	movne	r3, #1
 80005de:	2300      	moveq	r3, #0
 80005e0:	b2db      	uxtb	r3, r3
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	2000015c 	.word	0x2000015c
 80005f0:	20000110 	.word	0x20000110

080005f4 <SIM_WaitForNetwork>:

// -------------------------------------------------
// Espera hasta que el módulo esté en red y con IP
// -------------------------------------------------
bool SIM_WaitForNetwork(uint32_t timeout_ms) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
    uint32_t start = HAL_GetTick();
 80005fc:	f000 fcf8 	bl	8000ff0 <HAL_GetTick>
 8000600:	60f8      	str	r0, [r7, #12]

    step = 1;
 8000602:	4b25      	ldr	r3, [pc, #148]	@ (8000698 <SIM_WaitForNetwork+0xa4>)
 8000604:	2201      	movs	r2, #1
 8000606:	701a      	strb	r2, [r3, #0]
    while ((HAL_GetTick() - start) < timeout_ms) {
 8000608:	e039      	b.n	800067e <SIM_WaitForNetwork+0x8a>
        // 1. Verificar si responde AT
        SIMTransmit("AT\r\n", "OK", 1000);
 800060a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800060e:	4923      	ldr	r1, [pc, #140]	@ (800069c <SIM_WaitForNetwork+0xa8>)
 8000610:	4823      	ldr	r0, [pc, #140]	@ (80006a0 <SIM_WaitForNetwork+0xac>)
 8000612:	f7ff ffb5 	bl	8000580 <SIMTransmit>

        // 2. Verificar registro en red
        SIMTransmit("AT+CGREG?\r\n", "0,1", 2000);
 8000616:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800061a:	4922      	ldr	r1, [pc, #136]	@ (80006a4 <SIM_WaitForNetwork+0xb0>)
 800061c:	4822      	ldr	r0, [pc, #136]	@ (80006a8 <SIM_WaitForNetwork+0xb4>)
 800061e:	f7ff ffaf 	bl	8000580 <SIMTransmit>

        // 3. Verificar GPRS adjunto
        SIMTransmit("AT+CGATT?\r\n", "+CGATT: 1", 2000);
 8000622:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000626:	4921      	ldr	r1, [pc, #132]	@ (80006ac <SIM_WaitForNetwork+0xb8>)
 8000628:	4821      	ldr	r0, [pc, #132]	@ (80006b0 <SIM_WaitForNetwork+0xbc>)
 800062a:	f7ff ffa9 	bl	8000580 <SIMTransmit>

        // 4. Obtener IP
        SIMTransmit("AT+CGPADDR=1\r\n", NULL, 2000);
 800062e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000632:	2100      	movs	r1, #0
 8000634:	481f      	ldr	r0, [pc, #124]	@ (80006b4 <SIM_WaitForNetwork+0xc0>)
 8000636:	f7ff ffa3 	bl	8000580 <SIMTransmit>
        if (strstr(buffer, "10.") || strstr(buffer, "100.") ||
 800063a:	491f      	ldr	r1, [pc, #124]	@ (80006b8 <SIM_WaitForNetwork+0xc4>)
 800063c:	481f      	ldr	r0, [pc, #124]	@ (80006bc <SIM_WaitForNetwork+0xc8>)
 800063e:	f002 fd27 	bl	8003090 <strstr>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d114      	bne.n	8000672 <SIM_WaitForNetwork+0x7e>
 8000648:	491d      	ldr	r1, [pc, #116]	@ (80006c0 <SIM_WaitForNetwork+0xcc>)
 800064a:	481c      	ldr	r0, [pc, #112]	@ (80006bc <SIM_WaitForNetwork+0xc8>)
 800064c:	f002 fd20 	bl	8003090 <strstr>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d10d      	bne.n	8000672 <SIM_WaitForNetwork+0x7e>
            strstr(buffer, "172.") || strstr(buffer, "192.")) {
 8000656:	491b      	ldr	r1, [pc, #108]	@ (80006c4 <SIM_WaitForNetwork+0xd0>)
 8000658:	4818      	ldr	r0, [pc, #96]	@ (80006bc <SIM_WaitForNetwork+0xc8>)
 800065a:	f002 fd19 	bl	8003090 <strstr>
 800065e:	4603      	mov	r3, r0
        if (strstr(buffer, "10.") || strstr(buffer, "100.") ||
 8000660:	2b00      	cmp	r3, #0
 8000662:	d106      	bne.n	8000672 <SIM_WaitForNetwork+0x7e>
            strstr(buffer, "172.") || strstr(buffer, "192.")) {
 8000664:	4918      	ldr	r1, [pc, #96]	@ (80006c8 <SIM_WaitForNetwork+0xd4>)
 8000666:	4815      	ldr	r0, [pc, #84]	@ (80006bc <SIM_WaitForNetwork+0xc8>)
 8000668:	f002 fd12 	bl	8003090 <strstr>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SIM_WaitForNetwork+0x82>
            return true; // Todo listo
 8000672:	2301      	movs	r3, #1
 8000674:	e00c      	b.n	8000690 <SIM_WaitForNetwork+0x9c>
        }

        HAL_Delay(500);
 8000676:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800067a:	f000 fcc5 	bl	8001008 <HAL_Delay>
    while ((HAL_GetTick() - start) < timeout_ms) {
 800067e:	f000 fcb7 	bl	8000ff0 <HAL_GetTick>
 8000682:	4602      	mov	r2, r0
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	429a      	cmp	r2, r3
 800068c:	d8bd      	bhi.n	800060a <SIM_WaitForNetwork+0x16>
    }

    return false; // Timeout
 800068e:	2300      	movs	r3, #0
}
 8000690:	4618      	mov	r0, r3
 8000692:	3710      	adds	r7, #16
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000158 	.word	0x20000158
 800069c:	080039c4 	.word	0x080039c4
 80006a0:	080039c8 	.word	0x080039c8
 80006a4:	080039d0 	.word	0x080039d0
 80006a8:	080039d4 	.word	0x080039d4
 80006ac:	080039e0 	.word	0x080039e0
 80006b0:	080039ec 	.word	0x080039ec
 80006b4:	080039f8 	.word	0x080039f8
 80006b8:	08003a08 	.word	0x08003a08
 80006bc:	2000015c 	.word	0x2000015c
 80006c0:	08003a0c 	.word	0x08003a0c
 80006c4:	08003a14 	.word	0x08003a14
 80006c8:	08003a1c 	.word	0x08003a1c

080006cc <MQTT_Init>:

// -------------------------------------------------
// Inicialización MQTT
// -------------------------------------------------
bool MQTT_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b0a0      	sub	sp, #128	@ 0x80
 80006d0:	af00      	add	r7, sp, #0
    char cmd[MAX_AT_CMD_LEN];
    step = 2;
 80006d2:	4b3c      	ldr	r3, [pc, #240]	@ (80007c4 <MQTT_Init+0xf8>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	701a      	strb	r2, [r3, #0]
    // 1) Esperar que el módulo esté listo
    if(!SIMTransmit("AT\r\n", "OK", 1000)) return false;
 80006d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006dc:	493a      	ldr	r1, [pc, #232]	@ (80007c8 <MQTT_Init+0xfc>)
 80006de:	483b      	ldr	r0, [pc, #236]	@ (80007cc <MQTT_Init+0x100>)
 80006e0:	f7ff ff4e 	bl	8000580 <SIMTransmit>
 80006e4:	4603      	mov	r3, r0
 80006e6:	f083 0301 	eor.w	r3, r3, #1
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MQTT_Init+0x28>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e062      	b.n	80007ba <MQTT_Init+0xee>

    // 2) Registro en red
    if(!SIMTransmit("AT+CGREG?\r\n", "OK", 1000)) return false;
 80006f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006f8:	4933      	ldr	r1, [pc, #204]	@ (80007c8 <MQTT_Init+0xfc>)
 80006fa:	4835      	ldr	r0, [pc, #212]	@ (80007d0 <MQTT_Init+0x104>)
 80006fc:	f7ff ff40 	bl	8000580 <SIMTransmit>
 8000700:	4603      	mov	r3, r0
 8000702:	f083 0301 	eor.w	r3, r3, #1
 8000706:	b2db      	uxtb	r3, r3
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MQTT_Init+0x44>
 800070c:	2300      	movs	r3, #0
 800070e:	e054      	b.n	80007ba <MQTT_Init+0xee>

    // 3) Activar PDP
    if(!SIMTransmit("AT+CGATT=1\r\n", "OK", 1000)) return false;
 8000710:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000714:	492c      	ldr	r1, [pc, #176]	@ (80007c8 <MQTT_Init+0xfc>)
 8000716:	482f      	ldr	r0, [pc, #188]	@ (80007d4 <MQTT_Init+0x108>)
 8000718:	f7ff ff32 	bl	8000580 <SIMTransmit>
 800071c:	4603      	mov	r3, r0
 800071e:	f083 0301 	eor.w	r3, r3, #1
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MQTT_Init+0x60>
 8000728:	2300      	movs	r3, #0
 800072a:	e046      	b.n	80007ba <MQTT_Init+0xee>
    sprintf(cmd,"AT+CGDCONT=1,\"IP\",\"%s\"\r\n", APN);
 800072c:	463b      	mov	r3, r7
 800072e:	4a2a      	ldr	r2, [pc, #168]	@ (80007d8 <MQTT_Init+0x10c>)
 8000730:	492a      	ldr	r1, [pc, #168]	@ (80007dc <MQTT_Init+0x110>)
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fc84 	bl	8003040 <siprintf>
    if(!SIMTransmit(cmd, "OK", 1000)) return false;
 8000738:	463b      	mov	r3, r7
 800073a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800073e:	4922      	ldr	r1, [pc, #136]	@ (80007c8 <MQTT_Init+0xfc>)
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff1d 	bl	8000580 <SIMTransmit>
 8000746:	4603      	mov	r3, r0
 8000748:	f083 0301 	eor.w	r3, r3, #1
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MQTT_Init+0x8a>
 8000752:	2300      	movs	r3, #0
 8000754:	e031      	b.n	80007ba <MQTT_Init+0xee>
    if(!SIMTransmit("AT+CGACT=1,1\r\n", "OK", 1000)) return false;
 8000756:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800075a:	491b      	ldr	r1, [pc, #108]	@ (80007c8 <MQTT_Init+0xfc>)
 800075c:	4820      	ldr	r0, [pc, #128]	@ (80007e0 <MQTT_Init+0x114>)
 800075e:	f7ff ff0f 	bl	8000580 <SIMTransmit>
 8000762:	4603      	mov	r3, r0
 8000764:	f083 0301 	eor.w	r3, r3, #1
 8000768:	b2db      	uxtb	r3, r3
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MQTT_Init+0xa6>
 800076e:	2300      	movs	r3, #0
 8000770:	e023      	b.n	80007ba <MQTT_Init+0xee>

    // 4) Iniciar servicio MQTT
    if(!SIMTransmit("AT+CMQTTSTART\r\n", "+CMQTTSTART: 0", 2000)) return false;
 8000772:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000776:	491b      	ldr	r1, [pc, #108]	@ (80007e4 <MQTT_Init+0x118>)
 8000778:	481b      	ldr	r0, [pc, #108]	@ (80007e8 <MQTT_Init+0x11c>)
 800077a:	f7ff ff01 	bl	8000580 <SIMTransmit>
 800077e:	4603      	mov	r3, r0
 8000780:	f083 0301 	eor.w	r3, r3, #1
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MQTT_Init+0xc2>
 800078a:	2300      	movs	r3, #0
 800078c:	e015      	b.n	80007ba <MQTT_Init+0xee>

    // 5) Crear cliente MQTT
    sprintf(cmd,"AT+CMQTTACCQ=0,\"%s\"\r\n", MQTT_CLIENT);
 800078e:	463b      	mov	r3, r7
 8000790:	4a16      	ldr	r2, [pc, #88]	@ (80007ec <MQTT_Init+0x120>)
 8000792:	4917      	ldr	r1, [pc, #92]	@ (80007f0 <MQTT_Init+0x124>)
 8000794:	4618      	mov	r0, r3
 8000796:	f002 fc53 	bl	8003040 <siprintf>
    if(!SIMTransmit(cmd, "OK", 2000)) return false;
 800079a:	463b      	mov	r3, r7
 800079c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80007a0:	4909      	ldr	r1, [pc, #36]	@ (80007c8 <MQTT_Init+0xfc>)
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff feec 	bl	8000580 <SIMTransmit>
 80007a8:	4603      	mov	r3, r0
 80007aa:	f083 0301 	eor.w	r3, r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MQTT_Init+0xec>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <MQTT_Init+0xee>

    return true;
 80007b8:	2301      	movs	r3, #1
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3780      	adds	r7, #128	@ 0x80
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20000158 	.word	0x20000158
 80007c8:	080039c4 	.word	0x080039c4
 80007cc:	080039c8 	.word	0x080039c8
 80007d0:	080039d4 	.word	0x080039d4
 80007d4:	08003a24 	.word	0x08003a24
 80007d8:	08003a34 	.word	0x08003a34
 80007dc:	08003a48 	.word	0x08003a48
 80007e0:	08003a64 	.word	0x08003a64
 80007e4:	08003a74 	.word	0x08003a74
 80007e8:	08003a84 	.word	0x08003a84
 80007ec:	08003a94 	.word	0x08003a94
 80007f0:	08003a9c 	.word	0x08003a9c

080007f4 <MQTT_Publish>:

// -------------------------------------------------
// Publicar mensaje
// -------------------------------------------------
bool MQTT_Publish(const char* topic, const char* payload)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b0a2      	sub	sp, #136	@ 0x88
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
    char ATcommand[MAX_AT_CMD_LEN];

    // -------------------------
    // 1) Enviar TOPIC
    // -------------------------
    sprintf(ATcommand,"AT+CMQTTTOPIC=0,%d\r\n", strlen(topic));
 80007fe:	6878      	ldr	r0, [r7, #4]
 8000800:	f7ff fcee 	bl	80001e0 <strlen>
 8000804:	4602      	mov	r2, r0
 8000806:	f107 0308 	add.w	r3, r7, #8
 800080a:	4922      	ldr	r1, [pc, #136]	@ (8000894 <MQTT_Publish+0xa0>)
 800080c:	4618      	mov	r0, r3
 800080e:	f002 fc17 	bl	8003040 <siprintf>
    SIMTransmit(ATcommand, NULL, 500);  // enviar comando, no esperar respuesta
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800081a:	2100      	movs	r1, #0
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff feaf 	bl	8000580 <SIMTransmit>

    // Enviar topic real SIN CRLF
    SIMTransmit((char*)topic, NULL, 500);  // solo enviar datos
 8000822:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000826:	2100      	movs	r1, #0
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f7ff fea9 	bl	8000580 <SIMTransmit>

    // -------------------------
    // 2) Enviar PAYLOAD
    // -------------------------
    sprintf(ATcommand,"AT+CMQTTPAYLOAD=0,%d\r\n", strlen(payload));
 800082e:	6838      	ldr	r0, [r7, #0]
 8000830:	f7ff fcd6 	bl	80001e0 <strlen>
 8000834:	4602      	mov	r2, r0
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	4917      	ldr	r1, [pc, #92]	@ (8000898 <MQTT_Publish+0xa4>)
 800083c:	4618      	mov	r0, r3
 800083e:	f002 fbff 	bl	8003040 <siprintf>
    if(!SIMTransmit(ATcommand, ">", 1000)) return false;  // esperar prompt >
 8000842:	f107 0308 	add.w	r3, r7, #8
 8000846:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800084a:	4914      	ldr	r1, [pc, #80]	@ (800089c <MQTT_Publish+0xa8>)
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fe97 	bl	8000580 <SIMTransmit>
 8000852:	4603      	mov	r3, r0
 8000854:	f083 0301 	eor.w	r3, r3, #1
 8000858:	b2db      	uxtb	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MQTT_Publish+0x6e>
 800085e:	2300      	movs	r3, #0
 8000860:	e014      	b.n	800088c <MQTT_Publish+0x98>

    // Enviar payload real
    SIMTransmit((char*)payload, NULL, 500);  // solo enviar datos
 8000862:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000866:	2100      	movs	r1, #0
 8000868:	6838      	ldr	r0, [r7, #0]
 800086a:	f7ff fe89 	bl	8000580 <SIMTransmit>

    // -------------------------
    // 3) Publicar
    // -------------------------
    if(!SIMTransmit("AT+CMQTTPUB=0,1,60\r\n", "OK", 2000)) return false;
 800086e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000872:	490b      	ldr	r1, [pc, #44]	@ (80008a0 <MQTT_Publish+0xac>)
 8000874:	480b      	ldr	r0, [pc, #44]	@ (80008a4 <MQTT_Publish+0xb0>)
 8000876:	f7ff fe83 	bl	8000580 <SIMTransmit>
 800087a:	4603      	mov	r3, r0
 800087c:	f083 0301 	eor.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MQTT_Publish+0x96>
 8000886:	2300      	movs	r3, #0
 8000888:	e000      	b.n	800088c <MQTT_Publish+0x98>

    return true;
 800088a:	2301      	movs	r3, #1
}
 800088c:	4618      	mov	r0, r3
 800088e:	3788      	adds	r7, #136	@ 0x88
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	08003ab4 	.word	0x08003ab4
 8000898:	08003acc 	.word	0x08003acc
 800089c:	08003ae4 	.word	0x08003ae4
 80008a0:	080039c4 	.word	0x080039c4
 80008a4:	08003ae8 	.word	0x08003ae8

080008a8 <HAL_TIM_PeriodElapsedCallback>:
}



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) // confirmamos que viene de TIM2
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a05      	ldr	r2, [pc, #20]	@ (80008cc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d104      	bne.n	80008c4 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    HAL_GPIO_TogglePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin); // ejemplo:
 80008ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008be:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80008c0:	f000 fe75 	bl	80015ae <HAL_GPIO_TogglePin>
  }
}
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40000400 	.word	0x40000400
 80008d0:	40020800 	.word	0x40020800

080008d4 <Timer3_SetPeriod_ms>:

void Timer3_SetPeriod_ms(uint32_t ms)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
    uint32_t arr = (ms * 10) - 1; // porque 1 tick = 0.1ms
 80008dc:	687a      	ldr	r2, [r7, #4]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	005b      	lsls	r3, r3, #1
 80008e6:	3b01      	subs	r3, #1
 80008e8:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim3, arr);
 80008ea:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <Timer3_SetPeriod_ms+0x30>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008f2:	4a04      	ldr	r2, [pc, #16]	@ (8000904 <Timer3_SetPeriod_ms+0x30>)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	60d3      	str	r3, [r2, #12]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	200000c8 	.word	0x200000c8

08000908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b0a2      	sub	sp, #136	@ 0x88
 800090c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800090e:	f000 fb09 	bl	8000f24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000912:	f000 f889 	bl	8000a28 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000916:	f000 f969 	bl	8000bec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800091a:	f000 f93d 	bl	8000b98 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800091e:	f000 f8ed 	bl	8000afc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);// arranca timer en modo interrupción
 8000922:	4837      	ldr	r0, [pc, #220]	@ (8000a00 <main+0xf8>)
 8000924:	f001 fb06 	bl	8001f34 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // 1) Esperar que la SIM esté lista y en red
  if(!SIM_WaitForNetwork(60000)) {
 8000928:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800092c:	f7ff fe62 	bl	80005f4 <SIM_WaitForNetwork>
 8000930:	4603      	mov	r3, r0
 8000932:	f083 0301 	eor.w	r3, r3, #1
 8000936:	b2db      	uxtb	r3, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	d004      	beq.n	8000946 <main+0x3e>
      // ERROR: No hay red
      // Aquí podés encender un LED o setear un flag
	  step = 50;
 800093c:	4b31      	ldr	r3, [pc, #196]	@ (8000a04 <main+0xfc>)
 800093e:	2232      	movs	r2, #50	@ 0x32
 8000940:	701a      	strb	r2, [r3, #0]
      while(1);
 8000942:	bf00      	nop
 8000944:	e7fd      	b.n	8000942 <main+0x3a>
  }

  // 2) Inicializar MQTT (prepara cliente)
  if(!MQTT_Init()) {
 8000946:	f7ff fec1 	bl	80006cc <MQTT_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	f083 0301 	eor.w	r3, r3, #1
 8000950:	b2db      	uxtb	r3, r3
 8000952:	2b00      	cmp	r3, #0
 8000954:	d004      	beq.n	8000960 <main+0x58>
      // ERROR: fallo al inicializar MQTT
	  step = 51;
 8000956:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <main+0xfc>)
 8000958:	2233      	movs	r2, #51	@ 0x33
 800095a:	701a      	strb	r2, [r3, #0]
      while(1);
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <main+0x54>
  }

  // 3) Conectar al broker
  char cmd[128];
  sprintf(cmd,"AT+CMQTTCONNECT=0,\"%s:%d\",60,1\r\n", host, port);
 8000960:	4b29      	ldr	r3, [pc, #164]	@ (8000a08 <main+0x100>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4638      	mov	r0, r7
 8000966:	4a29      	ldr	r2, [pc, #164]	@ (8000a0c <main+0x104>)
 8000968:	4929      	ldr	r1, [pc, #164]	@ (8000a10 <main+0x108>)
 800096a:	f002 fb69 	bl	8003040 <siprintf>
  if(!SIMTransmit(cmd, "OK", 5000)) {
 800096e:	463b      	mov	r3, r7
 8000970:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000974:	4927      	ldr	r1, [pc, #156]	@ (8000a14 <main+0x10c>)
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff fe02 	bl	8000580 <SIMTransmit>
 800097c:	4603      	mov	r3, r0
 800097e:	f083 0301 	eor.w	r3, r3, #1
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b00      	cmp	r3, #0
 8000986:	d004      	beq.n	8000992 <main+0x8a>
      // ERROR: no se pudo conectar al broker
	  step = 52;
 8000988:	4b1e      	ldr	r3, [pc, #120]	@ (8000a04 <main+0xfc>)
 800098a:	2234      	movs	r2, #52	@ 0x34
 800098c:	701a      	strb	r2, [r3, #0]
      while(1);
 800098e:	bf00      	nop
 8000990:	e7fd      	b.n	800098e <main+0x86>
  }

  // 4) Loop principal - publicar cada 10 segundos
     uint32_t lastPublish = HAL_GetTick();
 8000992:	f000 fb2d 	bl	8000ff0 <HAL_GetTick>
 8000996:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84


  while (1)
  {

	  Timer3_SetPeriod_ms(500);  // ahora el timer interrumpe cada 500ms
 800099a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800099e:	f7ff ff99 	bl	80008d4 <Timer3_SetPeriod_ms>

      uint32_t now = HAL_GetTick();
 80009a2:	f000 fb25 	bl	8000ff0 <HAL_GetTick>
 80009a6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

      if ((now - lastPublish) >= publishInterval) {
 80009aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80009ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009b2:	1ad2      	subs	r2, r2, r3
 80009b4:	4b18      	ldr	r3, [pc, #96]	@ (8000a18 <main+0x110>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d31d      	bcc.n	80009f8 <main+0xf0>
          if(!MQTT_Publish(topic, payload)) {
 80009bc:	4917      	ldr	r1, [pc, #92]	@ (8000a1c <main+0x114>)
 80009be:	4818      	ldr	r0, [pc, #96]	@ (8000a20 <main+0x118>)
 80009c0:	f7ff ff18 	bl	80007f4 <MQTT_Publish>
 80009c4:	4603      	mov	r3, r0
 80009c6:	f083 0301 	eor.w	r3, r3, #1
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d006      	beq.n	80009de <main+0xd6>
              // ERROR: falla al publicar
              // Podés encender un LED, reintentar o setear un flag
        	  step = 53;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <main+0xfc>)
 80009d2:	2235      	movs	r2, #53	@ 0x35
 80009d4:	701a      	strb	r2, [r3, #0]
        	  step = 0;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <main+0xfc>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
 80009dc:	e008      	b.n	80009f0 <main+0xe8>
          } else {
              // Publicación exitosa
              // Podés setear un flag o actualizar un contador
        	  count = count + 1;
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <main+0x11c>)
 80009e0:	881b      	ldrh	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <main+0x11c>)
 80009e8:	801a      	strh	r2, [r3, #0]
        	  step = 0;
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <main+0xfc>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]

          }

          lastPublish = now;
 80009f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80009f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }

      HAL_Delay(100); // pequeña pausa para no saturar el MCU
 80009f8:	2064      	movs	r0, #100	@ 0x64
 80009fa:	f000 fb05 	bl	8001008 <HAL_Delay>
  {
 80009fe:	e7cc      	b.n	800099a <main+0x92>
 8000a00:	200000c8 	.word	0x200000c8
 8000a04:	20000158 	.word	0x20000158
 8000a08:	2000001c 	.word	0x2000001c
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	08003b48 	.word	0x08003b48
 8000a14:	080039c4 	.word	0x080039c4
 8000a18:	2000004c 	.word	0x2000004c
 8000a1c:	20000030 	.word	0x20000030
 8000a20:	20000020 	.word	0x20000020
 8000a24:	2000015a 	.word	0x2000015a

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	@ 0x50
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0320 	add.w	r3, r7, #32
 8000a32:	2230      	movs	r2, #48	@ 0x30
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f002 fb22 	bl	8003080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	4b28      	ldr	r3, [pc, #160]	@ (8000af4 <SystemClock_Config+0xcc>)
 8000a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a54:	4a27      	ldr	r2, [pc, #156]	@ (8000af4 <SystemClock_Config+0xcc>)
 8000a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5c:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <SystemClock_Config+0xcc>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a68:	2300      	movs	r3, #0
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	4b22      	ldr	r3, [pc, #136]	@ (8000af8 <SystemClock_Config+0xd0>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a74:	4a20      	ldr	r2, [pc, #128]	@ (8000af8 <SystemClock_Config+0xd0>)
 8000a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <SystemClock_Config+0xd0>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a92:	2302      	movs	r3, #2
 8000a94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000a9c:	2319      	movs	r3, #25
 8000a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000aa0:	23a8      	movs	r3, #168	@ 0xa8
 8000aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aac:	f107 0320 	add.w	r3, r7, #32
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f000 fd97 	bl	80015e4 <HAL_RCC_OscConfig>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000abc:	f000 f8e8 	bl	8000c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ad6:	f107 030c 	add.w	r3, r7, #12
 8000ada:	2102      	movs	r1, #2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fff9 	bl	8001ad4 <HAL_RCC_ClockConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ae8:	f000 f8d2 	bl	8000c90 <Error_Handler>
  }
}
 8000aec:	bf00      	nop
 8000aee:	3750      	adds	r7, #80	@ 0x50
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40007000 	.word	0x40007000

08000afc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b02:	f107 0308 	add.w	r3, r7, #8
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b10:	463b      	mov	r3, r7
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b18:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b94 <MX_TIM3_Init+0x98>)
 8000b1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400;
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b20:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8000b24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b40:	4813      	ldr	r0, [pc, #76]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b42:	f001 f9a7 	bl	8001e94 <HAL_TIM_Base_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000b4c:	f000 f8a0 	bl	8000c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b56:	f107 0308 	add.w	r3, r7, #8
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	480c      	ldr	r0, [pc, #48]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b5e:	f001 fb3b 	bl	80021d8 <HAL_TIM_ConfigClockSource>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000b68:	f000 f892 	bl	8000c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b74:	463b      	mov	r3, r7
 8000b76:	4619      	mov	r1, r3
 8000b78:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <MX_TIM3_Init+0x94>)
 8000b7a:	f001 fd3d 	bl	80025f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000b84:	f000 f884 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	200000c8 	.word	0x200000c8
 8000b94:	40000400 	.word	0x40000400

08000b98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b9c:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000b9e:	4a12      	ldr	r2, [pc, #72]	@ (8000be8 <MX_USART1_UART_Init+0x50>)
 8000ba0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ba2:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000ba4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bce:	4805      	ldr	r0, [pc, #20]	@ (8000be4 <MX_USART1_UART_Init+0x4c>)
 8000bd0:	f001 fd94 	bl	80026fc <HAL_UART_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000bda:	f000 f859 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000110 	.word	0x20000110
 8000be8:	40011000 	.word	0x40011000

08000bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b088      	sub	sp, #32
 8000bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	4b20      	ldr	r3, [pc, #128]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c0c:	f043 0304 	orr.w	r3, r3, #4
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0304 	and.w	r3, r3, #4
 8000c1a:	60bb      	str	r3, [r7, #8]
 8000c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a18      	ldr	r2, [pc, #96]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b16      	ldr	r3, [pc, #88]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c88 <MX_GPIO_Init+0x9c>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin, GPIO_PIN_RESET);
 8000c56:	2200      	movs	r2, #0
 8000c58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c5c:	480b      	ldr	r0, [pc, #44]	@ (8000c8c <MX_GPIO_Init+0xa0>)
 8000c5e:	f000 fc8d 	bl	800157c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ON_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_ON_BOARD_Pin;
 8000c62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_ON_BOARD_GPIO_Port, &GPIO_InitStruct);
 8000c74:	f107 030c 	add.w	r3, r7, #12
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4804      	ldr	r0, [pc, #16]	@ (8000c8c <MX_GPIO_Init+0xa0>)
 8000c7c:	f000 fafa 	bl	8001274 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c80:	bf00      	nop
 8000c82:	3720      	adds	r7, #32
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40020800 	.word	0x40020800

08000c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <Error_Handler+0x8>

08000c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000caa:	4a0f      	ldr	r2, [pc, #60]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc6:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_MspInit+0x4c>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	40023800 	.word	0x40023800

08000cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8000d34 <HAL_TIM_Base_MspInit+0x48>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d115      	bne.n	8000d2a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	4b0d      	ldr	r3, [pc, #52]	@ (8000d38 <HAL_TIM_Base_MspInit+0x4c>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d06:	4a0c      	ldr	r2, [pc, #48]	@ (8000d38 <HAL_TIM_Base_MspInit+0x4c>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <HAL_TIM_Base_MspInit+0x4c>)
 8000d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	201d      	movs	r0, #29
 8000d20:	f000 fa71 	bl	8001206 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d24:	201d      	movs	r0, #29
 8000d26:	f000 fa8a 	bl	800123e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d2a:	bf00      	nop
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40000400 	.word	0x40000400
 8000d38:	40023800 	.word	0x40023800

08000d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	@ 0x28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a19      	ldr	r2, [pc, #100]	@ (8000dc0 <HAL_UART_MspInit+0x84>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d12c      	bne.n	8000db8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d66:	4a17      	ldr	r2, [pc, #92]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d68:	f043 0310 	orr.w	r3, r3, #16
 8000d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d72:	f003 0310 	and.w	r3, r3, #16
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a10      	ldr	r2, [pc, #64]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d96:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
 8000da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000da8:	2307      	movs	r3, #7
 8000daa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	4805      	ldr	r0, [pc, #20]	@ (8000dc8 <HAL_UART_MspInit+0x8c>)
 8000db4:	f000 fa5e 	bl	8001274 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000db8:	bf00      	nop
 8000dba:	3728      	adds	r7, #40	@ 0x28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40011000 	.word	0x40011000
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020000 	.word	0x40020000

08000dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <NMI_Handler+0x4>

08000dd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <HardFault_Handler+0x4>

08000ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <MemManage_Handler+0x4>

08000de4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <BusFault_Handler+0x4>

08000dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <UsageFault_Handler+0x4>

08000df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e22:	f000 f8d1 	bl	8000fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <TIM3_IRQHandler+0x10>)
 8000e32:	f001 f8e1 	bl	8001ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000c8 	.word	0x200000c8

08000e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e48:	4a14      	ldr	r2, [pc, #80]	@ (8000e9c <_sbrk+0x5c>)
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <_sbrk+0x60>)
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e54:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <_sbrk+0x64>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d102      	bne.n	8000e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <_sbrk+0x64>)
 8000e5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <_sbrk+0x68>)
 8000e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e62:	4b10      	ldr	r3, [pc, #64]	@ (8000ea4 <_sbrk+0x64>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d207      	bcs.n	8000e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e70:	f002 f924 	bl	80030bc <__errno>
 8000e74:	4603      	mov	r3, r0
 8000e76:	220c      	movs	r2, #12
 8000e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	e009      	b.n	8000e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e80:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e86:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <_sbrk+0x64>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ea4 <_sbrk+0x64>)
 8000e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e92:	68fb      	ldr	r3, [r7, #12]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20010000 	.word	0x20010000
 8000ea0:	00000400 	.word	0x00000400
 8000ea4:	2000025c 	.word	0x2000025c
 8000ea8:	200003b0 	.word	0x200003b0

08000eac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <SystemInit+0x20>)
 8000eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <SystemInit+0x20>)
 8000eb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ebc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ed0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ed4:	f7ff ffea 	bl	8000eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ed8:	480c      	ldr	r0, [pc, #48]	@ (8000f0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eda:	490d      	ldr	r1, [pc, #52]	@ (8000f10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000edc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee0:	e002      	b.n	8000ee8 <LoopCopyDataInit>

08000ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee6:	3304      	adds	r3, #4

08000ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eec:	d3f9      	bcc.n	8000ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8000f1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef4:	e001      	b.n	8000efa <LoopFillZerobss>

08000ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef8:	3204      	adds	r2, #4

08000efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000efc:	d3fb      	bcc.n	8000ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efe:	f002 f8e3 	bl	80030c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f02:	f7ff fd01 	bl	8000908 <main>
  bx  lr    
 8000f06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f08:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f10:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8000f14:	08003bc8 	.word	0x08003bc8
  ldr r2, =_sbss
 8000f18:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8000f1c:	200003ac 	.word	0x200003ac

08000f20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f20:	e7fe      	b.n	8000f20 <ADC_IRQHandler>
	...

08000f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f28:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <HAL_Init+0x40>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f64 <HAL_Init+0x40>)
 8000f2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f34:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <HAL_Init+0x40>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0a      	ldr	r2, [pc, #40]	@ (8000f64 <HAL_Init+0x40>)
 8000f3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f40:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <HAL_Init+0x40>)
 8000f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f4c:	2003      	movs	r0, #3
 8000f4e:	f000 f94f 	bl	80011f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f52:	200f      	movs	r0, #15
 8000f54:	f000 f808 	bl	8000f68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f58:	f7ff fea0 	bl	8000c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40023c00 	.word	0x40023c00

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_InitTick+0x54>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_InitTick+0x58>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 f967 	bl	800125a <HAL_SYSTICK_Config>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e00e      	b.n	8000fb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b0f      	cmp	r3, #15
 8000f9a:	d80a      	bhi.n	8000fb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa4:	f000 f92f 	bl	8001206 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa8:	4a06      	ldr	r2, [pc, #24]	@ (8000fc4 <HAL_InitTick+0x5c>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e000      	b.n	8000fb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000050 	.word	0x20000050
 8000fc0:	20000058 	.word	0x20000058
 8000fc4:	20000054 	.word	0x20000054

08000fc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_IncTick+0x20>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_IncTick+0x24>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	4a04      	ldr	r2, [pc, #16]	@ (8000fec <HAL_IncTick+0x24>)
 8000fda:	6013      	str	r3, [r2, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	20000058 	.word	0x20000058
 8000fec:	20000260 	.word	0x20000260

08000ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff4:	4b03      	ldr	r3, [pc, #12]	@ (8001004 <HAL_GetTick+0x14>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000260 	.word	0x20000260

08001008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001010:	f7ff ffee 	bl	8000ff0 <HAL_GetTick>
 8001014:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001020:	d005      	beq.n	800102e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <HAL_Delay+0x44>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800102e:	bf00      	nop
 8001030:	f7ff ffde 	bl	8000ff0 <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	429a      	cmp	r2, r3
 800103e:	d8f7      	bhi.n	8001030 <HAL_Delay+0x28>
  {
  }
}
 8001040:	bf00      	nop
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000058 	.word	0x20000058

08001050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f003 0307 	and.w	r3, r3, #7
 800105e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <__NVIC_SetPriorityGrouping+0x44>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800106c:	4013      	ands	r3, r2
 800106e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800107c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001082:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <__NVIC_SetPriorityGrouping+0x44>)
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	60d3      	str	r3, [r2, #12]
}
 8001088:	bf00      	nop
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800109c:	4b04      	ldr	r3, [pc, #16]	@ (80010b0 <__NVIC_GetPriorityGrouping+0x18>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	0a1b      	lsrs	r3, r3, #8
 80010a2:	f003 0307 	and.w	r3, r3, #7
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	db0b      	blt.n	80010de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	f003 021f 	and.w	r2, r3, #31
 80010cc:	4907      	ldr	r1, [pc, #28]	@ (80010ec <__NVIC_EnableIRQ+0x38>)
 80010ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d2:	095b      	lsrs	r3, r3, #5
 80010d4:	2001      	movs	r0, #1
 80010d6:	fa00 f202 	lsl.w	r2, r0, r2
 80010da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000e100 	.word	0xe000e100

080010f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	6039      	str	r1, [r7, #0]
 80010fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	2b00      	cmp	r3, #0
 8001102:	db0a      	blt.n	800111a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	b2da      	uxtb	r2, r3
 8001108:	490c      	ldr	r1, [pc, #48]	@ (800113c <__NVIC_SetPriority+0x4c>)
 800110a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110e:	0112      	lsls	r2, r2, #4
 8001110:	b2d2      	uxtb	r2, r2
 8001112:	440b      	add	r3, r1
 8001114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001118:	e00a      	b.n	8001130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	b2da      	uxtb	r2, r3
 800111e:	4908      	ldr	r1, [pc, #32]	@ (8001140 <__NVIC_SetPriority+0x50>)
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 030f 	and.w	r3, r3, #15
 8001126:	3b04      	subs	r3, #4
 8001128:	0112      	lsls	r2, r2, #4
 800112a:	b2d2      	uxtb	r2, r2
 800112c:	440b      	add	r3, r1
 800112e:	761a      	strb	r2, [r3, #24]
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000e100 	.word	0xe000e100
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001144:	b480      	push	{r7}
 8001146:	b089      	sub	sp, #36	@ 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	f1c3 0307 	rsb	r3, r3, #7
 800115e:	2b04      	cmp	r3, #4
 8001160:	bf28      	it	cs
 8001162:	2304      	movcs	r3, #4
 8001164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3304      	adds	r3, #4
 800116a:	2b06      	cmp	r3, #6
 800116c:	d902      	bls.n	8001174 <NVIC_EncodePriority+0x30>
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	3b03      	subs	r3, #3
 8001172:	e000      	b.n	8001176 <NVIC_EncodePriority+0x32>
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001178:	f04f 32ff 	mov.w	r2, #4294967295
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43da      	mvns	r2, r3
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	401a      	ands	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800118c:	f04f 31ff 	mov.w	r1, #4294967295
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	fa01 f303 	lsl.w	r3, r1, r3
 8001196:	43d9      	mvns	r1, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	4313      	orrs	r3, r2
         );
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3724      	adds	r7, #36	@ 0x24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011bc:	d301      	bcc.n	80011c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011be:	2301      	movs	r3, #1
 80011c0:	e00f      	b.n	80011e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <SysTick_Config+0x40>)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ca:	210f      	movs	r1, #15
 80011cc:	f04f 30ff 	mov.w	r0, #4294967295
 80011d0:	f7ff ff8e 	bl	80010f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011d4:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <SysTick_Config+0x40>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011da:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <SysTick_Config+0x40>)
 80011dc:	2207      	movs	r2, #7
 80011de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	e000e010 	.word	0xe000e010

080011f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ff29 	bl	8001050 <__NVIC_SetPriorityGrouping>
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001206:	b580      	push	{r7, lr}
 8001208:	b086      	sub	sp, #24
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	60b9      	str	r1, [r7, #8]
 8001210:	607a      	str	r2, [r7, #4]
 8001212:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001218:	f7ff ff3e 	bl	8001098 <__NVIC_GetPriorityGrouping>
 800121c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	68b9      	ldr	r1, [r7, #8]
 8001222:	6978      	ldr	r0, [r7, #20]
 8001224:	f7ff ff8e 	bl	8001144 <NVIC_EncodePriority>
 8001228:	4602      	mov	r2, r0
 800122a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122e:	4611      	mov	r1, r2
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff5d 	bl	80010f0 <__NVIC_SetPriority>
}
 8001236:	bf00      	nop
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
 8001244:	4603      	mov	r3, r0
 8001246:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff31 	bl	80010b4 <__NVIC_EnableIRQ>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b082      	sub	sp, #8
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff ffa2 	bl	80011ac <SysTick_Config>
 8001268:	4603      	mov	r3, r0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	@ 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001286:	2300      	movs	r3, #0
 8001288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
 800128e:	e159      	b.n	8001544 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001290:	2201      	movs	r2, #1
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	f040 8148 	bne.w	800153e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d005      	beq.n	80012c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d130      	bne.n	8001328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	2203      	movs	r2, #3
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	68da      	ldr	r2, [r3, #12]
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012fc:	2201      	movs	r2, #1
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	091b      	lsrs	r3, r3, #4
 8001312:	f003 0201 	and.w	r2, r3, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	2b03      	cmp	r3, #3
 8001332:	d017      	beq.n	8001364 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	2203      	movs	r2, #3
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d123      	bne.n	80013b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	08da      	lsrs	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3208      	adds	r2, #8
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	220f      	movs	r2, #15
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4013      	ands	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	691a      	ldr	r2, [r3, #16]
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	08da      	lsrs	r2, r3, #3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3208      	adds	r2, #8
 80013b2:	69b9      	ldr	r1, [r7, #24]
 80013b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	2203      	movs	r2, #3
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0203 	and.w	r2, r3, #3
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f000 80a2 	beq.w	800153e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	4b57      	ldr	r3, [pc, #348]	@ (800155c <HAL_GPIO_Init+0x2e8>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	4a56      	ldr	r2, [pc, #344]	@ (800155c <HAL_GPIO_Init+0x2e8>)
 8001404:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001408:	6453      	str	r3, [r2, #68]	@ 0x44
 800140a:	4b54      	ldr	r3, [pc, #336]	@ (800155c <HAL_GPIO_Init+0x2e8>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001416:	4a52      	ldr	r2, [pc, #328]	@ (8001560 <HAL_GPIO_Init+0x2ec>)
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	089b      	lsrs	r3, r3, #2
 800141c:	3302      	adds	r3, #2
 800141e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	220f      	movs	r2, #15
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4013      	ands	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a49      	ldr	r2, [pc, #292]	@ (8001564 <HAL_GPIO_Init+0x2f0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d019      	beq.n	8001476 <HAL_GPIO_Init+0x202>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a48      	ldr	r2, [pc, #288]	@ (8001568 <HAL_GPIO_Init+0x2f4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d013      	beq.n	8001472 <HAL_GPIO_Init+0x1fe>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a47      	ldr	r2, [pc, #284]	@ (800156c <HAL_GPIO_Init+0x2f8>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d00d      	beq.n	800146e <HAL_GPIO_Init+0x1fa>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a46      	ldr	r2, [pc, #280]	@ (8001570 <HAL_GPIO_Init+0x2fc>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d007      	beq.n	800146a <HAL_GPIO_Init+0x1f6>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a45      	ldr	r2, [pc, #276]	@ (8001574 <HAL_GPIO_Init+0x300>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d101      	bne.n	8001466 <HAL_GPIO_Init+0x1f2>
 8001462:	2304      	movs	r3, #4
 8001464:	e008      	b.n	8001478 <HAL_GPIO_Init+0x204>
 8001466:	2307      	movs	r3, #7
 8001468:	e006      	b.n	8001478 <HAL_GPIO_Init+0x204>
 800146a:	2303      	movs	r3, #3
 800146c:	e004      	b.n	8001478 <HAL_GPIO_Init+0x204>
 800146e:	2302      	movs	r3, #2
 8001470:	e002      	b.n	8001478 <HAL_GPIO_Init+0x204>
 8001472:	2301      	movs	r3, #1
 8001474:	e000      	b.n	8001478 <HAL_GPIO_Init+0x204>
 8001476:	2300      	movs	r3, #0
 8001478:	69fa      	ldr	r2, [r7, #28]
 800147a:	f002 0203 	and.w	r2, r2, #3
 800147e:	0092      	lsls	r2, r2, #2
 8001480:	4093      	lsls	r3, r2
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001488:	4935      	ldr	r1, [pc, #212]	@ (8001560 <HAL_GPIO_Init+0x2ec>)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	089b      	lsrs	r3, r3, #2
 800148e:	3302      	adds	r3, #2
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001496:	4b38      	ldr	r3, [pc, #224]	@ (8001578 <HAL_GPIO_Init+0x304>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	43db      	mvns	r3, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4013      	ands	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001578 <HAL_GPIO_Init+0x304>)
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001578 <HAL_GPIO_Init+0x304>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	43db      	mvns	r3, r3
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4013      	ands	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014e4:	4a24      	ldr	r2, [pc, #144]	@ (8001578 <HAL_GPIO_Init+0x304>)
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ea:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <HAL_GPIO_Init+0x304>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800150e:	4a1a      	ldr	r2, [pc, #104]	@ (8001578 <HAL_GPIO_Init+0x304>)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001514:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <HAL_GPIO_Init+0x304>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	43db      	mvns	r3, r3
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4013      	ands	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001538:	4a0f      	ldr	r2, [pc, #60]	@ (8001578 <HAL_GPIO_Init+0x304>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3301      	adds	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	2b0f      	cmp	r3, #15
 8001548:	f67f aea2 	bls.w	8001290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3724      	adds	r7, #36	@ 0x24
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40023800 	.word	0x40023800
 8001560:	40013800 	.word	0x40013800
 8001564:	40020000 	.word	0x40020000
 8001568:	40020400 	.word	0x40020400
 800156c:	40020800 	.word	0x40020800
 8001570:	40020c00 	.word	0x40020c00
 8001574:	40021000 	.word	0x40021000
 8001578:	40013c00 	.word	0x40013c00

0800157c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	807b      	strh	r3, [r7, #2]
 8001588:	4613      	mov	r3, r2
 800158a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800158c:	787b      	ldrb	r3, [r7, #1]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001592:	887a      	ldrh	r2, [r7, #2]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001598:	e003      	b.n	80015a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800159a:	887b      	ldrh	r3, [r7, #2]
 800159c:	041a      	lsls	r2, r3, #16
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	619a      	str	r2, [r3, #24]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b085      	sub	sp, #20
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	460b      	mov	r3, r1
 80015b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015c0:	887a      	ldrh	r2, [r7, #2]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4013      	ands	r3, r2
 80015c6:	041a      	lsls	r2, r3, #16
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	43d9      	mvns	r1, r3
 80015cc:	887b      	ldrh	r3, [r7, #2]
 80015ce:	400b      	ands	r3, r1
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	619a      	str	r2, [r3, #24]
}
 80015d6:	bf00      	nop
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
	...

080015e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e267      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d075      	beq.n	80016ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001602:	4b88      	ldr	r3, [pc, #544]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	2b04      	cmp	r3, #4
 800160c:	d00c      	beq.n	8001628 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800160e:	4b85      	ldr	r3, [pc, #532]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001616:	2b08      	cmp	r3, #8
 8001618:	d112      	bne.n	8001640 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800161a:	4b82      	ldr	r3, [pc, #520]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001622:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001626:	d10b      	bne.n	8001640 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	4b7e      	ldr	r3, [pc, #504]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d05b      	beq.n	80016ec <HAL_RCC_OscConfig+0x108>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d157      	bne.n	80016ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e242      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001648:	d106      	bne.n	8001658 <HAL_RCC_OscConfig+0x74>
 800164a:	4b76      	ldr	r3, [pc, #472]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a75      	ldr	r2, [pc, #468]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	e01d      	b.n	8001694 <HAL_RCC_OscConfig+0xb0>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001660:	d10c      	bne.n	800167c <HAL_RCC_OscConfig+0x98>
 8001662:	4b70      	ldr	r3, [pc, #448]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a6f      	ldr	r2, [pc, #444]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800166c:	6013      	str	r3, [r2, #0]
 800166e:	4b6d      	ldr	r3, [pc, #436]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a6c      	ldr	r2, [pc, #432]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	e00b      	b.n	8001694 <HAL_RCC_OscConfig+0xb0>
 800167c:	4b69      	ldr	r3, [pc, #420]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b66      	ldr	r3, [pc, #408]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a65      	ldr	r2, [pc, #404]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 800168e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d013      	beq.n	80016c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fca8 	bl	8000ff0 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a4:	f7ff fca4 	bl	8000ff0 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b64      	cmp	r3, #100	@ 0x64
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e207      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0xc0>
 80016c2:	e014      	b.n	80016ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c4:	f7ff fc94 	bl	8000ff0 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016cc:	f7ff fc90 	bl	8000ff0 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b64      	cmp	r3, #100	@ 0x64
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e1f3      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	4b51      	ldr	r3, [pc, #324]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0xe8>
 80016ea:	e000      	b.n	80016ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d063      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80016fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 030c 	and.w	r3, r3, #12
 8001702:	2b00      	cmp	r3, #0
 8001704:	d00b      	beq.n	800171e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001706:	4b47      	ldr	r3, [pc, #284]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800170e:	2b08      	cmp	r3, #8
 8001710:	d11c      	bne.n	800174c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001712:	4b44      	ldr	r3, [pc, #272]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d116      	bne.n	800174c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800171e:	4b41      	ldr	r3, [pc, #260]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <HAL_RCC_OscConfig+0x152>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d001      	beq.n	8001736 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e1c7      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001736:	4b3b      	ldr	r3, [pc, #236]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4937      	ldr	r1, [pc, #220]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001746:	4313      	orrs	r3, r2
 8001748:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	e03a      	b.n	80017c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001754:	4b34      	ldr	r3, [pc, #208]	@ (8001828 <HAL_RCC_OscConfig+0x244>)
 8001756:	2201      	movs	r2, #1
 8001758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175a:	f7ff fc49 	bl	8000ff0 <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001762:	f7ff fc45 	bl	8000ff0 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e1a8      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	4b2b      	ldr	r3, [pc, #172]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001780:	4b28      	ldr	r3, [pc, #160]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4925      	ldr	r1, [pc, #148]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
 8001794:	e015      	b.n	80017c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001796:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <HAL_RCC_OscConfig+0x244>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179c:	f7ff fc28 	bl	8000ff0 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a4:	f7ff fc24 	bl	8000ff0 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e187      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f0      	bne.n	80017a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d036      	beq.n	800183c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d016      	beq.n	8001804 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d6:	4b15      	ldr	r3, [pc, #84]	@ (800182c <HAL_RCC_OscConfig+0x248>)
 80017d8:	2201      	movs	r2, #1
 80017da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017dc:	f7ff fc08 	bl	8000ff0 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e4:	f7ff fc04 	bl	8000ff0 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e167      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <HAL_RCC_OscConfig+0x240>)
 80017f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x200>
 8001802:	e01b      	b.n	800183c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <HAL_RCC_OscConfig+0x248>)
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180a:	f7ff fbf1 	bl	8000ff0 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001810:	e00e      	b.n	8001830 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001812:	f7ff fbed 	bl	8000ff0 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d907      	bls.n	8001830 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e150      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
 8001824:	40023800 	.word	0x40023800
 8001828:	42470000 	.word	0x42470000
 800182c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001830:	4b88      	ldr	r3, [pc, #544]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1ea      	bne.n	8001812 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 8097 	beq.w	8001978 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800184e:	4b81      	ldr	r3, [pc, #516]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10f      	bne.n	800187a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	4b7d      	ldr	r3, [pc, #500]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a7c      	ldr	r2, [pc, #496]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b7a      	ldr	r3, [pc, #488]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001876:	2301      	movs	r3, #1
 8001878:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b77      	ldr	r3, [pc, #476]	@ (8001a58 <HAL_RCC_OscConfig+0x474>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d118      	bne.n	80018b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001886:	4b74      	ldr	r3, [pc, #464]	@ (8001a58 <HAL_RCC_OscConfig+0x474>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a73      	ldr	r2, [pc, #460]	@ (8001a58 <HAL_RCC_OscConfig+0x474>)
 800188c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001892:	f7ff fbad 	bl	8000ff0 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189a:	f7ff fba9 	bl	8000ff0 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e10c      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001a58 <HAL_RCC_OscConfig+0x474>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d106      	bne.n	80018ce <HAL_RCC_OscConfig+0x2ea>
 80018c0:	4b64      	ldr	r3, [pc, #400]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018c4:	4a63      	ldr	r2, [pc, #396]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80018cc:	e01c      	b.n	8001908 <HAL_RCC_OscConfig+0x324>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b05      	cmp	r3, #5
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x30c>
 80018d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018da:	4a5e      	ldr	r2, [pc, #376]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80018ee:	e00b      	b.n	8001908 <HAL_RCC_OscConfig+0x324>
 80018f0:	4b58      	ldr	r3, [pc, #352]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f4:	4a57      	ldr	r2, [pc, #348]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018f6:	f023 0301 	bic.w	r3, r3, #1
 80018fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80018fc:	4b55      	ldr	r3, [pc, #340]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80018fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001900:	4a54      	ldr	r2, [pc, #336]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001902:	f023 0304 	bic.w	r3, r3, #4
 8001906:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d015      	beq.n	800193c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001910:	f7ff fb6e 	bl	8000ff0 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001916:	e00a      	b.n	800192e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001918:	f7ff fb6a 	bl	8000ff0 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001926:	4293      	cmp	r3, r2
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e0cb      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192e:	4b49      	ldr	r3, [pc, #292]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0ee      	beq.n	8001918 <HAL_RCC_OscConfig+0x334>
 800193a:	e014      	b.n	8001966 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff fb58 	bl	8000ff0 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001942:	e00a      	b.n	800195a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001944:	f7ff fb54 	bl	8000ff0 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e0b5      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800195a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 800195c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1ee      	bne.n	8001944 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001966:	7dfb      	ldrb	r3, [r7, #23]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d105      	bne.n	8001978 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800196c:	4b39      	ldr	r3, [pc, #228]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 800196e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001970:	4a38      	ldr	r2, [pc, #224]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001972:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001976:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 80a1 	beq.w	8001ac4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001982:	4b34      	ldr	r3, [pc, #208]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b08      	cmp	r3, #8
 800198c:	d05c      	beq.n	8001a48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	2b02      	cmp	r3, #2
 8001994:	d141      	bne.n	8001a1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001996:	4b31      	ldr	r3, [pc, #196]	@ (8001a5c <HAL_RCC_OscConfig+0x478>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff fb28 	bl	8000ff0 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff fb24 	bl	8000ff0 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e087      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b6:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69da      	ldr	r2, [r3, #28]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d0:	019b      	lsls	r3, r3, #6
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	085b      	lsrs	r3, r3, #1
 80019da:	3b01      	subs	r3, #1
 80019dc:	041b      	lsls	r3, r3, #16
 80019de:	431a      	orrs	r2, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e4:	061b      	lsls	r3, r3, #24
 80019e6:	491b      	ldr	r1, [pc, #108]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 80019e8:	4313      	orrs	r3, r2
 80019ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ec:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <HAL_RCC_OscConfig+0x478>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f2:	f7ff fafd 	bl	8000ff0 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fa:	f7ff faf9 	bl	8000ff0 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e05c      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0c:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x416>
 8001a18:	e054      	b.n	8001ac4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <HAL_RCC_OscConfig+0x478>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a20:	f7ff fae6 	bl	8000ff0 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a28:	f7ff fae2 	bl	8000ff0 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e045      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_RCC_OscConfig+0x470>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1f0      	bne.n	8001a28 <HAL_RCC_OscConfig+0x444>
 8001a46:	e03d      	b.n	8001ac4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d107      	bne.n	8001a60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e038      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40007000 	.word	0x40007000
 8001a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <HAL_RCC_OscConfig+0x4ec>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d028      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d121      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d11a      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a90:	4013      	ands	r3, r2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d111      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa6:	085b      	lsrs	r3, r3, #1
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e000      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0cc      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b68      	ldr	r3, [pc, #416]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d90c      	bls.n	8001b10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b65      	ldr	r3, [pc, #404]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afe:	4b63      	ldr	r3, [pc, #396]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d001      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e0b8      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d020      	beq.n	8001b5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b28:	4b59      	ldr	r3, [pc, #356]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	4a58      	ldr	r2, [pc, #352]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0308 	and.w	r3, r3, #8
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d005      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b40:	4b53      	ldr	r3, [pc, #332]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	4a52      	ldr	r2, [pc, #328]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b4c:	4b50      	ldr	r3, [pc, #320]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	494d      	ldr	r1, [pc, #308]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d044      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d107      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b72:	4b47      	ldr	r3, [pc, #284]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d119      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e07f      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d003      	beq.n	8001b92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d107      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b92:	4b3f      	ldr	r3, [pc, #252]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d109      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e06f      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	4b3b      	ldr	r3, [pc, #236]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e067      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bb2:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f023 0203 	bic.w	r2, r3, #3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4934      	ldr	r1, [pc, #208]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc4:	f7ff fa14 	bl	8000ff0 <HAL_GetTick>
 8001bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bca:	e00a      	b.n	8001be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bcc:	f7ff fa10 	bl	8000ff0 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e04f      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 020c 	and.w	r2, r3, #12
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d1eb      	bne.n	8001bcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf4:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d20c      	bcs.n	8001c1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c02:	4b22      	ldr	r3, [pc, #136]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0a:	4b20      	ldr	r3, [pc, #128]	@ (8001c8c <HAL_RCC_ClockConfig+0x1b8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d001      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e032      	b.n	8001c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d008      	beq.n	8001c3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c28:	4b19      	ldr	r3, [pc, #100]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	4916      	ldr	r1, [pc, #88]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0308 	and.w	r3, r3, #8
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d009      	beq.n	8001c5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c46:	4b12      	ldr	r3, [pc, #72]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	490e      	ldr	r1, [pc, #56]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c5a:	f000 f821 	bl	8001ca0 <HAL_RCC_GetSysClockFreq>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	091b      	lsrs	r3, r3, #4
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	490a      	ldr	r1, [pc, #40]	@ (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001c6c:	5ccb      	ldrb	r3, [r1, r3]
 8001c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c72:	4a09      	ldr	r2, [pc, #36]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c76:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff f974 	bl	8000f68 <HAL_InitTick>

  return HAL_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023c00 	.word	0x40023c00
 8001c90:	40023800 	.word	0x40023800
 8001c94:	08003b6c 	.word	0x08003b6c
 8001c98:	20000050 	.word	0x20000050
 8001c9c:	20000054 	.word	0x20000054

08001ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ca4:	b090      	sub	sp, #64	@ 0x40
 8001ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cb8:	4b59      	ldr	r3, [pc, #356]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 030c 	and.w	r3, r3, #12
 8001cc0:	2b08      	cmp	r3, #8
 8001cc2:	d00d      	beq.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x40>
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	f200 80a1 	bhi.w	8001e0c <HAL_RCC_GetSysClockFreq+0x16c>
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d002      	beq.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d003      	beq.n	8001cda <HAL_RCC_GetSysClockFreq+0x3a>
 8001cd2:	e09b      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cd4:	4b53      	ldr	r3, [pc, #332]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cd8:	e09b      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cda:	4b53      	ldr	r3, [pc, #332]	@ (8001e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cde:	e098      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ce0:	4b4f      	ldr	r3, [pc, #316]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ce8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cea:	4b4d      	ldr	r3, [pc, #308]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d028      	beq.n	8001d48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cf6:	4b4a      	ldr	r3, [pc, #296]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	099b      	lsrs	r3, r3, #6
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	623b      	str	r3, [r7, #32]
 8001d00:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4b47      	ldr	r3, [pc, #284]	@ (8001e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d0c:	fb03 f201 	mul.w	r2, r3, r1
 8001d10:	2300      	movs	r3, #0
 8001d12:	fb00 f303 	mul.w	r3, r0, r3
 8001d16:	4413      	add	r3, r2
 8001d18:	4a43      	ldr	r2, [pc, #268]	@ (8001e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d1a:	fba0 1202 	umull	r1, r2, r0, r2
 8001d1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d20:	460a      	mov	r2, r1
 8001d22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d26:	4413      	add	r3, r2
 8001d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
 8001d30:	61fa      	str	r2, [r7, #28]
 8001d32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d3a:	f7fe faa9 	bl	8000290 <__aeabi_uldivmod>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4613      	mov	r3, r2
 8001d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d46:	e053      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d48:	4b35      	ldr	r3, [pc, #212]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	099b      	lsrs	r3, r3, #6
 8001d4e:	2200      	movs	r2, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	617a      	str	r2, [r7, #20]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d5a:	f04f 0b00 	mov.w	fp, #0
 8001d5e:	4652      	mov	r2, sl
 8001d60:	465b      	mov	r3, fp
 8001d62:	f04f 0000 	mov.w	r0, #0
 8001d66:	f04f 0100 	mov.w	r1, #0
 8001d6a:	0159      	lsls	r1, r3, #5
 8001d6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d70:	0150      	lsls	r0, r2, #5
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	ebb2 080a 	subs.w	r8, r2, sl
 8001d7a:	eb63 090b 	sbc.w	r9, r3, fp
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d92:	ebb2 0408 	subs.w	r4, r2, r8
 8001d96:	eb63 0509 	sbc.w	r5, r3, r9
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	f04f 0300 	mov.w	r3, #0
 8001da2:	00eb      	lsls	r3, r5, #3
 8001da4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001da8:	00e2      	lsls	r2, r4, #3
 8001daa:	4614      	mov	r4, r2
 8001dac:	461d      	mov	r5, r3
 8001dae:	eb14 030a 	adds.w	r3, r4, sl
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	eb45 030b 	adc.w	r3, r5, fp
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	028b      	lsls	r3, r1, #10
 8001dca:	4621      	mov	r1, r4
 8001dcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	028a      	lsls	r2, r1, #10
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dda:	2200      	movs	r2, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	60fa      	str	r2, [r7, #12]
 8001de0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001de4:	f7fe fa54 	bl	8000290 <__aeabi_uldivmod>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4613      	mov	r3, r2
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001df0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	0c1b      	lsrs	r3, r3, #16
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001e00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e0a:	e002      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e0c:	4b05      	ldr	r3, [pc, #20]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3740      	adds	r7, #64	@ 0x40
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800
 8001e24:	00f42400 	.word	0x00f42400
 8001e28:	017d7840 	.word	0x017d7840

08001e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b03      	ldr	r3, [pc, #12]	@ (8001e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000050 	.word	0x20000050

08001e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e48:	f7ff fff0 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0a9b      	lsrs	r3, r3, #10
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4903      	ldr	r1, [pc, #12]	@ (8001e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08003b7c 	.word	0x08003b7c

08001e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e70:	f7ff ffdc 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4b05      	ldr	r3, [pc, #20]	@ (8001e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	0b5b      	lsrs	r3, r3, #13
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	4903      	ldr	r1, [pc, #12]	@ (8001e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e82:	5ccb      	ldrb	r3, [r1, r3]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	08003b7c 	.word	0x08003b7c

08001e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e041      	b.n	8001f2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d106      	bne.n	8001ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7fe ff16 	bl	8000cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	f000 fa70 	bl	80023b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d001      	beq.n	8001f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e044      	b.n	8001fd6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d018      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f76:	d013      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d00e      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a19      	ldr	r2, [pc, #100]	@ (8001fec <HAL_TIM_Base_Start_IT+0xb8>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d009      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a17      	ldr	r2, [pc, #92]	@ (8001ff0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d004      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a16      	ldr	r2, [pc, #88]	@ (8001ff4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d111      	bne.n	8001fc4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	d010      	beq.n	8001fd4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc2:	e007      	b.n	8001fd4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	40000400 	.word	0x40000400
 8001fec:	40000800 	.word	0x40000800
 8001ff0:	40000c00 	.word	0x40000c00
 8001ff4:	40014000 	.word	0x40014000

08001ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d020      	beq.n	800205c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01b      	beq.n	800205c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f06f 0202 	mvn.w	r2, #2
 800202c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f999 	bl	800237a <HAL_TIM_IC_CaptureCallback>
 8002048:	e005      	b.n	8002056 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f98b 	bl	8002366 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f99c 	bl	800238e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	2b00      	cmp	r3, #0
 8002064:	d020      	beq.n	80020a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d01b      	beq.n	80020a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f06f 0204 	mvn.w	r2, #4
 8002078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2202      	movs	r2, #2
 800207e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f973 	bl	800237a <HAL_TIM_IC_CaptureCallback>
 8002094:	e005      	b.n	80020a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f965 	bl	8002366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f976 	bl	800238e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d020      	beq.n	80020f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d01b      	beq.n	80020f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0208 	mvn.w	r2, #8
 80020c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2204      	movs	r2, #4
 80020ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f94d 	bl	800237a <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f93f 	bl	8002366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f950 	bl	800238e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	f003 0310 	and.w	r3, r3, #16
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d020      	beq.n	8002140 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0310 	and.w	r3, r3, #16
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01b      	beq.n	8002140 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f06f 0210 	mvn.w	r2, #16
 8002110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2208      	movs	r2, #8
 8002116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f927 	bl	800237a <HAL_TIM_IC_CaptureCallback>
 800212c:	e005      	b.n	800213a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f919 	bl	8002366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f92a 	bl	800238e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00c      	beq.n	8002164 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d007      	beq.n	8002164 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0201 	mvn.w	r2, #1
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7fe fba2 	bl	80008a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00c      	beq.n	8002188 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002174:	2b00      	cmp	r3, #0
 8002176:	d007      	beq.n	8002188 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 fab0 	bl	80026e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00c      	beq.n	80021ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	d007      	beq.n	80021ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f8fb 	bl	80023a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00c      	beq.n	80021d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f003 0320 	and.w	r3, r3, #32
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d007      	beq.n	80021d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f06f 0220 	mvn.w	r2, #32
 80021c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 fa82 	bl	80026d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021e2:	2300      	movs	r3, #0
 80021e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_TIM_ConfigClockSource+0x1c>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e0b4      	b.n	800235e <HAL_TIM_ConfigClockSource+0x186>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800221a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800222c:	d03e      	beq.n	80022ac <HAL_TIM_ConfigClockSource+0xd4>
 800222e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002232:	f200 8087 	bhi.w	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 8002236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800223a:	f000 8086 	beq.w	800234a <HAL_TIM_ConfigClockSource+0x172>
 800223e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002242:	d87f      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 8002244:	2b70      	cmp	r3, #112	@ 0x70
 8002246:	d01a      	beq.n	800227e <HAL_TIM_ConfigClockSource+0xa6>
 8002248:	2b70      	cmp	r3, #112	@ 0x70
 800224a:	d87b      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 800224c:	2b60      	cmp	r3, #96	@ 0x60
 800224e:	d050      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x11a>
 8002250:	2b60      	cmp	r3, #96	@ 0x60
 8002252:	d877      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 8002254:	2b50      	cmp	r3, #80	@ 0x50
 8002256:	d03c      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0xfa>
 8002258:	2b50      	cmp	r3, #80	@ 0x50
 800225a:	d873      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b40      	cmp	r3, #64	@ 0x40
 800225e:	d058      	beq.n	8002312 <HAL_TIM_ConfigClockSource+0x13a>
 8002260:	2b40      	cmp	r3, #64	@ 0x40
 8002262:	d86f      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b30      	cmp	r3, #48	@ 0x30
 8002266:	d064      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x15a>
 8002268:	2b30      	cmp	r3, #48	@ 0x30
 800226a:	d86b      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 800226c:	2b20      	cmp	r3, #32
 800226e:	d060      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x15a>
 8002270:	2b20      	cmp	r3, #32
 8002272:	d867      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 8002274:	2b00      	cmp	r3, #0
 8002276:	d05c      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x15a>
 8002278:	2b10      	cmp	r3, #16
 800227a:	d05a      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x15a>
 800227c:	e062      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800228e:	f000 f993 	bl	80025b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	609a      	str	r2, [r3, #8]
      break;
 80022aa:	e04f      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022bc:	f000 f97c 	bl	80025b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022ce:	609a      	str	r2, [r3, #8]
      break;
 80022d0:	e03c      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022de:	461a      	mov	r2, r3
 80022e0:	f000 f8f0 	bl	80024c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2150      	movs	r1, #80	@ 0x50
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f949 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 80022f0:	e02c      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022fe:	461a      	mov	r2, r3
 8002300:	f000 f90f 	bl	8002522 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2160      	movs	r1, #96	@ 0x60
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f939 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 8002310:	e01c      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800231e:	461a      	mov	r2, r3
 8002320:	f000 f8d0 	bl	80024c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2140      	movs	r1, #64	@ 0x40
 800232a:	4618      	mov	r0, r3
 800232c:	f000 f929 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 8002330:	e00c      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	4610      	mov	r0, r2
 800233e:	f000 f920 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 8002342:	e003      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	73fb      	strb	r3, [r7, #15]
      break;
 8002348:	e000      	b.n	800234c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800234a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800235c:	7bfb      	ldrb	r3, [r7, #15]
}
 800235e:	4618      	mov	r0, r3
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
	...

080023b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a37      	ldr	r2, [pc, #220]	@ (80024a8 <TIM_Base_SetConfig+0xf0>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d00f      	beq.n	80023f0 <TIM_Base_SetConfig+0x38>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023d6:	d00b      	beq.n	80023f0 <TIM_Base_SetConfig+0x38>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a34      	ldr	r2, [pc, #208]	@ (80024ac <TIM_Base_SetConfig+0xf4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d007      	beq.n	80023f0 <TIM_Base_SetConfig+0x38>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a33      	ldr	r2, [pc, #204]	@ (80024b0 <TIM_Base_SetConfig+0xf8>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d003      	beq.n	80023f0 <TIM_Base_SetConfig+0x38>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a32      	ldr	r2, [pc, #200]	@ (80024b4 <TIM_Base_SetConfig+0xfc>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d108      	bne.n	8002402 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a28      	ldr	r2, [pc, #160]	@ (80024a8 <TIM_Base_SetConfig+0xf0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d01b      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002410:	d017      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a25      	ldr	r2, [pc, #148]	@ (80024ac <TIM_Base_SetConfig+0xf4>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a24      	ldr	r2, [pc, #144]	@ (80024b0 <TIM_Base_SetConfig+0xf8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00f      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a23      	ldr	r2, [pc, #140]	@ (80024b4 <TIM_Base_SetConfig+0xfc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d00b      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a22      	ldr	r2, [pc, #136]	@ (80024b8 <TIM_Base_SetConfig+0x100>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d007      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a21      	ldr	r2, [pc, #132]	@ (80024bc <TIM_Base_SetConfig+0x104>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d003      	beq.n	8002442 <TIM_Base_SetConfig+0x8a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a20      	ldr	r2, [pc, #128]	@ (80024c0 <TIM_Base_SetConfig+0x108>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d108      	bne.n	8002454 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4313      	orrs	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	4313      	orrs	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a0c      	ldr	r2, [pc, #48]	@ (80024a8 <TIM_Base_SetConfig+0xf0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d103      	bne.n	8002482 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	691a      	ldr	r2, [r3, #16]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f043 0204 	orr.w	r2, r3, #4
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	601a      	str	r2, [r3, #0]
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40010000 	.word	0x40010000
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40000800 	.word	0x40000800
 80024b4:	40000c00 	.word	0x40000c00
 80024b8:	40014000 	.word	0x40014000
 80024bc:	40014400 	.word	0x40014400
 80024c0:	40014800 	.word	0x40014800

080024c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	f023 0201 	bic.w	r2, r3, #1
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f023 030a 	bic.w	r3, r3, #10
 8002500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	4313      	orrs	r3, r2
 8002508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	621a      	str	r2, [r3, #32]
}
 8002516:	bf00      	nop
 8002518:	371c      	adds	r7, #28
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002522:	b480      	push	{r7}
 8002524:	b087      	sub	sp, #28
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	f023 0210 	bic.w	r2, r3, #16
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800254c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	031b      	lsls	r3, r3, #12
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800255e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	011b      	lsls	r3, r3, #4
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	621a      	str	r2, [r3, #32]
}
 8002576:	bf00      	nop
 8002578:	371c      	adds	r7, #28
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	4313      	orrs	r3, r2
 80025a0:	f043 0307 	orr.w	r3, r3, #7
 80025a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	609a      	str	r2, [r3, #8]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	021a      	lsls	r2, r3, #8
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	431a      	orrs	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	609a      	str	r2, [r3, #8]
}
 80025ec:	bf00      	nop
 80025ee:	371c      	adds	r7, #28
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800260c:	2302      	movs	r3, #2
 800260e:	e050      	b.n	80026b2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002636:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a1c      	ldr	r2, [pc, #112]	@ (80026c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d018      	beq.n	8002686 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800265c:	d013      	beq.n	8002686 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a18      	ldr	r2, [pc, #96]	@ (80026c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d00e      	beq.n	8002686 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a16      	ldr	r2, [pc, #88]	@ (80026c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d009      	beq.n	8002686 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a15      	ldr	r2, [pc, #84]	@ (80026cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d004      	beq.n	8002686 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a13      	ldr	r2, [pc, #76]	@ (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d10c      	bne.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800268c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	4313      	orrs	r3, r2
 8002696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68ba      	ldr	r2, [r7, #8]
 800269e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40010000 	.word	0x40010000
 80026c4:	40000400 	.word	0x40000400
 80026c8:	40000800 	.word	0x40000800
 80026cc:	40000c00 	.word	0x40000c00
 80026d0:	40014000 	.word	0x40014000

080026d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e042      	b.n	8002794 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7fe fb0a 	bl	8000d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2224      	movs	r2, #36	@ 0x24
 800272c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800273e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 fa09 	bl	8002b58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002754:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002764:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002774:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	@ 0x28
 80027a0:	af02      	add	r7, sp, #8
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d175      	bne.n	80028a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_UART_Transmit+0x2c>
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e06e      	b.n	80028aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2221      	movs	r2, #33	@ 0x21
 80027d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027da:	f7fe fc09 	bl	8000ff0 <HAL_GetTick>
 80027de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027f4:	d108      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d104      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	e003      	b.n	8002810 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002810:	e02e      	b.n	8002870 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2200      	movs	r2, #0
 800281a:	2180      	movs	r1, #128	@ 0x80
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f8df 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e03a      	b.n	80028aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10b      	bne.n	8002852 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002848:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	3302      	adds	r3, #2
 800284e:	61bb      	str	r3, [r7, #24]
 8002850:	e007      	b.n	8002862 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	781a      	ldrb	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	3301      	adds	r3, #1
 8002860:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002866:	b29b      	uxth	r3, r3
 8002868:	3b01      	subs	r3, #1
 800286a:	b29a      	uxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002874:	b29b      	uxth	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1cb      	bne.n	8002812 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2200      	movs	r2, #0
 8002882:	2140      	movs	r1, #64	@ 0x40
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f8ab 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e006      	b.n	80028aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e000      	b.n	80028aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028a8:	2302      	movs	r3, #2
  }
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3720      	adds	r7, #32
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b08a      	sub	sp, #40	@ 0x28
 80028b6:	af02      	add	r7, sp, #8
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	603b      	str	r3, [r7, #0]
 80028be:	4613      	mov	r3, r2
 80028c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	f040 8081 	bne.w	80029d6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d002      	beq.n	80028e0 <HAL_UART_Receive+0x2e>
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e079      	b.n	80029d8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2222      	movs	r2, #34	@ 0x22
 80028ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028f8:	f7fe fb7a 	bl	8000ff0 <HAL_GetTick>
 80028fc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	88fa      	ldrh	r2, [r7, #6]
 8002902:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	88fa      	ldrh	r2, [r7, #6]
 8002908:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002912:	d108      	bne.n	8002926 <HAL_UART_Receive+0x74>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d104      	bne.n	8002926 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800291c:	2300      	movs	r3, #0
 800291e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	e003      	b.n	800292e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800292e:	e047      	b.n	80029c0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	2200      	movs	r2, #0
 8002938:	2120      	movs	r1, #32
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f850 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d005      	beq.n	8002952 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2220      	movs	r2, #32
 800294a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e042      	b.n	80029d8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10c      	bne.n	8002972 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	b29b      	uxth	r3, r3
 8002960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002964:	b29a      	uxth	r2, r3
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	3302      	adds	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e01f      	b.n	80029b2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800297a:	d007      	beq.n	800298c <HAL_UART_Receive+0xda>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10a      	bne.n	800299a <HAL_UART_Receive+0xe8>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d106      	bne.n	800299a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	701a      	strb	r2, [r3, #0]
 8002998:	e008      	b.n	80029ac <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	3301      	adds	r3, #1
 80029b0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	3b01      	subs	r3, #1
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1b2      	bne.n	8002930 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2220      	movs	r2, #32
 80029ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	e000      	b.n	80029d8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80029d6:	2302      	movs	r3, #2
  }
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3720      	adds	r7, #32
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029f0:	e03b      	b.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f8:	d037      	beq.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fa:	f7fe faf9 	bl	8000ff0 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	6a3a      	ldr	r2, [r7, #32]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d302      	bcc.n	8002a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e03a      	b.n	8002a8a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d023      	beq.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2b80      	cmp	r3, #128	@ 0x80
 8002a26:	d020      	beq.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b40      	cmp	r3, #64	@ 0x40
 8002a2c:	d01d      	beq.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d116      	bne.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 f81d 	bl	8002a92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2208      	movs	r2, #8
 8002a5c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e00f      	b.n	8002a8a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	bf0c      	ite	eq
 8002a7a:	2301      	moveq	r3, #1
 8002a7c:	2300      	movne	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	461a      	mov	r2, r3
 8002a82:	79fb      	ldrb	r3, [r7, #7]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d0b4      	beq.n	80029f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b095      	sub	sp, #84	@ 0x54
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	330c      	adds	r3, #12
 8002aa0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa4:	e853 3f00 	ldrex	r3, [r3]
 8002aa8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	330c      	adds	r3, #12
 8002ab8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002aba:	643a      	str	r2, [r7, #64]	@ 0x40
 8002abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002abe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ac0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ac2:	e841 2300 	strex	r3, r2, [r1]
 8002ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1e5      	bne.n	8002a9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	3314      	adds	r3, #20
 8002ad4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	e853 3f00 	ldrex	r3, [r3]
 8002adc:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f023 0301 	bic.w	r3, r3, #1
 8002ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	3314      	adds	r3, #20
 8002aec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002af0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002af4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af6:	e841 2300 	strex	r3, r2, [r1]
 8002afa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1e5      	bne.n	8002ace <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d119      	bne.n	8002b3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	330c      	adds	r3, #12
 8002b10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	e853 3f00 	ldrex	r3, [r3]
 8002b18:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f023 0310 	bic.w	r3, r3, #16
 8002b20:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	330c      	adds	r3, #12
 8002b28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b2a:	61ba      	str	r2, [r7, #24]
 8002b2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2e:	6979      	ldr	r1, [r7, #20]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	e841 2300 	strex	r3, r2, [r1]
 8002b36:	613b      	str	r3, [r7, #16]
   return(result);
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1e5      	bne.n	8002b0a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2220      	movs	r2, #32
 8002b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b4c:	bf00      	nop
 8002b4e:	3754      	adds	r7, #84	@ 0x54
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b5c:	b0c0      	sub	sp, #256	@ 0x100
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b74:	68d9      	ldr	r1, [r3, #12]
 8002b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	ea40 0301 	orr.w	r3, r0, r1
 8002b80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	431a      	orrs	r2, r3
 8002b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002bb0:	f021 010c 	bic.w	r1, r1, #12
 8002bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002bbe:	430b      	orrs	r3, r1
 8002bc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd2:	6999      	ldr	r1, [r3, #24]
 8002bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	ea40 0301 	orr.w	r3, r0, r1
 8002bde:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	4b8f      	ldr	r3, [pc, #572]	@ (8002e24 <UART_SetConfig+0x2cc>)
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d005      	beq.n	8002bf8 <UART_SetConfig+0xa0>
 8002bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4b8d      	ldr	r3, [pc, #564]	@ (8002e28 <UART_SetConfig+0x2d0>)
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d104      	bne.n	8002c02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bf8:	f7ff f938 	bl	8001e6c <HAL_RCC_GetPCLK2Freq>
 8002bfc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c00:	e003      	b.n	8002c0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c02:	f7ff f91f 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 8002c06:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c14:	f040 810c 	bne.w	8002e30 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c22:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002c26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c2a:	4622      	mov	r2, r4
 8002c2c:	462b      	mov	r3, r5
 8002c2e:	1891      	adds	r1, r2, r2
 8002c30:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c32:	415b      	adcs	r3, r3
 8002c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	eb12 0801 	adds.w	r8, r2, r1
 8002c40:	4629      	mov	r1, r5
 8002c42:	eb43 0901 	adc.w	r9, r3, r1
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c5a:	4690      	mov	r8, r2
 8002c5c:	4699      	mov	r9, r3
 8002c5e:	4623      	mov	r3, r4
 8002c60:	eb18 0303 	adds.w	r3, r8, r3
 8002c64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c68:	462b      	mov	r3, r5
 8002c6a:	eb49 0303 	adc.w	r3, r9, r3
 8002c6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c7e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002c82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c86:	460b      	mov	r3, r1
 8002c88:	18db      	adds	r3, r3, r3
 8002c8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	eb42 0303 	adc.w	r3, r2, r3
 8002c92:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002c9c:	f7fd faf8 	bl	8000290 <__aeabi_uldivmod>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4b61      	ldr	r3, [pc, #388]	@ (8002e2c <UART_SetConfig+0x2d4>)
 8002ca6:	fba3 2302 	umull	r2, r3, r3, r2
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	011c      	lsls	r4, r3, #4
 8002cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002cb8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002cbc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002cc0:	4642      	mov	r2, r8
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	1891      	adds	r1, r2, r2
 8002cc6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002cc8:	415b      	adcs	r3, r3
 8002cca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ccc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	eb12 0a01 	adds.w	sl, r2, r1
 8002cd6:	4649      	mov	r1, r9
 8002cd8:	eb43 0b01 	adc.w	fp, r3, r1
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 0300 	mov.w	r3, #0
 8002ce4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ce8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002cec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cf0:	4692      	mov	sl, r2
 8002cf2:	469b      	mov	fp, r3
 8002cf4:	4643      	mov	r3, r8
 8002cf6:	eb1a 0303 	adds.w	r3, sl, r3
 8002cfa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cfe:	464b      	mov	r3, r9
 8002d00:	eb4b 0303 	adc.w	r3, fp, r3
 8002d04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d14:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d18:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	18db      	adds	r3, r3, r3
 8002d20:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d22:	4613      	mov	r3, r2
 8002d24:	eb42 0303 	adc.w	r3, r2, r3
 8002d28:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d2e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d32:	f7fd faad 	bl	8000290 <__aeabi_uldivmod>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e2c <UART_SetConfig+0x2d4>)
 8002d3e:	fba3 2301 	umull	r2, r3, r3, r1
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	2264      	movs	r2, #100	@ 0x64
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	1acb      	subs	r3, r1, r3
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d52:	4b36      	ldr	r3, [pc, #216]	@ (8002e2c <UART_SetConfig+0x2d4>)
 8002d54:	fba3 2302 	umull	r2, r3, r3, r2
 8002d58:	095b      	lsrs	r3, r3, #5
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002d60:	441c      	add	r4, r3
 8002d62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d66:	2200      	movs	r2, #0
 8002d68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002d6c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002d70:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002d74:	4642      	mov	r2, r8
 8002d76:	464b      	mov	r3, r9
 8002d78:	1891      	adds	r1, r2, r2
 8002d7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d7c:	415b      	adcs	r3, r3
 8002d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d84:	4641      	mov	r1, r8
 8002d86:	1851      	adds	r1, r2, r1
 8002d88:	6339      	str	r1, [r7, #48]	@ 0x30
 8002d8a:	4649      	mov	r1, r9
 8002d8c:	414b      	adcs	r3, r1
 8002d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002d9c:	4659      	mov	r1, fp
 8002d9e:	00cb      	lsls	r3, r1, #3
 8002da0:	4651      	mov	r1, sl
 8002da2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002da6:	4651      	mov	r1, sl
 8002da8:	00ca      	lsls	r2, r1, #3
 8002daa:	4610      	mov	r0, r2
 8002dac:	4619      	mov	r1, r3
 8002dae:	4603      	mov	r3, r0
 8002db0:	4642      	mov	r2, r8
 8002db2:	189b      	adds	r3, r3, r2
 8002db4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002db8:	464b      	mov	r3, r9
 8002dba:	460a      	mov	r2, r1
 8002dbc:	eb42 0303 	adc.w	r3, r2, r3
 8002dc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002dd0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002dd4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002dd8:	460b      	mov	r3, r1
 8002dda:	18db      	adds	r3, r3, r3
 8002ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dde:	4613      	mov	r3, r2
 8002de0:	eb42 0303 	adc.w	r3, r2, r3
 8002de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002de6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002dee:	f7fd fa4f 	bl	8000290 <__aeabi_uldivmod>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <UART_SetConfig+0x2d4>)
 8002df8:	fba3 1302 	umull	r1, r3, r3, r2
 8002dfc:	095b      	lsrs	r3, r3, #5
 8002dfe:	2164      	movs	r1, #100	@ 0x64
 8002e00:	fb01 f303 	mul.w	r3, r1, r3
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	3332      	adds	r3, #50	@ 0x32
 8002e0a:	4a08      	ldr	r2, [pc, #32]	@ (8002e2c <UART_SetConfig+0x2d4>)
 8002e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	f003 0207 	and.w	r2, r3, #7
 8002e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4422      	add	r2, r4
 8002e1e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e20:	e106      	b.n	8003030 <UART_SetConfig+0x4d8>
 8002e22:	bf00      	nop
 8002e24:	40011000 	.word	0x40011000
 8002e28:	40011400 	.word	0x40011400
 8002e2c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e34:	2200      	movs	r2, #0
 8002e36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e3a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e3e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002e42:	4642      	mov	r2, r8
 8002e44:	464b      	mov	r3, r9
 8002e46:	1891      	adds	r1, r2, r2
 8002e48:	6239      	str	r1, [r7, #32]
 8002e4a:	415b      	adcs	r3, r3
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e52:	4641      	mov	r1, r8
 8002e54:	1854      	adds	r4, r2, r1
 8002e56:	4649      	mov	r1, r9
 8002e58:	eb43 0501 	adc.w	r5, r3, r1
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	00eb      	lsls	r3, r5, #3
 8002e66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e6a:	00e2      	lsls	r2, r4, #3
 8002e6c:	4614      	mov	r4, r2
 8002e6e:	461d      	mov	r5, r3
 8002e70:	4643      	mov	r3, r8
 8002e72:	18e3      	adds	r3, r4, r3
 8002e74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e78:	464b      	mov	r3, r9
 8002e7a:	eb45 0303 	adc.w	r3, r5, r3
 8002e7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e8e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	f04f 0300 	mov.w	r3, #0
 8002e9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	008b      	lsls	r3, r1, #2
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	008a      	lsls	r2, r1, #2
 8002eac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002eb0:	f7fd f9ee 	bl	8000290 <__aeabi_uldivmod>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4b60      	ldr	r3, [pc, #384]	@ (800303c <UART_SetConfig+0x4e4>)
 8002eba:	fba3 2302 	umull	r2, r3, r3, r2
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	011c      	lsls	r4, r3, #4
 8002ec2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ecc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ed0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002ed4:	4642      	mov	r2, r8
 8002ed6:	464b      	mov	r3, r9
 8002ed8:	1891      	adds	r1, r2, r2
 8002eda:	61b9      	str	r1, [r7, #24]
 8002edc:	415b      	adcs	r3, r3
 8002ede:	61fb      	str	r3, [r7, #28]
 8002ee0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ee4:	4641      	mov	r1, r8
 8002ee6:	1851      	adds	r1, r2, r1
 8002ee8:	6139      	str	r1, [r7, #16]
 8002eea:	4649      	mov	r1, r9
 8002eec:	414b      	adcs	r3, r1
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002efc:	4659      	mov	r1, fp
 8002efe:	00cb      	lsls	r3, r1, #3
 8002f00:	4651      	mov	r1, sl
 8002f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f06:	4651      	mov	r1, sl
 8002f08:	00ca      	lsls	r2, r1, #3
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4603      	mov	r3, r0
 8002f10:	4642      	mov	r2, r8
 8002f12:	189b      	adds	r3, r3, r2
 8002f14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f18:	464b      	mov	r3, r9
 8002f1a:	460a      	mov	r2, r1
 8002f1c:	eb42 0303 	adc.w	r3, r2, r3
 8002f20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f2e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f3c:	4649      	mov	r1, r9
 8002f3e:	008b      	lsls	r3, r1, #2
 8002f40:	4641      	mov	r1, r8
 8002f42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f46:	4641      	mov	r1, r8
 8002f48:	008a      	lsls	r2, r1, #2
 8002f4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f4e:	f7fd f99f 	bl	8000290 <__aeabi_uldivmod>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	4611      	mov	r1, r2
 8002f58:	4b38      	ldr	r3, [pc, #224]	@ (800303c <UART_SetConfig+0x4e4>)
 8002f5a:	fba3 2301 	umull	r2, r3, r3, r1
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	2264      	movs	r2, #100	@ 0x64
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	1acb      	subs	r3, r1, r3
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	3332      	adds	r3, #50	@ 0x32
 8002f6c:	4a33      	ldr	r2, [pc, #204]	@ (800303c <UART_SetConfig+0x4e4>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f78:	441c      	add	r4, r3
 8002f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f7e:	2200      	movs	r2, #0
 8002f80:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f82:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f84:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002f88:	4642      	mov	r2, r8
 8002f8a:	464b      	mov	r3, r9
 8002f8c:	1891      	adds	r1, r2, r2
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	415b      	adcs	r3, r3
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f98:	4641      	mov	r1, r8
 8002f9a:	1851      	adds	r1, r2, r1
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	4649      	mov	r1, r9
 8002fa0:	414b      	adcs	r3, r1
 8002fa2:	607b      	str	r3, [r7, #4]
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002fb0:	4659      	mov	r1, fp
 8002fb2:	00cb      	lsls	r3, r1, #3
 8002fb4:	4651      	mov	r1, sl
 8002fb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fba:	4651      	mov	r1, sl
 8002fbc:	00ca      	lsls	r2, r1, #3
 8002fbe:	4610      	mov	r0, r2
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	4642      	mov	r2, r8
 8002fc6:	189b      	adds	r3, r3, r2
 8002fc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fca:	464b      	mov	r3, r9
 8002fcc:	460a      	mov	r2, r1
 8002fce:	eb42 0303 	adc.w	r3, r2, r3
 8002fd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fde:	667a      	str	r2, [r7, #100]	@ 0x64
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002fec:	4649      	mov	r1, r9
 8002fee:	008b      	lsls	r3, r1, #2
 8002ff0:	4641      	mov	r1, r8
 8002ff2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ff6:	4641      	mov	r1, r8
 8002ff8:	008a      	lsls	r2, r1, #2
 8002ffa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ffe:	f7fd f947 	bl	8000290 <__aeabi_uldivmod>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4b0d      	ldr	r3, [pc, #52]	@ (800303c <UART_SetConfig+0x4e4>)
 8003008:	fba3 1302 	umull	r1, r3, r3, r2
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	2164      	movs	r1, #100	@ 0x64
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	3332      	adds	r3, #50	@ 0x32
 800301a:	4a08      	ldr	r2, [pc, #32]	@ (800303c <UART_SetConfig+0x4e4>)
 800301c:	fba2 2303 	umull	r2, r3, r2, r3
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	f003 020f 	and.w	r2, r3, #15
 8003026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4422      	add	r2, r4
 800302e:	609a      	str	r2, [r3, #8]
}
 8003030:	bf00      	nop
 8003032:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003036:	46bd      	mov	sp, r7
 8003038:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800303c:	51eb851f 	.word	0x51eb851f

08003040 <siprintf>:
 8003040:	b40e      	push	{r1, r2, r3}
 8003042:	b500      	push	{lr}
 8003044:	b09c      	sub	sp, #112	@ 0x70
 8003046:	ab1d      	add	r3, sp, #116	@ 0x74
 8003048:	9002      	str	r0, [sp, #8]
 800304a:	9006      	str	r0, [sp, #24]
 800304c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003050:	4809      	ldr	r0, [pc, #36]	@ (8003078 <siprintf+0x38>)
 8003052:	9107      	str	r1, [sp, #28]
 8003054:	9104      	str	r1, [sp, #16]
 8003056:	4909      	ldr	r1, [pc, #36]	@ (800307c <siprintf+0x3c>)
 8003058:	f853 2b04 	ldr.w	r2, [r3], #4
 800305c:	9105      	str	r1, [sp, #20]
 800305e:	6800      	ldr	r0, [r0, #0]
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	a902      	add	r1, sp, #8
 8003064:	f000 f9aa 	bl	80033bc <_svfiprintf_r>
 8003068:	9b02      	ldr	r3, [sp, #8]
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
 800306e:	b01c      	add	sp, #112	@ 0x70
 8003070:	f85d eb04 	ldr.w	lr, [sp], #4
 8003074:	b003      	add	sp, #12
 8003076:	4770      	bx	lr
 8003078:	2000005c 	.word	0x2000005c
 800307c:	ffff0208 	.word	0xffff0208

08003080 <memset>:
 8003080:	4402      	add	r2, r0
 8003082:	4603      	mov	r3, r0
 8003084:	4293      	cmp	r3, r2
 8003086:	d100      	bne.n	800308a <memset+0xa>
 8003088:	4770      	bx	lr
 800308a:	f803 1b01 	strb.w	r1, [r3], #1
 800308e:	e7f9      	b.n	8003084 <memset+0x4>

08003090 <strstr>:
 8003090:	780a      	ldrb	r2, [r1, #0]
 8003092:	b570      	push	{r4, r5, r6, lr}
 8003094:	b96a      	cbnz	r2, 80030b2 <strstr+0x22>
 8003096:	bd70      	pop	{r4, r5, r6, pc}
 8003098:	429a      	cmp	r2, r3
 800309a:	d109      	bne.n	80030b0 <strstr+0x20>
 800309c:	460c      	mov	r4, r1
 800309e:	4605      	mov	r5, r0
 80030a0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0f6      	beq.n	8003096 <strstr+0x6>
 80030a8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80030ac:	429e      	cmp	r6, r3
 80030ae:	d0f7      	beq.n	80030a0 <strstr+0x10>
 80030b0:	3001      	adds	r0, #1
 80030b2:	7803      	ldrb	r3, [r0, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1ef      	bne.n	8003098 <strstr+0x8>
 80030b8:	4618      	mov	r0, r3
 80030ba:	e7ec      	b.n	8003096 <strstr+0x6>

080030bc <__errno>:
 80030bc:	4b01      	ldr	r3, [pc, #4]	@ (80030c4 <__errno+0x8>)
 80030be:	6818      	ldr	r0, [r3, #0]
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	2000005c 	.word	0x2000005c

080030c8 <__libc_init_array>:
 80030c8:	b570      	push	{r4, r5, r6, lr}
 80030ca:	4d0d      	ldr	r5, [pc, #52]	@ (8003100 <__libc_init_array+0x38>)
 80030cc:	4c0d      	ldr	r4, [pc, #52]	@ (8003104 <__libc_init_array+0x3c>)
 80030ce:	1b64      	subs	r4, r4, r5
 80030d0:	10a4      	asrs	r4, r4, #2
 80030d2:	2600      	movs	r6, #0
 80030d4:	42a6      	cmp	r6, r4
 80030d6:	d109      	bne.n	80030ec <__libc_init_array+0x24>
 80030d8:	4d0b      	ldr	r5, [pc, #44]	@ (8003108 <__libc_init_array+0x40>)
 80030da:	4c0c      	ldr	r4, [pc, #48]	@ (800310c <__libc_init_array+0x44>)
 80030dc:	f000 fc66 	bl	80039ac <_init>
 80030e0:	1b64      	subs	r4, r4, r5
 80030e2:	10a4      	asrs	r4, r4, #2
 80030e4:	2600      	movs	r6, #0
 80030e6:	42a6      	cmp	r6, r4
 80030e8:	d105      	bne.n	80030f6 <__libc_init_array+0x2e>
 80030ea:	bd70      	pop	{r4, r5, r6, pc}
 80030ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80030f0:	4798      	blx	r3
 80030f2:	3601      	adds	r6, #1
 80030f4:	e7ee      	b.n	80030d4 <__libc_init_array+0xc>
 80030f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80030fa:	4798      	blx	r3
 80030fc:	3601      	adds	r6, #1
 80030fe:	e7f2      	b.n	80030e6 <__libc_init_array+0x1e>
 8003100:	08003bc0 	.word	0x08003bc0
 8003104:	08003bc0 	.word	0x08003bc0
 8003108:	08003bc0 	.word	0x08003bc0
 800310c:	08003bc4 	.word	0x08003bc4

08003110 <__retarget_lock_acquire_recursive>:
 8003110:	4770      	bx	lr

08003112 <__retarget_lock_release_recursive>:
 8003112:	4770      	bx	lr

08003114 <_free_r>:
 8003114:	b538      	push	{r3, r4, r5, lr}
 8003116:	4605      	mov	r5, r0
 8003118:	2900      	cmp	r1, #0
 800311a:	d041      	beq.n	80031a0 <_free_r+0x8c>
 800311c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003120:	1f0c      	subs	r4, r1, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	bfb8      	it	lt
 8003126:	18e4      	addlt	r4, r4, r3
 8003128:	f000 f8e0 	bl	80032ec <__malloc_lock>
 800312c:	4a1d      	ldr	r2, [pc, #116]	@ (80031a4 <_free_r+0x90>)
 800312e:	6813      	ldr	r3, [r2, #0]
 8003130:	b933      	cbnz	r3, 8003140 <_free_r+0x2c>
 8003132:	6063      	str	r3, [r4, #4]
 8003134:	6014      	str	r4, [r2, #0]
 8003136:	4628      	mov	r0, r5
 8003138:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800313c:	f000 b8dc 	b.w	80032f8 <__malloc_unlock>
 8003140:	42a3      	cmp	r3, r4
 8003142:	d908      	bls.n	8003156 <_free_r+0x42>
 8003144:	6820      	ldr	r0, [r4, #0]
 8003146:	1821      	adds	r1, r4, r0
 8003148:	428b      	cmp	r3, r1
 800314a:	bf01      	itttt	eq
 800314c:	6819      	ldreq	r1, [r3, #0]
 800314e:	685b      	ldreq	r3, [r3, #4]
 8003150:	1809      	addeq	r1, r1, r0
 8003152:	6021      	streq	r1, [r4, #0]
 8003154:	e7ed      	b.n	8003132 <_free_r+0x1e>
 8003156:	461a      	mov	r2, r3
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	b10b      	cbz	r3, 8003160 <_free_r+0x4c>
 800315c:	42a3      	cmp	r3, r4
 800315e:	d9fa      	bls.n	8003156 <_free_r+0x42>
 8003160:	6811      	ldr	r1, [r2, #0]
 8003162:	1850      	adds	r0, r2, r1
 8003164:	42a0      	cmp	r0, r4
 8003166:	d10b      	bne.n	8003180 <_free_r+0x6c>
 8003168:	6820      	ldr	r0, [r4, #0]
 800316a:	4401      	add	r1, r0
 800316c:	1850      	adds	r0, r2, r1
 800316e:	4283      	cmp	r3, r0
 8003170:	6011      	str	r1, [r2, #0]
 8003172:	d1e0      	bne.n	8003136 <_free_r+0x22>
 8003174:	6818      	ldr	r0, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	6053      	str	r3, [r2, #4]
 800317a:	4408      	add	r0, r1
 800317c:	6010      	str	r0, [r2, #0]
 800317e:	e7da      	b.n	8003136 <_free_r+0x22>
 8003180:	d902      	bls.n	8003188 <_free_r+0x74>
 8003182:	230c      	movs	r3, #12
 8003184:	602b      	str	r3, [r5, #0]
 8003186:	e7d6      	b.n	8003136 <_free_r+0x22>
 8003188:	6820      	ldr	r0, [r4, #0]
 800318a:	1821      	adds	r1, r4, r0
 800318c:	428b      	cmp	r3, r1
 800318e:	bf04      	itt	eq
 8003190:	6819      	ldreq	r1, [r3, #0]
 8003192:	685b      	ldreq	r3, [r3, #4]
 8003194:	6063      	str	r3, [r4, #4]
 8003196:	bf04      	itt	eq
 8003198:	1809      	addeq	r1, r1, r0
 800319a:	6021      	streq	r1, [r4, #0]
 800319c:	6054      	str	r4, [r2, #4]
 800319e:	e7ca      	b.n	8003136 <_free_r+0x22>
 80031a0:	bd38      	pop	{r3, r4, r5, pc}
 80031a2:	bf00      	nop
 80031a4:	200003a8 	.word	0x200003a8

080031a8 <sbrk_aligned>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	4e0f      	ldr	r6, [pc, #60]	@ (80031e8 <sbrk_aligned+0x40>)
 80031ac:	460c      	mov	r4, r1
 80031ae:	6831      	ldr	r1, [r6, #0]
 80031b0:	4605      	mov	r5, r0
 80031b2:	b911      	cbnz	r1, 80031ba <sbrk_aligned+0x12>
 80031b4:	f000 fba6 	bl	8003904 <_sbrk_r>
 80031b8:	6030      	str	r0, [r6, #0]
 80031ba:	4621      	mov	r1, r4
 80031bc:	4628      	mov	r0, r5
 80031be:	f000 fba1 	bl	8003904 <_sbrk_r>
 80031c2:	1c43      	adds	r3, r0, #1
 80031c4:	d103      	bne.n	80031ce <sbrk_aligned+0x26>
 80031c6:	f04f 34ff 	mov.w	r4, #4294967295
 80031ca:	4620      	mov	r0, r4
 80031cc:	bd70      	pop	{r4, r5, r6, pc}
 80031ce:	1cc4      	adds	r4, r0, #3
 80031d0:	f024 0403 	bic.w	r4, r4, #3
 80031d4:	42a0      	cmp	r0, r4
 80031d6:	d0f8      	beq.n	80031ca <sbrk_aligned+0x22>
 80031d8:	1a21      	subs	r1, r4, r0
 80031da:	4628      	mov	r0, r5
 80031dc:	f000 fb92 	bl	8003904 <_sbrk_r>
 80031e0:	3001      	adds	r0, #1
 80031e2:	d1f2      	bne.n	80031ca <sbrk_aligned+0x22>
 80031e4:	e7ef      	b.n	80031c6 <sbrk_aligned+0x1e>
 80031e6:	bf00      	nop
 80031e8:	200003a4 	.word	0x200003a4

080031ec <_malloc_r>:
 80031ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031f0:	1ccd      	adds	r5, r1, #3
 80031f2:	f025 0503 	bic.w	r5, r5, #3
 80031f6:	3508      	adds	r5, #8
 80031f8:	2d0c      	cmp	r5, #12
 80031fa:	bf38      	it	cc
 80031fc:	250c      	movcc	r5, #12
 80031fe:	2d00      	cmp	r5, #0
 8003200:	4606      	mov	r6, r0
 8003202:	db01      	blt.n	8003208 <_malloc_r+0x1c>
 8003204:	42a9      	cmp	r1, r5
 8003206:	d904      	bls.n	8003212 <_malloc_r+0x26>
 8003208:	230c      	movs	r3, #12
 800320a:	6033      	str	r3, [r6, #0]
 800320c:	2000      	movs	r0, #0
 800320e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003212:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80032e8 <_malloc_r+0xfc>
 8003216:	f000 f869 	bl	80032ec <__malloc_lock>
 800321a:	f8d8 3000 	ldr.w	r3, [r8]
 800321e:	461c      	mov	r4, r3
 8003220:	bb44      	cbnz	r4, 8003274 <_malloc_r+0x88>
 8003222:	4629      	mov	r1, r5
 8003224:	4630      	mov	r0, r6
 8003226:	f7ff ffbf 	bl	80031a8 <sbrk_aligned>
 800322a:	1c43      	adds	r3, r0, #1
 800322c:	4604      	mov	r4, r0
 800322e:	d158      	bne.n	80032e2 <_malloc_r+0xf6>
 8003230:	f8d8 4000 	ldr.w	r4, [r8]
 8003234:	4627      	mov	r7, r4
 8003236:	2f00      	cmp	r7, #0
 8003238:	d143      	bne.n	80032c2 <_malloc_r+0xd6>
 800323a:	2c00      	cmp	r4, #0
 800323c:	d04b      	beq.n	80032d6 <_malloc_r+0xea>
 800323e:	6823      	ldr	r3, [r4, #0]
 8003240:	4639      	mov	r1, r7
 8003242:	4630      	mov	r0, r6
 8003244:	eb04 0903 	add.w	r9, r4, r3
 8003248:	f000 fb5c 	bl	8003904 <_sbrk_r>
 800324c:	4581      	cmp	r9, r0
 800324e:	d142      	bne.n	80032d6 <_malloc_r+0xea>
 8003250:	6821      	ldr	r1, [r4, #0]
 8003252:	1a6d      	subs	r5, r5, r1
 8003254:	4629      	mov	r1, r5
 8003256:	4630      	mov	r0, r6
 8003258:	f7ff ffa6 	bl	80031a8 <sbrk_aligned>
 800325c:	3001      	adds	r0, #1
 800325e:	d03a      	beq.n	80032d6 <_malloc_r+0xea>
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	442b      	add	r3, r5
 8003264:	6023      	str	r3, [r4, #0]
 8003266:	f8d8 3000 	ldr.w	r3, [r8]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	bb62      	cbnz	r2, 80032c8 <_malloc_r+0xdc>
 800326e:	f8c8 7000 	str.w	r7, [r8]
 8003272:	e00f      	b.n	8003294 <_malloc_r+0xa8>
 8003274:	6822      	ldr	r2, [r4, #0]
 8003276:	1b52      	subs	r2, r2, r5
 8003278:	d420      	bmi.n	80032bc <_malloc_r+0xd0>
 800327a:	2a0b      	cmp	r2, #11
 800327c:	d917      	bls.n	80032ae <_malloc_r+0xc2>
 800327e:	1961      	adds	r1, r4, r5
 8003280:	42a3      	cmp	r3, r4
 8003282:	6025      	str	r5, [r4, #0]
 8003284:	bf18      	it	ne
 8003286:	6059      	strne	r1, [r3, #4]
 8003288:	6863      	ldr	r3, [r4, #4]
 800328a:	bf08      	it	eq
 800328c:	f8c8 1000 	streq.w	r1, [r8]
 8003290:	5162      	str	r2, [r4, r5]
 8003292:	604b      	str	r3, [r1, #4]
 8003294:	4630      	mov	r0, r6
 8003296:	f000 f82f 	bl	80032f8 <__malloc_unlock>
 800329a:	f104 000b 	add.w	r0, r4, #11
 800329e:	1d23      	adds	r3, r4, #4
 80032a0:	f020 0007 	bic.w	r0, r0, #7
 80032a4:	1ac2      	subs	r2, r0, r3
 80032a6:	bf1c      	itt	ne
 80032a8:	1a1b      	subne	r3, r3, r0
 80032aa:	50a3      	strne	r3, [r4, r2]
 80032ac:	e7af      	b.n	800320e <_malloc_r+0x22>
 80032ae:	6862      	ldr	r2, [r4, #4]
 80032b0:	42a3      	cmp	r3, r4
 80032b2:	bf0c      	ite	eq
 80032b4:	f8c8 2000 	streq.w	r2, [r8]
 80032b8:	605a      	strne	r2, [r3, #4]
 80032ba:	e7eb      	b.n	8003294 <_malloc_r+0xa8>
 80032bc:	4623      	mov	r3, r4
 80032be:	6864      	ldr	r4, [r4, #4]
 80032c0:	e7ae      	b.n	8003220 <_malloc_r+0x34>
 80032c2:	463c      	mov	r4, r7
 80032c4:	687f      	ldr	r7, [r7, #4]
 80032c6:	e7b6      	b.n	8003236 <_malloc_r+0x4a>
 80032c8:	461a      	mov	r2, r3
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	42a3      	cmp	r3, r4
 80032ce:	d1fb      	bne.n	80032c8 <_malloc_r+0xdc>
 80032d0:	2300      	movs	r3, #0
 80032d2:	6053      	str	r3, [r2, #4]
 80032d4:	e7de      	b.n	8003294 <_malloc_r+0xa8>
 80032d6:	230c      	movs	r3, #12
 80032d8:	6033      	str	r3, [r6, #0]
 80032da:	4630      	mov	r0, r6
 80032dc:	f000 f80c 	bl	80032f8 <__malloc_unlock>
 80032e0:	e794      	b.n	800320c <_malloc_r+0x20>
 80032e2:	6005      	str	r5, [r0, #0]
 80032e4:	e7d6      	b.n	8003294 <_malloc_r+0xa8>
 80032e6:	bf00      	nop
 80032e8:	200003a8 	.word	0x200003a8

080032ec <__malloc_lock>:
 80032ec:	4801      	ldr	r0, [pc, #4]	@ (80032f4 <__malloc_lock+0x8>)
 80032ee:	f7ff bf0f 	b.w	8003110 <__retarget_lock_acquire_recursive>
 80032f2:	bf00      	nop
 80032f4:	200003a0 	.word	0x200003a0

080032f8 <__malloc_unlock>:
 80032f8:	4801      	ldr	r0, [pc, #4]	@ (8003300 <__malloc_unlock+0x8>)
 80032fa:	f7ff bf0a 	b.w	8003112 <__retarget_lock_release_recursive>
 80032fe:	bf00      	nop
 8003300:	200003a0 	.word	0x200003a0

08003304 <__ssputs_r>:
 8003304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003308:	688e      	ldr	r6, [r1, #8]
 800330a:	461f      	mov	r7, r3
 800330c:	42be      	cmp	r6, r7
 800330e:	680b      	ldr	r3, [r1, #0]
 8003310:	4682      	mov	sl, r0
 8003312:	460c      	mov	r4, r1
 8003314:	4690      	mov	r8, r2
 8003316:	d82d      	bhi.n	8003374 <__ssputs_r+0x70>
 8003318:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800331c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003320:	d026      	beq.n	8003370 <__ssputs_r+0x6c>
 8003322:	6965      	ldr	r5, [r4, #20]
 8003324:	6909      	ldr	r1, [r1, #16]
 8003326:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800332a:	eba3 0901 	sub.w	r9, r3, r1
 800332e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003332:	1c7b      	adds	r3, r7, #1
 8003334:	444b      	add	r3, r9
 8003336:	106d      	asrs	r5, r5, #1
 8003338:	429d      	cmp	r5, r3
 800333a:	bf38      	it	cc
 800333c:	461d      	movcc	r5, r3
 800333e:	0553      	lsls	r3, r2, #21
 8003340:	d527      	bpl.n	8003392 <__ssputs_r+0x8e>
 8003342:	4629      	mov	r1, r5
 8003344:	f7ff ff52 	bl	80031ec <_malloc_r>
 8003348:	4606      	mov	r6, r0
 800334a:	b360      	cbz	r0, 80033a6 <__ssputs_r+0xa2>
 800334c:	6921      	ldr	r1, [r4, #16]
 800334e:	464a      	mov	r2, r9
 8003350:	f000 fae8 	bl	8003924 <memcpy>
 8003354:	89a3      	ldrh	r3, [r4, #12]
 8003356:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800335a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800335e:	81a3      	strh	r3, [r4, #12]
 8003360:	6126      	str	r6, [r4, #16]
 8003362:	6165      	str	r5, [r4, #20]
 8003364:	444e      	add	r6, r9
 8003366:	eba5 0509 	sub.w	r5, r5, r9
 800336a:	6026      	str	r6, [r4, #0]
 800336c:	60a5      	str	r5, [r4, #8]
 800336e:	463e      	mov	r6, r7
 8003370:	42be      	cmp	r6, r7
 8003372:	d900      	bls.n	8003376 <__ssputs_r+0x72>
 8003374:	463e      	mov	r6, r7
 8003376:	6820      	ldr	r0, [r4, #0]
 8003378:	4632      	mov	r2, r6
 800337a:	4641      	mov	r1, r8
 800337c:	f000 faa8 	bl	80038d0 <memmove>
 8003380:	68a3      	ldr	r3, [r4, #8]
 8003382:	1b9b      	subs	r3, r3, r6
 8003384:	60a3      	str	r3, [r4, #8]
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	4433      	add	r3, r6
 800338a:	6023      	str	r3, [r4, #0]
 800338c:	2000      	movs	r0, #0
 800338e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003392:	462a      	mov	r2, r5
 8003394:	f000 fad4 	bl	8003940 <_realloc_r>
 8003398:	4606      	mov	r6, r0
 800339a:	2800      	cmp	r0, #0
 800339c:	d1e0      	bne.n	8003360 <__ssputs_r+0x5c>
 800339e:	6921      	ldr	r1, [r4, #16]
 80033a0:	4650      	mov	r0, sl
 80033a2:	f7ff feb7 	bl	8003114 <_free_r>
 80033a6:	230c      	movs	r3, #12
 80033a8:	f8ca 3000 	str.w	r3, [sl]
 80033ac:	89a3      	ldrh	r3, [r4, #12]
 80033ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033b2:	81a3      	strh	r3, [r4, #12]
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	e7e9      	b.n	800338e <__ssputs_r+0x8a>
	...

080033bc <_svfiprintf_r>:
 80033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c0:	4698      	mov	r8, r3
 80033c2:	898b      	ldrh	r3, [r1, #12]
 80033c4:	061b      	lsls	r3, r3, #24
 80033c6:	b09d      	sub	sp, #116	@ 0x74
 80033c8:	4607      	mov	r7, r0
 80033ca:	460d      	mov	r5, r1
 80033cc:	4614      	mov	r4, r2
 80033ce:	d510      	bpl.n	80033f2 <_svfiprintf_r+0x36>
 80033d0:	690b      	ldr	r3, [r1, #16]
 80033d2:	b973      	cbnz	r3, 80033f2 <_svfiprintf_r+0x36>
 80033d4:	2140      	movs	r1, #64	@ 0x40
 80033d6:	f7ff ff09 	bl	80031ec <_malloc_r>
 80033da:	6028      	str	r0, [r5, #0]
 80033dc:	6128      	str	r0, [r5, #16]
 80033de:	b930      	cbnz	r0, 80033ee <_svfiprintf_r+0x32>
 80033e0:	230c      	movs	r3, #12
 80033e2:	603b      	str	r3, [r7, #0]
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	b01d      	add	sp, #116	@ 0x74
 80033ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ee:	2340      	movs	r3, #64	@ 0x40
 80033f0:	616b      	str	r3, [r5, #20]
 80033f2:	2300      	movs	r3, #0
 80033f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80033f6:	2320      	movs	r3, #32
 80033f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80033fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003400:	2330      	movs	r3, #48	@ 0x30
 8003402:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80035a0 <_svfiprintf_r+0x1e4>
 8003406:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800340a:	f04f 0901 	mov.w	r9, #1
 800340e:	4623      	mov	r3, r4
 8003410:	469a      	mov	sl, r3
 8003412:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003416:	b10a      	cbz	r2, 800341c <_svfiprintf_r+0x60>
 8003418:	2a25      	cmp	r2, #37	@ 0x25
 800341a:	d1f9      	bne.n	8003410 <_svfiprintf_r+0x54>
 800341c:	ebba 0b04 	subs.w	fp, sl, r4
 8003420:	d00b      	beq.n	800343a <_svfiprintf_r+0x7e>
 8003422:	465b      	mov	r3, fp
 8003424:	4622      	mov	r2, r4
 8003426:	4629      	mov	r1, r5
 8003428:	4638      	mov	r0, r7
 800342a:	f7ff ff6b 	bl	8003304 <__ssputs_r>
 800342e:	3001      	adds	r0, #1
 8003430:	f000 80a7 	beq.w	8003582 <_svfiprintf_r+0x1c6>
 8003434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003436:	445a      	add	r2, fp
 8003438:	9209      	str	r2, [sp, #36]	@ 0x24
 800343a:	f89a 3000 	ldrb.w	r3, [sl]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 809f 	beq.w	8003582 <_svfiprintf_r+0x1c6>
 8003444:	2300      	movs	r3, #0
 8003446:	f04f 32ff 	mov.w	r2, #4294967295
 800344a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800344e:	f10a 0a01 	add.w	sl, sl, #1
 8003452:	9304      	str	r3, [sp, #16]
 8003454:	9307      	str	r3, [sp, #28]
 8003456:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800345a:	931a      	str	r3, [sp, #104]	@ 0x68
 800345c:	4654      	mov	r4, sl
 800345e:	2205      	movs	r2, #5
 8003460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003464:	484e      	ldr	r0, [pc, #312]	@ (80035a0 <_svfiprintf_r+0x1e4>)
 8003466:	f7fc fec3 	bl	80001f0 <memchr>
 800346a:	9a04      	ldr	r2, [sp, #16]
 800346c:	b9d8      	cbnz	r0, 80034a6 <_svfiprintf_r+0xea>
 800346e:	06d0      	lsls	r0, r2, #27
 8003470:	bf44      	itt	mi
 8003472:	2320      	movmi	r3, #32
 8003474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003478:	0711      	lsls	r1, r2, #28
 800347a:	bf44      	itt	mi
 800347c:	232b      	movmi	r3, #43	@ 0x2b
 800347e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003482:	f89a 3000 	ldrb.w	r3, [sl]
 8003486:	2b2a      	cmp	r3, #42	@ 0x2a
 8003488:	d015      	beq.n	80034b6 <_svfiprintf_r+0xfa>
 800348a:	9a07      	ldr	r2, [sp, #28]
 800348c:	4654      	mov	r4, sl
 800348e:	2000      	movs	r0, #0
 8003490:	f04f 0c0a 	mov.w	ip, #10
 8003494:	4621      	mov	r1, r4
 8003496:	f811 3b01 	ldrb.w	r3, [r1], #1
 800349a:	3b30      	subs	r3, #48	@ 0x30
 800349c:	2b09      	cmp	r3, #9
 800349e:	d94b      	bls.n	8003538 <_svfiprintf_r+0x17c>
 80034a0:	b1b0      	cbz	r0, 80034d0 <_svfiprintf_r+0x114>
 80034a2:	9207      	str	r2, [sp, #28]
 80034a4:	e014      	b.n	80034d0 <_svfiprintf_r+0x114>
 80034a6:	eba0 0308 	sub.w	r3, r0, r8
 80034aa:	fa09 f303 	lsl.w	r3, r9, r3
 80034ae:	4313      	orrs	r3, r2
 80034b0:	9304      	str	r3, [sp, #16]
 80034b2:	46a2      	mov	sl, r4
 80034b4:	e7d2      	b.n	800345c <_svfiprintf_r+0xa0>
 80034b6:	9b03      	ldr	r3, [sp, #12]
 80034b8:	1d19      	adds	r1, r3, #4
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	9103      	str	r1, [sp, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	bfbb      	ittet	lt
 80034c2:	425b      	neglt	r3, r3
 80034c4:	f042 0202 	orrlt.w	r2, r2, #2
 80034c8:	9307      	strge	r3, [sp, #28]
 80034ca:	9307      	strlt	r3, [sp, #28]
 80034cc:	bfb8      	it	lt
 80034ce:	9204      	strlt	r2, [sp, #16]
 80034d0:	7823      	ldrb	r3, [r4, #0]
 80034d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80034d4:	d10a      	bne.n	80034ec <_svfiprintf_r+0x130>
 80034d6:	7863      	ldrb	r3, [r4, #1]
 80034d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80034da:	d132      	bne.n	8003542 <_svfiprintf_r+0x186>
 80034dc:	9b03      	ldr	r3, [sp, #12]
 80034de:	1d1a      	adds	r2, r3, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	9203      	str	r2, [sp, #12]
 80034e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80034e8:	3402      	adds	r4, #2
 80034ea:	9305      	str	r3, [sp, #20]
 80034ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80035b0 <_svfiprintf_r+0x1f4>
 80034f0:	7821      	ldrb	r1, [r4, #0]
 80034f2:	2203      	movs	r2, #3
 80034f4:	4650      	mov	r0, sl
 80034f6:	f7fc fe7b 	bl	80001f0 <memchr>
 80034fa:	b138      	cbz	r0, 800350c <_svfiprintf_r+0x150>
 80034fc:	9b04      	ldr	r3, [sp, #16]
 80034fe:	eba0 000a 	sub.w	r0, r0, sl
 8003502:	2240      	movs	r2, #64	@ 0x40
 8003504:	4082      	lsls	r2, r0
 8003506:	4313      	orrs	r3, r2
 8003508:	3401      	adds	r4, #1
 800350a:	9304      	str	r3, [sp, #16]
 800350c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003510:	4824      	ldr	r0, [pc, #144]	@ (80035a4 <_svfiprintf_r+0x1e8>)
 8003512:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003516:	2206      	movs	r2, #6
 8003518:	f7fc fe6a 	bl	80001f0 <memchr>
 800351c:	2800      	cmp	r0, #0
 800351e:	d036      	beq.n	800358e <_svfiprintf_r+0x1d2>
 8003520:	4b21      	ldr	r3, [pc, #132]	@ (80035a8 <_svfiprintf_r+0x1ec>)
 8003522:	bb1b      	cbnz	r3, 800356c <_svfiprintf_r+0x1b0>
 8003524:	9b03      	ldr	r3, [sp, #12]
 8003526:	3307      	adds	r3, #7
 8003528:	f023 0307 	bic.w	r3, r3, #7
 800352c:	3308      	adds	r3, #8
 800352e:	9303      	str	r3, [sp, #12]
 8003530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003532:	4433      	add	r3, r6
 8003534:	9309      	str	r3, [sp, #36]	@ 0x24
 8003536:	e76a      	b.n	800340e <_svfiprintf_r+0x52>
 8003538:	fb0c 3202 	mla	r2, ip, r2, r3
 800353c:	460c      	mov	r4, r1
 800353e:	2001      	movs	r0, #1
 8003540:	e7a8      	b.n	8003494 <_svfiprintf_r+0xd8>
 8003542:	2300      	movs	r3, #0
 8003544:	3401      	adds	r4, #1
 8003546:	9305      	str	r3, [sp, #20]
 8003548:	4619      	mov	r1, r3
 800354a:	f04f 0c0a 	mov.w	ip, #10
 800354e:	4620      	mov	r0, r4
 8003550:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003554:	3a30      	subs	r2, #48	@ 0x30
 8003556:	2a09      	cmp	r2, #9
 8003558:	d903      	bls.n	8003562 <_svfiprintf_r+0x1a6>
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0c6      	beq.n	80034ec <_svfiprintf_r+0x130>
 800355e:	9105      	str	r1, [sp, #20]
 8003560:	e7c4      	b.n	80034ec <_svfiprintf_r+0x130>
 8003562:	fb0c 2101 	mla	r1, ip, r1, r2
 8003566:	4604      	mov	r4, r0
 8003568:	2301      	movs	r3, #1
 800356a:	e7f0      	b.n	800354e <_svfiprintf_r+0x192>
 800356c:	ab03      	add	r3, sp, #12
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	462a      	mov	r2, r5
 8003572:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <_svfiprintf_r+0x1f0>)
 8003574:	a904      	add	r1, sp, #16
 8003576:	4638      	mov	r0, r7
 8003578:	f3af 8000 	nop.w
 800357c:	1c42      	adds	r2, r0, #1
 800357e:	4606      	mov	r6, r0
 8003580:	d1d6      	bne.n	8003530 <_svfiprintf_r+0x174>
 8003582:	89ab      	ldrh	r3, [r5, #12]
 8003584:	065b      	lsls	r3, r3, #25
 8003586:	f53f af2d 	bmi.w	80033e4 <_svfiprintf_r+0x28>
 800358a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800358c:	e72c      	b.n	80033e8 <_svfiprintf_r+0x2c>
 800358e:	ab03      	add	r3, sp, #12
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	462a      	mov	r2, r5
 8003594:	4b05      	ldr	r3, [pc, #20]	@ (80035ac <_svfiprintf_r+0x1f0>)
 8003596:	a904      	add	r1, sp, #16
 8003598:	4638      	mov	r0, r7
 800359a:	f000 f879 	bl	8003690 <_printf_i>
 800359e:	e7ed      	b.n	800357c <_svfiprintf_r+0x1c0>
 80035a0:	08003b84 	.word	0x08003b84
 80035a4:	08003b8e 	.word	0x08003b8e
 80035a8:	00000000 	.word	0x00000000
 80035ac:	08003305 	.word	0x08003305
 80035b0:	08003b8a 	.word	0x08003b8a

080035b4 <_printf_common>:
 80035b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b8:	4616      	mov	r6, r2
 80035ba:	4698      	mov	r8, r3
 80035bc:	688a      	ldr	r2, [r1, #8]
 80035be:	690b      	ldr	r3, [r1, #16]
 80035c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bfb8      	it	lt
 80035c8:	4613      	movlt	r3, r2
 80035ca:	6033      	str	r3, [r6, #0]
 80035cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035d0:	4607      	mov	r7, r0
 80035d2:	460c      	mov	r4, r1
 80035d4:	b10a      	cbz	r2, 80035da <_printf_common+0x26>
 80035d6:	3301      	adds	r3, #1
 80035d8:	6033      	str	r3, [r6, #0]
 80035da:	6823      	ldr	r3, [r4, #0]
 80035dc:	0699      	lsls	r1, r3, #26
 80035de:	bf42      	ittt	mi
 80035e0:	6833      	ldrmi	r3, [r6, #0]
 80035e2:	3302      	addmi	r3, #2
 80035e4:	6033      	strmi	r3, [r6, #0]
 80035e6:	6825      	ldr	r5, [r4, #0]
 80035e8:	f015 0506 	ands.w	r5, r5, #6
 80035ec:	d106      	bne.n	80035fc <_printf_common+0x48>
 80035ee:	f104 0a19 	add.w	sl, r4, #25
 80035f2:	68e3      	ldr	r3, [r4, #12]
 80035f4:	6832      	ldr	r2, [r6, #0]
 80035f6:	1a9b      	subs	r3, r3, r2
 80035f8:	42ab      	cmp	r3, r5
 80035fa:	dc26      	bgt.n	800364a <_printf_common+0x96>
 80035fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	3b00      	subs	r3, #0
 8003604:	bf18      	it	ne
 8003606:	2301      	movne	r3, #1
 8003608:	0692      	lsls	r2, r2, #26
 800360a:	d42b      	bmi.n	8003664 <_printf_common+0xb0>
 800360c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003610:	4641      	mov	r1, r8
 8003612:	4638      	mov	r0, r7
 8003614:	47c8      	blx	r9
 8003616:	3001      	adds	r0, #1
 8003618:	d01e      	beq.n	8003658 <_printf_common+0xa4>
 800361a:	6823      	ldr	r3, [r4, #0]
 800361c:	6922      	ldr	r2, [r4, #16]
 800361e:	f003 0306 	and.w	r3, r3, #6
 8003622:	2b04      	cmp	r3, #4
 8003624:	bf02      	ittt	eq
 8003626:	68e5      	ldreq	r5, [r4, #12]
 8003628:	6833      	ldreq	r3, [r6, #0]
 800362a:	1aed      	subeq	r5, r5, r3
 800362c:	68a3      	ldr	r3, [r4, #8]
 800362e:	bf0c      	ite	eq
 8003630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003634:	2500      	movne	r5, #0
 8003636:	4293      	cmp	r3, r2
 8003638:	bfc4      	itt	gt
 800363a:	1a9b      	subgt	r3, r3, r2
 800363c:	18ed      	addgt	r5, r5, r3
 800363e:	2600      	movs	r6, #0
 8003640:	341a      	adds	r4, #26
 8003642:	42b5      	cmp	r5, r6
 8003644:	d11a      	bne.n	800367c <_printf_common+0xc8>
 8003646:	2000      	movs	r0, #0
 8003648:	e008      	b.n	800365c <_printf_common+0xa8>
 800364a:	2301      	movs	r3, #1
 800364c:	4652      	mov	r2, sl
 800364e:	4641      	mov	r1, r8
 8003650:	4638      	mov	r0, r7
 8003652:	47c8      	blx	r9
 8003654:	3001      	adds	r0, #1
 8003656:	d103      	bne.n	8003660 <_printf_common+0xac>
 8003658:	f04f 30ff 	mov.w	r0, #4294967295
 800365c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003660:	3501      	adds	r5, #1
 8003662:	e7c6      	b.n	80035f2 <_printf_common+0x3e>
 8003664:	18e1      	adds	r1, r4, r3
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	2030      	movs	r0, #48	@ 0x30
 800366a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800366e:	4422      	add	r2, r4
 8003670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003678:	3302      	adds	r3, #2
 800367a:	e7c7      	b.n	800360c <_printf_common+0x58>
 800367c:	2301      	movs	r3, #1
 800367e:	4622      	mov	r2, r4
 8003680:	4641      	mov	r1, r8
 8003682:	4638      	mov	r0, r7
 8003684:	47c8      	blx	r9
 8003686:	3001      	adds	r0, #1
 8003688:	d0e6      	beq.n	8003658 <_printf_common+0xa4>
 800368a:	3601      	adds	r6, #1
 800368c:	e7d9      	b.n	8003642 <_printf_common+0x8e>
	...

08003690 <_printf_i>:
 8003690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003694:	7e0f      	ldrb	r7, [r1, #24]
 8003696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003698:	2f78      	cmp	r7, #120	@ 0x78
 800369a:	4691      	mov	r9, r2
 800369c:	4680      	mov	r8, r0
 800369e:	460c      	mov	r4, r1
 80036a0:	469a      	mov	sl, r3
 80036a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80036a6:	d807      	bhi.n	80036b8 <_printf_i+0x28>
 80036a8:	2f62      	cmp	r7, #98	@ 0x62
 80036aa:	d80a      	bhi.n	80036c2 <_printf_i+0x32>
 80036ac:	2f00      	cmp	r7, #0
 80036ae:	f000 80d2 	beq.w	8003856 <_printf_i+0x1c6>
 80036b2:	2f58      	cmp	r7, #88	@ 0x58
 80036b4:	f000 80b9 	beq.w	800382a <_printf_i+0x19a>
 80036b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80036c0:	e03a      	b.n	8003738 <_printf_i+0xa8>
 80036c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80036c6:	2b15      	cmp	r3, #21
 80036c8:	d8f6      	bhi.n	80036b8 <_printf_i+0x28>
 80036ca:	a101      	add	r1, pc, #4	@ (adr r1, 80036d0 <_printf_i+0x40>)
 80036cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036d0:	08003729 	.word	0x08003729
 80036d4:	0800373d 	.word	0x0800373d
 80036d8:	080036b9 	.word	0x080036b9
 80036dc:	080036b9 	.word	0x080036b9
 80036e0:	080036b9 	.word	0x080036b9
 80036e4:	080036b9 	.word	0x080036b9
 80036e8:	0800373d 	.word	0x0800373d
 80036ec:	080036b9 	.word	0x080036b9
 80036f0:	080036b9 	.word	0x080036b9
 80036f4:	080036b9 	.word	0x080036b9
 80036f8:	080036b9 	.word	0x080036b9
 80036fc:	0800383d 	.word	0x0800383d
 8003700:	08003767 	.word	0x08003767
 8003704:	080037f7 	.word	0x080037f7
 8003708:	080036b9 	.word	0x080036b9
 800370c:	080036b9 	.word	0x080036b9
 8003710:	0800385f 	.word	0x0800385f
 8003714:	080036b9 	.word	0x080036b9
 8003718:	08003767 	.word	0x08003767
 800371c:	080036b9 	.word	0x080036b9
 8003720:	080036b9 	.word	0x080036b9
 8003724:	080037ff 	.word	0x080037ff
 8003728:	6833      	ldr	r3, [r6, #0]
 800372a:	1d1a      	adds	r2, r3, #4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6032      	str	r2, [r6, #0]
 8003730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003738:	2301      	movs	r3, #1
 800373a:	e09d      	b.n	8003878 <_printf_i+0x1e8>
 800373c:	6833      	ldr	r3, [r6, #0]
 800373e:	6820      	ldr	r0, [r4, #0]
 8003740:	1d19      	adds	r1, r3, #4
 8003742:	6031      	str	r1, [r6, #0]
 8003744:	0606      	lsls	r6, r0, #24
 8003746:	d501      	bpl.n	800374c <_printf_i+0xbc>
 8003748:	681d      	ldr	r5, [r3, #0]
 800374a:	e003      	b.n	8003754 <_printf_i+0xc4>
 800374c:	0645      	lsls	r5, r0, #25
 800374e:	d5fb      	bpl.n	8003748 <_printf_i+0xb8>
 8003750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003754:	2d00      	cmp	r5, #0
 8003756:	da03      	bge.n	8003760 <_printf_i+0xd0>
 8003758:	232d      	movs	r3, #45	@ 0x2d
 800375a:	426d      	negs	r5, r5
 800375c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003760:	4859      	ldr	r0, [pc, #356]	@ (80038c8 <_printf_i+0x238>)
 8003762:	230a      	movs	r3, #10
 8003764:	e011      	b.n	800378a <_printf_i+0xfa>
 8003766:	6821      	ldr	r1, [r4, #0]
 8003768:	6833      	ldr	r3, [r6, #0]
 800376a:	0608      	lsls	r0, r1, #24
 800376c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003770:	d402      	bmi.n	8003778 <_printf_i+0xe8>
 8003772:	0649      	lsls	r1, r1, #25
 8003774:	bf48      	it	mi
 8003776:	b2ad      	uxthmi	r5, r5
 8003778:	2f6f      	cmp	r7, #111	@ 0x6f
 800377a:	4853      	ldr	r0, [pc, #332]	@ (80038c8 <_printf_i+0x238>)
 800377c:	6033      	str	r3, [r6, #0]
 800377e:	bf14      	ite	ne
 8003780:	230a      	movne	r3, #10
 8003782:	2308      	moveq	r3, #8
 8003784:	2100      	movs	r1, #0
 8003786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800378a:	6866      	ldr	r6, [r4, #4]
 800378c:	60a6      	str	r6, [r4, #8]
 800378e:	2e00      	cmp	r6, #0
 8003790:	bfa2      	ittt	ge
 8003792:	6821      	ldrge	r1, [r4, #0]
 8003794:	f021 0104 	bicge.w	r1, r1, #4
 8003798:	6021      	strge	r1, [r4, #0]
 800379a:	b90d      	cbnz	r5, 80037a0 <_printf_i+0x110>
 800379c:	2e00      	cmp	r6, #0
 800379e:	d04b      	beq.n	8003838 <_printf_i+0x1a8>
 80037a0:	4616      	mov	r6, r2
 80037a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80037a6:	fb03 5711 	mls	r7, r3, r1, r5
 80037aa:	5dc7      	ldrb	r7, [r0, r7]
 80037ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037b0:	462f      	mov	r7, r5
 80037b2:	42bb      	cmp	r3, r7
 80037b4:	460d      	mov	r5, r1
 80037b6:	d9f4      	bls.n	80037a2 <_printf_i+0x112>
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d10b      	bne.n	80037d4 <_printf_i+0x144>
 80037bc:	6823      	ldr	r3, [r4, #0]
 80037be:	07df      	lsls	r7, r3, #31
 80037c0:	d508      	bpl.n	80037d4 <_printf_i+0x144>
 80037c2:	6923      	ldr	r3, [r4, #16]
 80037c4:	6861      	ldr	r1, [r4, #4]
 80037c6:	4299      	cmp	r1, r3
 80037c8:	bfde      	ittt	le
 80037ca:	2330      	movle	r3, #48	@ 0x30
 80037cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80037d4:	1b92      	subs	r2, r2, r6
 80037d6:	6122      	str	r2, [r4, #16]
 80037d8:	f8cd a000 	str.w	sl, [sp]
 80037dc:	464b      	mov	r3, r9
 80037de:	aa03      	add	r2, sp, #12
 80037e0:	4621      	mov	r1, r4
 80037e2:	4640      	mov	r0, r8
 80037e4:	f7ff fee6 	bl	80035b4 <_printf_common>
 80037e8:	3001      	adds	r0, #1
 80037ea:	d14a      	bne.n	8003882 <_printf_i+0x1f2>
 80037ec:	f04f 30ff 	mov.w	r0, #4294967295
 80037f0:	b004      	add	sp, #16
 80037f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	f043 0320 	orr.w	r3, r3, #32
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	4833      	ldr	r0, [pc, #204]	@ (80038cc <_printf_i+0x23c>)
 8003800:	2778      	movs	r7, #120	@ 0x78
 8003802:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	6831      	ldr	r1, [r6, #0]
 800380a:	061f      	lsls	r7, r3, #24
 800380c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003810:	d402      	bmi.n	8003818 <_printf_i+0x188>
 8003812:	065f      	lsls	r7, r3, #25
 8003814:	bf48      	it	mi
 8003816:	b2ad      	uxthmi	r5, r5
 8003818:	6031      	str	r1, [r6, #0]
 800381a:	07d9      	lsls	r1, r3, #31
 800381c:	bf44      	itt	mi
 800381e:	f043 0320 	orrmi.w	r3, r3, #32
 8003822:	6023      	strmi	r3, [r4, #0]
 8003824:	b11d      	cbz	r5, 800382e <_printf_i+0x19e>
 8003826:	2310      	movs	r3, #16
 8003828:	e7ac      	b.n	8003784 <_printf_i+0xf4>
 800382a:	4827      	ldr	r0, [pc, #156]	@ (80038c8 <_printf_i+0x238>)
 800382c:	e7e9      	b.n	8003802 <_printf_i+0x172>
 800382e:	6823      	ldr	r3, [r4, #0]
 8003830:	f023 0320 	bic.w	r3, r3, #32
 8003834:	6023      	str	r3, [r4, #0]
 8003836:	e7f6      	b.n	8003826 <_printf_i+0x196>
 8003838:	4616      	mov	r6, r2
 800383a:	e7bd      	b.n	80037b8 <_printf_i+0x128>
 800383c:	6833      	ldr	r3, [r6, #0]
 800383e:	6825      	ldr	r5, [r4, #0]
 8003840:	6961      	ldr	r1, [r4, #20]
 8003842:	1d18      	adds	r0, r3, #4
 8003844:	6030      	str	r0, [r6, #0]
 8003846:	062e      	lsls	r6, r5, #24
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	d501      	bpl.n	8003850 <_printf_i+0x1c0>
 800384c:	6019      	str	r1, [r3, #0]
 800384e:	e002      	b.n	8003856 <_printf_i+0x1c6>
 8003850:	0668      	lsls	r0, r5, #25
 8003852:	d5fb      	bpl.n	800384c <_printf_i+0x1bc>
 8003854:	8019      	strh	r1, [r3, #0]
 8003856:	2300      	movs	r3, #0
 8003858:	6123      	str	r3, [r4, #16]
 800385a:	4616      	mov	r6, r2
 800385c:	e7bc      	b.n	80037d8 <_printf_i+0x148>
 800385e:	6833      	ldr	r3, [r6, #0]
 8003860:	1d1a      	adds	r2, r3, #4
 8003862:	6032      	str	r2, [r6, #0]
 8003864:	681e      	ldr	r6, [r3, #0]
 8003866:	6862      	ldr	r2, [r4, #4]
 8003868:	2100      	movs	r1, #0
 800386a:	4630      	mov	r0, r6
 800386c:	f7fc fcc0 	bl	80001f0 <memchr>
 8003870:	b108      	cbz	r0, 8003876 <_printf_i+0x1e6>
 8003872:	1b80      	subs	r0, r0, r6
 8003874:	6060      	str	r0, [r4, #4]
 8003876:	6863      	ldr	r3, [r4, #4]
 8003878:	6123      	str	r3, [r4, #16]
 800387a:	2300      	movs	r3, #0
 800387c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003880:	e7aa      	b.n	80037d8 <_printf_i+0x148>
 8003882:	6923      	ldr	r3, [r4, #16]
 8003884:	4632      	mov	r2, r6
 8003886:	4649      	mov	r1, r9
 8003888:	4640      	mov	r0, r8
 800388a:	47d0      	blx	sl
 800388c:	3001      	adds	r0, #1
 800388e:	d0ad      	beq.n	80037ec <_printf_i+0x15c>
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	079b      	lsls	r3, r3, #30
 8003894:	d413      	bmi.n	80038be <_printf_i+0x22e>
 8003896:	68e0      	ldr	r0, [r4, #12]
 8003898:	9b03      	ldr	r3, [sp, #12]
 800389a:	4298      	cmp	r0, r3
 800389c:	bfb8      	it	lt
 800389e:	4618      	movlt	r0, r3
 80038a0:	e7a6      	b.n	80037f0 <_printf_i+0x160>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4632      	mov	r2, r6
 80038a6:	4649      	mov	r1, r9
 80038a8:	4640      	mov	r0, r8
 80038aa:	47d0      	blx	sl
 80038ac:	3001      	adds	r0, #1
 80038ae:	d09d      	beq.n	80037ec <_printf_i+0x15c>
 80038b0:	3501      	adds	r5, #1
 80038b2:	68e3      	ldr	r3, [r4, #12]
 80038b4:	9903      	ldr	r1, [sp, #12]
 80038b6:	1a5b      	subs	r3, r3, r1
 80038b8:	42ab      	cmp	r3, r5
 80038ba:	dcf2      	bgt.n	80038a2 <_printf_i+0x212>
 80038bc:	e7eb      	b.n	8003896 <_printf_i+0x206>
 80038be:	2500      	movs	r5, #0
 80038c0:	f104 0619 	add.w	r6, r4, #25
 80038c4:	e7f5      	b.n	80038b2 <_printf_i+0x222>
 80038c6:	bf00      	nop
 80038c8:	08003b95 	.word	0x08003b95
 80038cc:	08003ba6 	.word	0x08003ba6

080038d0 <memmove>:
 80038d0:	4288      	cmp	r0, r1
 80038d2:	b510      	push	{r4, lr}
 80038d4:	eb01 0402 	add.w	r4, r1, r2
 80038d8:	d902      	bls.n	80038e0 <memmove+0x10>
 80038da:	4284      	cmp	r4, r0
 80038dc:	4623      	mov	r3, r4
 80038de:	d807      	bhi.n	80038f0 <memmove+0x20>
 80038e0:	1e43      	subs	r3, r0, #1
 80038e2:	42a1      	cmp	r1, r4
 80038e4:	d008      	beq.n	80038f8 <memmove+0x28>
 80038e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038ee:	e7f8      	b.n	80038e2 <memmove+0x12>
 80038f0:	4402      	add	r2, r0
 80038f2:	4601      	mov	r1, r0
 80038f4:	428a      	cmp	r2, r1
 80038f6:	d100      	bne.n	80038fa <memmove+0x2a>
 80038f8:	bd10      	pop	{r4, pc}
 80038fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003902:	e7f7      	b.n	80038f4 <memmove+0x24>

08003904 <_sbrk_r>:
 8003904:	b538      	push	{r3, r4, r5, lr}
 8003906:	4d06      	ldr	r5, [pc, #24]	@ (8003920 <_sbrk_r+0x1c>)
 8003908:	2300      	movs	r3, #0
 800390a:	4604      	mov	r4, r0
 800390c:	4608      	mov	r0, r1
 800390e:	602b      	str	r3, [r5, #0]
 8003910:	f7fd fa96 	bl	8000e40 <_sbrk>
 8003914:	1c43      	adds	r3, r0, #1
 8003916:	d102      	bne.n	800391e <_sbrk_r+0x1a>
 8003918:	682b      	ldr	r3, [r5, #0]
 800391a:	b103      	cbz	r3, 800391e <_sbrk_r+0x1a>
 800391c:	6023      	str	r3, [r4, #0]
 800391e:	bd38      	pop	{r3, r4, r5, pc}
 8003920:	2000039c 	.word	0x2000039c

08003924 <memcpy>:
 8003924:	440a      	add	r2, r1
 8003926:	4291      	cmp	r1, r2
 8003928:	f100 33ff 	add.w	r3, r0, #4294967295
 800392c:	d100      	bne.n	8003930 <memcpy+0xc>
 800392e:	4770      	bx	lr
 8003930:	b510      	push	{r4, lr}
 8003932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003936:	f803 4f01 	strb.w	r4, [r3, #1]!
 800393a:	4291      	cmp	r1, r2
 800393c:	d1f9      	bne.n	8003932 <memcpy+0xe>
 800393e:	bd10      	pop	{r4, pc}

08003940 <_realloc_r>:
 8003940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003944:	4680      	mov	r8, r0
 8003946:	4615      	mov	r5, r2
 8003948:	460c      	mov	r4, r1
 800394a:	b921      	cbnz	r1, 8003956 <_realloc_r+0x16>
 800394c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003950:	4611      	mov	r1, r2
 8003952:	f7ff bc4b 	b.w	80031ec <_malloc_r>
 8003956:	b92a      	cbnz	r2, 8003964 <_realloc_r+0x24>
 8003958:	f7ff fbdc 	bl	8003114 <_free_r>
 800395c:	2400      	movs	r4, #0
 800395e:	4620      	mov	r0, r4
 8003960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003964:	f000 f81a 	bl	800399c <_malloc_usable_size_r>
 8003968:	4285      	cmp	r5, r0
 800396a:	4606      	mov	r6, r0
 800396c:	d802      	bhi.n	8003974 <_realloc_r+0x34>
 800396e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003972:	d8f4      	bhi.n	800395e <_realloc_r+0x1e>
 8003974:	4629      	mov	r1, r5
 8003976:	4640      	mov	r0, r8
 8003978:	f7ff fc38 	bl	80031ec <_malloc_r>
 800397c:	4607      	mov	r7, r0
 800397e:	2800      	cmp	r0, #0
 8003980:	d0ec      	beq.n	800395c <_realloc_r+0x1c>
 8003982:	42b5      	cmp	r5, r6
 8003984:	462a      	mov	r2, r5
 8003986:	4621      	mov	r1, r4
 8003988:	bf28      	it	cs
 800398a:	4632      	movcs	r2, r6
 800398c:	f7ff ffca 	bl	8003924 <memcpy>
 8003990:	4621      	mov	r1, r4
 8003992:	4640      	mov	r0, r8
 8003994:	f7ff fbbe 	bl	8003114 <_free_r>
 8003998:	463c      	mov	r4, r7
 800399a:	e7e0      	b.n	800395e <_realloc_r+0x1e>

0800399c <_malloc_usable_size_r>:
 800399c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039a0:	1f18      	subs	r0, r3, #4
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bfbc      	itt	lt
 80039a6:	580b      	ldrlt	r3, [r1, r0]
 80039a8:	18c0      	addlt	r0, r0, r3
 80039aa:	4770      	bx	lr

080039ac <_init>:
 80039ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ae:	bf00      	nop
 80039b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b2:	bc08      	pop	{r3}
 80039b4:	469e      	mov	lr, r3
 80039b6:	4770      	bx	lr

080039b8 <_fini>:
 80039b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ba:	bf00      	nop
 80039bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039be:	bc08      	pop	{r3}
 80039c0:	469e      	mov	lr, r3
 80039c2:	4770      	bx	lr
