# Iterative-Divider
VHDL-based iterative divider for Nexys4 DDR FPGA board

Tha datapath of iterative divider:
![Screenshot_1](https://user-images.githubusercontent.com/47766216/56688428-60401d00-66e1-11e9-94d4-9191b73be575.png)
