// Seed: 2590818401
module module_0 (
    output uwire id_0,
    output wor   id_1
);
  assign id_0 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    output wire id_2,
    output tri  id_3,
    output wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 (
    output wor id_0,
    input logic id_1,
    input logic id_2,
    output supply0 id_3,
    input tri id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.type_1 = 0;
  assign id_6 = !-1;
  wire id_8;
  if (-1'h0) logic [7:0] id_9;
  time id_10 = id_9;
  assign id_6 = id_2;
  assign id_6 = 1;
  assign id_7 = 1 + -1;
  always id_6 <= id_1;
  assign id_9[-1] = 1;
endmodule
