module Test1;

integer i = 0;

reg clk = 0, sys_rst = 0;
reg [15:0] din = 0;
wire [15:0] dout;

top dut(clk, sys_rst, din, dout);

always #5 clk = ~clk;

initial begin 
sys_rst = 1'b1;
repeat(5) @(posedge clk);
din = 5;
sys_rst = 1'b0;
#2300;
$stop;
end
