********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:55:56
COMMAND: -cd verilog/src/unisims SIM_CONFIGE2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l SIM_CONFIGE2.v.log

[ERR:UH0701] SIM_CONFIGE2.v:1068: Unsupported statement "<n<> u<17311> t<Tf_port_declaration> p<17312> c<17307> l<1068>>        input ib_d;
".

[ERR:UH0701] SIM_CONFIGE2.v:2156: Unsupported statement "<n<> u<35583> t<Tf_port_declaration> p<35584> c<35579> l<2156>>     output stup_bflag;
".

[ERR:UH0701] SIM_CONFIGE2.v:2157: Unsupported statement "<n<> u<35589> t<Tf_port_declaration> p<35590> c<35585> l<2157>>     output stup_eflag;
".

[ERR:UH0701] SIM_CONFIGE2.v:2158: Unsupported statement "<n<> u<35605> t<Tf_port_declaration> p<35606> c<35591> l<2158>>     output [2:0] cst_o;
".

[ERR:UH0701] SIM_CONFIGE2.v:2159: Unsupported statement "<n<> u<35621> t<Tf_port_declaration> p<35622> c<35607> l<2159>>     input [2:0] cst_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2160: Unsupported statement "<n<> u<35637> t<Tf_port_declaration> p<35638> c<35623> l<2160>>     input [2:0] nst_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2161: Unsupported statement "<n<> u<35653> t<Tf_port_declaration> p<35654> c<35639> l<2161>>     input [2:0] lock_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2196: Unsupported statement "<n<> u<36105> t<Tf_port_declaration> p<36106> c<36091> l<2196>>     output [2:0] nx_st;
".

[ERR:UH0701] SIM_CONFIGE2.v:2197: Unsupported statement "<n<> u<36121> t<Tf_port_declaration> p<36122> c<36107> l<2197>>     input [2:0] cur_st;
".

[ERR:UH0701] SIM_CONFIGE2.v:2198: Unsupported statement "<n<> u<36137> t<Tf_port_declaration> p<36138> c<36123> l<2198>>     input [1:0] stup_pulse;
".

[ERR:UH0701] SIM_CONFIGE2.v:2199: Unsupported statement "<n<> u<36153> t<Tf_port_declaration> p<36154> c<36139> l<2199>>     input [2:0] done_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2437: Unsupported statement "<n<> u<46434> t<Tf_port_declaration> p<46435> c<46420> l<2437>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2438: Unsupported statement "<n<> u<46442> t<Tf_port_declaration> p<46443> c<46436> l<2438>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE2.v:2453: Unsupported statement "<n<> u<46707> t<Tf_port_declaration> p<46708> c<46693> l<2453>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2454: Unsupported statement "<n<> u<46715> t<Tf_port_declaration> p<46716> c<46709> l<2454>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE2.v:2473: Unsupported statement "<n<> u<47036> t<Tf_port_declaration> p<47037> c<47022> l<2473>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2474: Unsupported statement "<n<> u<47044> t<Tf_port_declaration> p<47045> c<47038> l<2474>>   input integer rd_dcnt;
".

[NTE:CP0309] SIM_CONFIGE2.v:55: Implicit port type (wire) for "CSOB",
there are 3 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

