# VHDL-Sample-Code

VHDL code written by  Samantha Pfeiffer and Samuel Donovan for their Digital Systems (CENG 342) class at SDMines. None of it is copyrighted and anyone is free to take any code and do anything with it.

Each Lab folder contains a report pdf that outlines in detail the lab.

All designs were tested and made for a Nexys A7-100T (xc7a100tcsg324-1) FPGA board in VHDL using Vivado 2020.2.

# Summaries:
## Lab 1
Comparators & 2x4 Decoder

## Lab 2
Multiplexors

## Lab 3
Generic Multiplexors

## Lab 4
Adder/Subtractor and Barrel Shifter

## Lab 5
ALU (Arithmatic Logic Unit)

## Lab 6
BTU (Branch Test Unit)

## Lab 7
Register File
