Loading db file '/software/synopsys/syn_current_64.11/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.11/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ..//src/dp.vhd:83: The initial value for signal 'int_i_data_acc' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 321 in file
	'..//src/dp.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           323            |    auto/auto     |
===============================================
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[63] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[62] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[61] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[60] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[59] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[58] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[57] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[56] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[55] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[54] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[53] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[52] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[51] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[50] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[49] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[48] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[47] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[46] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[45] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[44] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[43] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[42] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[41] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[40] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[39] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[38] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[37] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[36] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[35] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[34] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[33] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[32] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[31] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[30] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[29] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[28] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[27] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[26] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[25] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[24] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[23] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[22] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[21] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[20] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[19] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[18] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[17] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[16] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[15] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[14] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[13] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[12] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[11] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[10] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[9] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[8] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[7] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[6] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[5] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[4] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[3] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[2] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[1] of cell npu_inst' connected to ground. (ELAB-294)
Warning:  ..//src/dp.vhd:287: Floating pin 'i_data_acc[0] of cell npu_inst' connected to ground. (ELAB-294)

Inferred memory devices in process
	in routine dp line 190 in file
		'..//src/dp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| int_i_lb_fetch_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 207 in file
		'..//src/dp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  int_i_lb_ptr_reg   | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 241 in file
		'..//src/dp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ps3_ctrl_wr_mem_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps_ctrl_en_npu_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps_ctrl_ldh_v_n_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps_ctrl_wr_pipe_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ps_ctrl_en_p_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ps_ctrl_en_st_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps_ctrl_wr_mem_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps2_ctrl_en_st_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps2_ctrl_wr_mem_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ps3_ctrl_en_st_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 274 in file
		'..//src/dp.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  ps_int_L0_ptr_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| ps_int_hmode_cnt_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine dp line 380 in file
		'..//src/dp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   int_s_tc_L4_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   int_s_tc_L2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   int_s_tc_L3_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 499 in file
		'..//src/dp.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_bn_weight_addr_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine dp line 511 in file
		'..//src/dp.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| int_i_data_even_addr_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine dp line 527 in file
		'..//src/dp.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| int_i_data_odd_addr_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine dp line 569 in file
		'..//src/dp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| int_s_L3_ptr_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| int_s_L3_ptr_0_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dp'.
Information: Building the design 'act_lb'. (HDL-193)

Inferred memory devices in process
	in routine act_lb line 24 in file
		'..//src/act_lb.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int_data_reg     | Flip-flop | 3104  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'act_buffer'. (HDL-193)

Inferred memory devices in process
	in routine act_buffer line 95 in file
		'..//src/act_buffer.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| int_i_data_v_npu_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'npu'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ppu'. (HDL-193)

Inferred memory devices in process
	in routine ppu line 87 in file
		'..//src/ppu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'countern' instantiated from design 'dp' with
	the parameters "N=3". (HDL-193)
Warning:  ..//src/countern.vhd:20: The initial value for signal 'cnt_out' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine countern_N3 line 29 in file
		'..//src/countern.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_out_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'countern' instantiated from design 'dp' with
	the parameters "N=4". (HDL-193)
Warning:  ..//src/countern.vhd:20: The initial value for signal 'cnt_out' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine countern_N4 line 29 in file
		'..//src/countern.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_out_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'addr_gen' instantiated from design 'dp' with
	the parameters "N=12". (HDL-193)

Inferred memory devices in process
	in routine addr_gen_N12 line 34 in file
		'..//src/addr_gen.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  int_base_addr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine addr_gen_N12 line 52 in file
		'..//src/addr_gen.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  int_offs_addr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'addr_gen_o_ctrl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'addr_gen' instantiated from design 'dp' with
	the parameters "N=10". (HDL-193)

Inferred memory devices in process
	in routine addr_gen_N10 line 34 in file
		'..//src/addr_gen.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  int_base_addr_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine addr_gen_N10 line 52 in file
		'..//src/addr_gen.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  int_offs_addr_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'act_rf'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'..//src/act_rf.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine act_rf line 42 in file
		'..//src/act_rf.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int_data1_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data2_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data3_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data4_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data5_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data6_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data7_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    int_data8_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'act_if'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'..//src/act_if.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'..//src/act_if.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'pe'. (HDL-193)

Inferred memory devices in process
	in routine pe line 37 in file
		'..//src/pe.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   int_q_reg_h_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   int_q_reg_v_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  int_q_weight_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 69 in file
		'..//src/pe.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int_q_acc_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'relu' instantiated from design 'ppu' with
	the parameters "i_N=8,o_N=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pool'. (HDL-193)

Inferred memory devices in process
	in routine pool line 23 in file
		'..//src/pool.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     int_ps0_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     int_ps1_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'round' instantiated from design 'ppu' with
	the parameters "i_N=6,o_N=4". (HDL-193)
Presto compilation completed successfully.
1
