{"vcs1":{"timestamp_begin":1679886786.965924692, "rt":0.32, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1679886787.317557314, "rt":0.28, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1679886787.619264879, "rt":0.29, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886786.704620453}
{"VCS_COMP_START_TIME": 1679886786.704620453}
{"VCS_COMP_END_TIME": 1679886787.948160555}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336184}}
{"stitch_vcselab": {"peak_mem": 222556}}
