 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis_2-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">m2s010_som_syn (synthesis_2)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#compilerReport292" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#compilerReport295" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#mapperReport297" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#mapperReport298" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#mapperReport299" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport300" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#timingReport301" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#performanceSummary302" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockRelationships303" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#interfaceInfo304" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport305" target="srrFrame" title="">Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack306" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack307" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths308" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport309" target="srrFrame" title="">Clock: ident_coreinst.comm_block_INST.dr2_tck</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack310" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack311" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths312" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport313" target="srrFrame" title="">Clock: jtag_interface_x|b10_8Kz_rKlrtX</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack314" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack315" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths316" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport317" target="srrFrame" title="">Clock: jtag_interface_x|identify_clk_int_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack318" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack319" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths320" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport321" target="srrFrame" title="">Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack322" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack323" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths324" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport325" target="srrFrame" title="">Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack326" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack327" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths328" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport329" target="srrFrame" title="">Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack330" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack331" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths332" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport333" target="srrFrame" title="">Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack334" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack335" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths336" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport337" target="srrFrame" title="">Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack338" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack339" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths340" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#clockReport341" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#startingSlack342" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#endingSlack343" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#worstPaths344" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\syntmp\m2s010_som_srr.htm#resourceUsage345" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som_cck.rpt" target="srrFrame" title="">Constraint Checker Report (14:34 11-Aug)</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\rpt_m2s010_som.areasrr" target="srrFrame" title="">Hierarchical Area Report(m2s010_som) (14:34 11-Aug)</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\stdout.log" target="srrFrame" title="">Session Log (13:36 11-Aug)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis_2-menu")</script>

  </body>
 </html>