
#include <in_asm.h>
#include <assembler.h>
#include <arch/paging.h>
#include <arch/memory.h>
#include <chipset/memory.h>
#include <platform/cpu.h>

ASM_SECTION(.__ksetupData)

.balign PAGING_BASE_SIZE

ASM_GLOBAL_DATA(__kpagingLevel1Tables)
	/**
	 * Table 0: Pointed to by Kernel Page Directory Entry[0].
	 **/
	.long	0,0,0,0,0,0,0,0
	/* These entries ID-map the CPU wakeup trampoline code. (0x8000). */
	.long	(x8632_IBMPC_POWERON_PADDR_BASE + (PAGING_BASE_SIZE * 0)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(x8632_IBMPC_POWERON_PADDR_BASE + (PAGING_BASE_SIZE * 1)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	/* This entry ID maps VGA textmode buffer (0xB8000-0xB8FFF) */
	.long	(0xB8000) + PAGING_L1_PRESENT + PAGING_L1_WRITE + PAGING_L1_CACHE_WRITE_THROUGH
	.long	0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0

	/* These entries ID-map the kernel's physical image in RAM. (0x100000).
	 * They number 768, but the ID mapping doesn't really need to be that
	 * large -- it just needs to cover enough of the kernel image in
	 * physical RAM to ensure that when we execute the jump into the
	 * kernel's high virtual address space (0xC0000000), the TLB entry for
	 * the jump will be filled from these ID-mapping entries.
	 **/
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 0)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 2)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 3)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 4)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 5)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 6)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 7)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 8)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 9)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 10)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 11)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 12)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 13)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 14)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 15)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 16)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 17)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 18)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 19)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 20)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 21)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 22)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 23)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 24)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 25)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 26)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 27)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 28)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 29)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 30)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 31)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 32)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 33)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 34)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 35)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 36)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 37)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 38)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 39)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 40)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 41)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 42)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 43)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 44)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 45)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 46)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 47)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 48)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 49)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 50)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 51)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 52)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 53)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 54)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 55)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 56)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 57)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 58)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 59)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 60)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 61)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 62)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 63)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 64)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 65)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 66)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 67)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 68)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 69)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 70)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 71)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 72)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 73)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 74)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 75)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 76)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 77)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 78)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 79)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 80)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 81)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 82)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 83)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 84)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 85)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 86)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 87)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 88)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 89)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 90)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 91)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 92)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 93)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 94)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 95)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 96)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 97)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 98)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 99)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 100)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 101)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 102)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 103)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 104)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 105)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 106)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 107)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 108)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 109)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 110)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 111)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 112)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 113)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 114)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 115)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 116)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 117)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 118)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 119)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 120)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 121)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 122)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 123)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 124)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 125)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 126)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 127)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 128)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 129)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 130)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 131)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 132)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 133)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 134)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 135)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 136)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 137)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 138)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 139)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 140)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 141)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 142)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 143)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 144)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 145)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 146)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 147)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 148)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 149)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 150)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 151)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 152)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 153)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 154)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 155)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 156)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 157)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 158)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 159)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 160)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 161)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 162)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 163)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 164)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 165)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 166)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 167)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 168)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 169)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 170)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 171)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 172)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 173)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 174)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 175)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 176)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 177)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 178)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 179)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 180)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 181)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 182)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 183)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 184)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 185)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 186)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 187)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 188)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 189)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 190)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 191)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 192)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 193)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 194)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 195)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 196)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 197)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 198)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 199)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 200)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 201)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 202)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 203)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 204)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 205)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 206)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 207)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 208)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 209)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 210)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 211)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 212)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 213)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 214)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 215)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 216)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 217)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 218)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 219)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 220)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 221)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 222)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 223)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 224)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 225)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 226)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 227)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 228)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 229)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 230)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 231)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 232)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 233)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 234)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 235)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 236)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 237)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 238)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 239)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 240)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 241)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 242)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 243)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 244)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 245)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 246)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 247)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 248)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 249)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 250)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 251)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 252)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 253)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 254)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 255)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 256)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 257)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 258)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 259)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 260)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 261)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 262)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 263)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 264)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 265)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 266)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 267)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 268)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 269)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 270)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 271)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 272)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 273)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 274)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 275)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 276)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 277)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 278)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 279)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 280)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 281)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 282)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 283)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 284)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 285)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 286)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 287)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 288)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 289)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 290)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 291)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 292)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 293)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 294)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 295)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 296)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 297)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 298)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 299)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 300)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 301)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 302)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 303)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 304)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 305)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 306)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 307)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 308)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 309)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 310)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 311)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 312)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 313)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 314)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 315)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 316)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 317)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 318)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 319)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 320)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 321)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 322)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 323)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 324)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 325)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 326)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 327)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 328)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 329)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 330)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 331)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 332)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 333)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 334)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 335)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 336)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 337)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 338)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 339)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 340)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 341)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 342)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 343)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 344)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 345)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 346)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 347)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 348)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 349)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 350)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 351)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 352)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 353)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 354)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 355)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 356)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 357)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 358)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 359)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 360)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 361)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 362)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 363)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 364)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 365)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 366)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 367)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 368)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 369)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 370)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 371)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 372)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 373)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 374)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 375)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 376)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 377)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 378)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 379)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 380)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 381)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 382)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 383)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 384)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 385)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 386)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 387)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 388)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 389)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 390)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 391)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 392)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 393)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 394)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 395)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 396)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 397)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 398)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 399)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 400)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 401)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 402)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 403)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 404)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 405)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 406)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 407)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 408)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 409)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 410)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 411)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 412)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 413)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 414)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 415)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 416)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 417)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 418)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 419)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 420)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 421)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 422)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 423)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 424)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 425)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 426)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 427)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 428)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 429)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 430)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 431)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 432)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 433)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 434)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 435)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 436)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 437)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 438)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 439)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 440)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 441)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 442)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 443)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 444)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 445)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 446)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 447)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 448)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 449)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 450)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 451)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 452)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 453)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 454)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 455)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 456)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 457)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 458)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 459)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 460)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 461)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 462)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 463)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 464)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 465)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 466)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 467)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 468)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 469)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 470)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 471)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 472)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 473)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 474)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 475)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 476)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 477)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 478)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 479)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 480)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 481)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 482)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 483)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 484)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 485)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 486)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 487)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 488)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 489)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 490)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 491)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 492)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 493)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 494)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 495)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 496)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 497)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 498)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 499)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 500)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 501)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 502)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 503)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 504)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 505)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 506)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 507)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 508)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 509)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 510)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 511)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 512)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 513)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 514)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 515)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 516)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 517)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 518)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 519)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 520)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 521)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 522)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 523)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 524)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 525)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 526)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 527)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 528)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 529)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 530)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 531)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 532)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 533)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 534)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 535)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 536)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 537)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 538)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 539)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 540)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 541)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 542)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 543)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 544)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 545)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 546)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 547)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 548)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 549)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 550)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 551)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 552)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 553)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 554)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 555)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 556)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 557)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 558)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 559)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 560)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 561)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 562)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 563)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 564)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 565)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 566)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 567)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 568)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 569)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 570)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 571)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 572)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 573)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 574)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 575)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 576)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 577)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 578)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 579)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 580)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 581)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 582)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 583)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 584)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 585)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 586)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 587)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 588)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 589)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 590)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 591)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 592)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 593)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 594)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 595)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 596)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 597)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 598)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 599)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 600)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 601)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 602)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 603)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 604)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 605)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 606)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 607)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 608)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 609)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 610)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 611)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 612)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 613)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 614)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 615)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 616)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 617)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 618)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 619)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 620)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 621)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 622)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 623)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 624)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 625)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 626)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 627)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 628)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 629)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 630)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 631)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 632)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 633)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 634)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 635)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 636)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 637)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 638)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 639)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 640)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 641)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 642)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 643)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 644)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 645)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 646)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 647)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 648)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 649)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 650)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 651)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 652)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 653)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 654)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 655)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 656)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 657)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 658)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 659)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 660)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 661)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 662)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 663)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 664)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 665)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 666)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 667)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 668)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 669)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 670)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 671)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 672)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 673)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 674)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 675)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 676)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 677)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 678)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 679)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 680)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 681)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 682)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 683)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 684)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 685)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 686)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 687)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 688)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 689)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 690)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 691)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 692)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 693)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 694)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 695)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 696)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 697)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 698)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 699)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 700)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 701)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 702)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 703)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 704)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 705)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 706)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 707)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 708)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 709)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 710)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 711)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 712)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 713)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 714)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 715)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 716)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 717)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 718)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 719)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 720)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 721)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 722)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 723)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 724)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 725)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 726)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 727)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 728)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 729)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 730)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 731)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 732)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 733)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 734)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 735)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 736)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 737)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 738)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 739)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 740)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 741)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 742)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 743)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 744)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 745)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 746)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 747)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 748)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 749)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 750)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 751)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 752)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 753)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 754)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 755)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 756)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 757)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 758)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 759)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 760)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 761)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 762)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 763)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 764)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 765)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 766)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 767)) + PAGING_L1_PRESENT + PAGING_L1_WRITE

	/**
	 * Table 1: KErnel page directory entry[768].
	 **/
	/* These entries map the kernel's physical image in RAM to 0xC0000000
	 * and extend for a 4MiB stretch of virtual memory (the whole table).
	 **/
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 0)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 2)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 3)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 4)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 5)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 6)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 7)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 8)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 9)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 10)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 11)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 12)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 13)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 14)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 15)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 16)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 17)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 18)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 19)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 20)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 21)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 22)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 23)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 24)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 25)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 26)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 27)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 28)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 29)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 30)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 31)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 32)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 33)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 34)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 35)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 36)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 37)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 38)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 39)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 40)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 41)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 42)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 43)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 44)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 45)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 46)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 47)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 48)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 49)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 50)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 51)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 52)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 53)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 54)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 55)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 56)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 57)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 58)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 59)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 60)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 61)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 62)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 63)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 64)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 65)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 66)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 67)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 68)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 69)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 70)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 71)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 72)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 73)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 74)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 75)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 76)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 77)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 78)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 79)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 80)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 81)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 82)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 83)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 84)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 85)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 86)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 87)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 88)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 89)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 90)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 91)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 92)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 93)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 94)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 95)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 96)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 97)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 98)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 99)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 100)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 101)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 102)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 103)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 104)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 105)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 106)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 107)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 108)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 109)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 110)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 111)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 112)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 113)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 114)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 115)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 116)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 117)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 118)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 119)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 120)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 121)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 122)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 123)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 124)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 125)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 126)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 127)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 128)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 129)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 130)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 131)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 132)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 133)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 134)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 135)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 136)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 137)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 138)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 139)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 140)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 141)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 142)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 143)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 144)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 145)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 146)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 147)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 148)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 149)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 150)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 151)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 152)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 153)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 154)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 155)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 156)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 157)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 158)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 159)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 160)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 161)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 162)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 163)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 164)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 165)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 166)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 167)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 168)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 169)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 170)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 171)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 172)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 173)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 174)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 175)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 176)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 177)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 178)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 179)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 180)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 181)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 182)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 183)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 184)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 185)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 186)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 187)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 188)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 189)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 190)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 191)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 192)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 193)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 194)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 195)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 196)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 197)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 198)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 199)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 200)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 201)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 202)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 203)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 204)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 205)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 206)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 207)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 208)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 209)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 210)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 211)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 212)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 213)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 214)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 215)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 216)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 217)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 218)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 219)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 220)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 221)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 222)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 223)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 224)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 225)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 226)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 227)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 228)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 229)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 230)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 231)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 232)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 233)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 234)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 235)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 236)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 237)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 238)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 239)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 240)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 241)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 242)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 243)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 244)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 245)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 246)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 247)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 248)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 249)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 250)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 251)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 252)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 253)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 254)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 255)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 256)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 257)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 258)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 259)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 260)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 261)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 262)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 263)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 264)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 265)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 266)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 267)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 268)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 269)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 270)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 271)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 272)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 273)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 274)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 275)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 276)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 277)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 278)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 279)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 280)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 281)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 282)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 283)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 284)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 285)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 286)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 287)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 288)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 289)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 290)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 291)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 292)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 293)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 294)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 295)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 296)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 297)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 298)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 299)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 300)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 301)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 302)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 303)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 304)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 305)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 306)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 307)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 308)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 309)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 310)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 311)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 312)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 313)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 314)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 315)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 316)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 317)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 318)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 319)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 320)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 321)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 322)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 323)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 324)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 325)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 326)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 327)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 328)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 329)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 330)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 331)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 332)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 333)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 334)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 335)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 336)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 337)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 338)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 339)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 340)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 341)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 342)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 343)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 344)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 345)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 346)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 347)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 348)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 349)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 350)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 351)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 352)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 353)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 354)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 355)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 356)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 357)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 358)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 359)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 360)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 361)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 362)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 363)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 364)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 365)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 366)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 367)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 368)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 369)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 370)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 371)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 372)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 373)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 374)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 375)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 376)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 377)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 378)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 379)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 380)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 381)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 382)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 383)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 384)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 385)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 386)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 387)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 388)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 389)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 390)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 391)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 392)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 393)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 394)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 395)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 396)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 397)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 398)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 399)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 400)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 401)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 402)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 403)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 404)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 405)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 406)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 407)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 408)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 409)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 410)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 411)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 412)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 413)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 414)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 415)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 416)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 417)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 418)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 419)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 420)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 421)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 422)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 423)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 424)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 425)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 426)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 427)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 428)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 429)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 430)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 431)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 432)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 433)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 434)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 435)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 436)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 437)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 438)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 439)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 440)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 441)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 442)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 443)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 444)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 445)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 446)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 447)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 448)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 449)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 450)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 451)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 452)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 453)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 454)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 455)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 456)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 457)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 458)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 459)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 460)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 461)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 462)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 463)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 464)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 465)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 466)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 467)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 468)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 469)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 470)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 471)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 472)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 473)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 474)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 475)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 476)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 477)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 478)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 479)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 480)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 481)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 482)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 483)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 484)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 485)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 486)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 487)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 488)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 489)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 490)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 491)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 492)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 493)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 494)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 495)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 496)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 497)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 498)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 499)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 500)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 501)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 502)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 503)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 504)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 505)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 506)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 507)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 508)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 509)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 510)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 511)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 512)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 513)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 514)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 515)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 516)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 517)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 518)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 519)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 520)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 521)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 522)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 523)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 524)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 525)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 526)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 527)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 528)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 529)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 530)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 531)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 532)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 533)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 534)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 535)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 536)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 537)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 538)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 539)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 540)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 541)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 542)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 543)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 544)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 545)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 546)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 547)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 548)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 549)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 550)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 551)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 552)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 553)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 554)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 555)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 556)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 557)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 558)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 559)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 560)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 561)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 562)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 563)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 564)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 565)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 566)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 567)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 568)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 569)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 570)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 571)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 572)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 573)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 574)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 575)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 576)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 577)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 578)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 579)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 580)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 581)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 582)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 583)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 584)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 585)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 586)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 587)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 588)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 589)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 590)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 591)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 592)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 593)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 594)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 595)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 596)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 597)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 598)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 599)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 600)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 601)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 602)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 603)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 604)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 605)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 606)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 607)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 608)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 609)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 610)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 611)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 612)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 613)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 614)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 615)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 616)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 617)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 618)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 619)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 620)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 621)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 622)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 623)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 624)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 625)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 626)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 627)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 628)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 629)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 630)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 631)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 632)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 633)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 634)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 635)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 636)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 637)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 638)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 639)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 640)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 641)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 642)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 643)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 644)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 645)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 646)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 647)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 648)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 649)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 650)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 651)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 652)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 653)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 654)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 655)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 656)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 657)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 658)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 659)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 660)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 661)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 662)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 663)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 664)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 665)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 666)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 667)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 668)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 669)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 670)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 671)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 672)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 673)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 674)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 675)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 676)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 677)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 678)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 679)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 680)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 681)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 682)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 683)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 684)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 685)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 686)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 687)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 688)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 689)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 690)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 691)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 692)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 693)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 694)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 695)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 696)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 697)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 698)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 699)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 700)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 701)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 702)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 703)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 704)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 705)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 706)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 707)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 708)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 709)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 710)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 711)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 712)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 713)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 714)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 715)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 716)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 717)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 718)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 719)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 720)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 721)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 722)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 723)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 724)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 725)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 726)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 727)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 728)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 729)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 730)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 731)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 732)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 733)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 734)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 735)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 736)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 737)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 738)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 739)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 740)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 741)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 742)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 743)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 744)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 745)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 746)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 747)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 748)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 749)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 750)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 751)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 752)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 753)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 754)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 755)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 756)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 757)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 758)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 759)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 760)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 761)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 762)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 763)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 764)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 765)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 766)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 767)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 768)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 769)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 770)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 771)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 772)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 773)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 774)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 775)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 776)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 777)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 778)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 779)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 780)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 781)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 782)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 783)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 784)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 785)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 786)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 787)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 788)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 789)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 790)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 791)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 792)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 793)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 794)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 795)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 796)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 797)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 798)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 799)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 800)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 801)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 802)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 803)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 804)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 805)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 806)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 807)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 808)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 809)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 810)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 811)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 812)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 813)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 814)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 815)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 816)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 817)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 818)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 819)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 820)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 821)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 822)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 823)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 824)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 825)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 826)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 827)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 828)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 829)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 830)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 831)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 832)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 833)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 834)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 835)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 836)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 837)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 838)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 839)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 840)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 841)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 842)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 843)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 844)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 845)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 846)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 847)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 848)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 849)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 850)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 851)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 852)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 853)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 854)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 855)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 856)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 857)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 858)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 859)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 860)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 861)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 862)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 863)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 864)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 865)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 866)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 867)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 868)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 869)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 870)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 871)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 872)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 873)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 874)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 875)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 876)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 877)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 878)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 879)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 880)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 881)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 882)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 883)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 884)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 885)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 886)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 887)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 888)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 889)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 890)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 891)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 892)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 893)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 894)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 895)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 896)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 897)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 898)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 899)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 900)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 901)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 902)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 903)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 904)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 905)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 906)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 907)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 908)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 909)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 910)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 911)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 912)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 913)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 914)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 915)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 916)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 917)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 918)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 919)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 920)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 921)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 922)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 923)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 924)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 925)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 926)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 927)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 928)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 929)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 930)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 931)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 932)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 933)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 934)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 935)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 936)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 937)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 938)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 939)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 940)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 941)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 942)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 943)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 944)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 945)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 946)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 947)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 948)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 949)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 950)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 951)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 952)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 953)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 954)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 955)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 956)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 957)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 958)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 959)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 960)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 961)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 962)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 963)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 964)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 965)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 966)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 967)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 968)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 969)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 970)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 971)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 972)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 973)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 974)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 975)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 976)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 977)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 978)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 979)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 980)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 981)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 982)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 983)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 984)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 985)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 986)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 987)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 988)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 989)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 990)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 991)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 992)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 993)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 994)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 995)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 996)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 997)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 998)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 999)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1000)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1001)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1002)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1003)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1004)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1005)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1006)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1007)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1008)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1009)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1010)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1011)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1012)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1013)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1014)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1015)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1016)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1017)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1018)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1019)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1020)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1021)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1022)) + PAGING_L1_PRESENT + PAGING_L1_WRITE
	.long	(CHIPSET_MEMORY___KLOAD_PADDR_BASE + (PAGING_BASE_SIZE * 1023)) + PAGING_L1_PRESENT + PAGING_L1_WRITE

	/**
	 * Table 2: Kernel page directory entry[1023].
	 **/
	/* This page table exists for the sole purpose of enabling the kernel
	 * to edit its address space and change its own page table mappings.
	 *
	 * It does some looping, etc to make it point to the kernel page
	 * directory, and then to itself, enabling us to modify the kernel page
	 * tables in physical memory from within the virtual address space.
	 **/
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.long	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	/* 0xFFFFD000: Kernel Page directory virtual pointer. */
	.long	(__kpagingLevel0Tables) + PAGING_L1_PRESENT + PAGING_L1_WRITE + PAGING_L1_CACHE_WRITE_THROUGH
	/* 0xFFFFE000: Modifier loopback entry. */
	.long	(__kpagingLevel1Tables + (4096 * (3 -1))) + PAGING_L1_PRESENT + PAGING_L1_WRITE + PAGING_L1_CACHE_WRITE_THROUGH
	/* 0xFFFFF000: Level 1 Accessor. */
	.long	0 + PAGING_L1_PRESENT + PAGING_L1_WRITE + PAGING_L1_CACHE_WRITE_THROUGH
ASM_END_DATA(__kpagingLevel1Tables)

