{"Source Block": ["hdl/library/intel/util_clkdiv/util_clkdiv.v@48:58@HdlIdDef", "  output  clk_out,\n  output  reset_out\n );\n\nreg enable;\nreg reset_d1;\n\nassign reset_out = reset | reset_d1;\n\nalways @(posedge clk) begin\n  reset_d1 <= reset;\n"], "Clone Blocks": [["hdl/library/intel/util_clkdiv/util_clkdiv.v@47:57", "  input   reset,\n  output  clk_out,\n  output  reset_out\n );\n\nreg enable;\nreg reset_d1;\n\nassign reset_out = reset | reset_d1;\n\nalways @(posedge clk) begin\n"], ["hdl/library/intel/util_clkdiv/util_clkdiv.v@52:64", "reg enable;\nreg reset_d1;\n\nassign reset_out = reset | reset_d1;\n\nalways @(posedge clk) begin\n  reset_d1 <= reset;\nend\n\nalways @(posedge clk) begin\n  enable <= ~enable;\nend\n\n"], ["hdl/library/intel/util_clkdiv/util_clkdiv.v@50:60", " );\n\nreg enable;\nreg reset_d1;\n\nassign reset_out = reset | reset_d1;\n\nalways @(posedge clk) begin\n  reset_d1 <= reset;\nend\n\n"]], "Diff Content": {"Delete": [[53, "reg reset_d1;\n"]], "Add": [[53, "  reg enable;\n"], [53, "  reg reset_d1;\n"]]}}